// Seed: 251413148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  module_2(
      id_4,
      id_3,
      id_7,
      id_3,
      id_7,
      id_1,
      id_7,
      id_5,
      id_3,
      id_5,
      id_3,
      id_3,
      id_7,
      id_1,
      id_2,
      id_7,
      id_3,
      id_7,
      id_3
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    input  wor  id_2
    , id_5,
    output tri  id_3
);
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1;
  assign id_8 = id_10;
  wire id_20;
  assign id_18 = ~|1'd0;
  assign id_18 = ^id_18;
  wire id_21;
endmodule
