TimeQuest Timing Analyzer report for ADC
Wed May 13 20:33:16 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0|clock'
 12. Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 13. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 15. Slow Model Setup: 'counter'
 16. Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 17. Slow Model Hold: 'FIFO:FIFO_ADC0|clock'
 18. Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 19. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'counter'
 21. Slow Model Recovery: 'FIFO:FIFO_ADC0|clock'
 22. Slow Model Removal: 'FIFO:FIFO_ADC0|clock'
 23. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 25. Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 26. Slow Model Minimum Pulse Width: 'counter'
 27. Slow Model Minimum Pulse Width: 'iCLK_50'
 28. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'FIFO:FIFO_ADC0|clock'
 41. Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 42. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 43. Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 44. Fast Model Setup: 'counter'
 45. Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 46. Fast Model Hold: 'FIFO:FIFO_ADC0|clock'
 47. Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 48. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 49. Fast Model Hold: 'counter'
 50. Fast Model Recovery: 'FIFO:FIFO_ADC0|clock'
 51. Fast Model Removal: 'FIFO:FIFO_ADC0|clock'
 52. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'
 55. Fast Model Minimum Pulse Width: 'counter'
 56. Fast Model Minimum Pulse Width: 'iCLK_50'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Progagation Delay
 70. Minimum Progagation Delay
 71. Setup Transfers
 72. Hold Transfers
 73. Recovery Transfers
 74. Removal Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; counter                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { counter }                                 ;
; FIFO:FIFO_ADC0|clock                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0|clock }                    ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK }  ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_DEVICE:mbed_instant|SPI_CLK }  ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                  ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
; 189.65 MHz ; 189.65 MHz      ; FIFO:FIFO_ADC0|clock                    ;                                                       ;
; 365.1 MHz  ; 365.1 MHz       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;                                                       ;
; 453.51 MHz ; 453.51 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;                                                       ;
; 464.68 MHz ; 464.68 MHz      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;                                                       ;
; 631.31 MHz ; 500.0 MHz       ; counter                                 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -4.273 ; -1969.264     ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -2.803 ; -79.418       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -1.961 ; -1.961        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.152 ; -44.992       ;
; counter                                 ; -0.584 ; -1.605        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.476 ; -35.715       ;
; FIFO:FIFO_ADC0|clock                    ; -1.002 ; -4.279        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.448 ; -3.155        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.162        ;
; counter                                 ; 0.391  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------+
; Slow Model Recovery Summary                  ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; FIFO:FIFO_ADC0|clock ; 0.560 ; 0.000         ;
+----------------------+-------+---------------+


+-----------------------------------------------+
; Slow Model Removal Summary                    ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock ; -0.686 ; -9.035        ;
+----------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.627 ; -2728.740     ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -51.000       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -45.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg0   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg1   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg2   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg3   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg4   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg5   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg6   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg7   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg8   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg9   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg10  ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.273 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg11  ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.223      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg0  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg1  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg2  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg3  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg4  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg5  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg6  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg7  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg8  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg9  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg10 ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.186 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg11 ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.086     ; 5.136      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.094 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.040     ; 5.090      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg0  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg1  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg2  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg3  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg4  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg5  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg6  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg7  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg8  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg9  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg10 ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.081 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg11 ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.029     ; 5.088      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg0  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg1  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg2  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg3  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg4  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg5  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg6  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg7  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg8  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg9  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg10 ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -4.004 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg11 ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.082     ; 4.958      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg0  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg1  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg2  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg3  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg4  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg5  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg6  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg7  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg8  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg9  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg10 ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.993 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg11 ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.088     ; 4.941      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg0  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg1  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg2  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg3  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg4  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg5  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg6  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg7  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg8  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg9  ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg10 ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.981 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~portb_address_reg11 ; FIFO:FIFO_ADC0|out[1]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.046     ; 4.971      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.974 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.075     ; 4.935      ;
; -3.970 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg0  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.095     ; 4.911      ;
; -3.970 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg1  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.095     ; 4.911      ;
; -3.970 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg2  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.095     ; 4.911      ;
; -3.970 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg3  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.095     ; 4.911      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                          ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.803 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.038      ; 3.877      ;
; -2.761 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 3.826      ;
; -2.761 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.029      ; 3.826      ;
; -2.622 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.018      ; 3.676      ;
; -2.602 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.037      ; 3.675      ;
; -2.577 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.127      ; 3.740      ;
; -2.535 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.118      ; 3.689      ;
; -2.535 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.118      ; 3.689      ;
; -2.488 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.030     ; 3.494      ;
; -2.450 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 3.480      ;
; -2.418 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 3.464      ;
; -2.404 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.036      ; 3.476      ;
; -2.396 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.107      ; 3.539      ;
; -2.376 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.126      ; 3.538      ;
; -2.317 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.032      ; 3.385      ;
; -2.262 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.059      ; 3.357      ;
; -2.224 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.083      ; 3.343      ;
; -2.192 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 3.327      ;
; -2.178 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.125      ; 3.339      ;
; -2.151 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 3.210      ;
; -2.150 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 3.205      ;
; -2.150 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 3.205      ;
; -2.150 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.019      ; 3.205      ;
; -2.148 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 3.191      ;
; -2.091 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.121      ; 3.248      ;
; -1.925 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.112      ; 3.073      ;
; -1.924 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.108      ; 3.068      ;
; -1.924 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.108      ; 3.068      ;
; -1.924 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.108      ; 3.068      ;
; -1.922 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.096      ; 3.054      ;
; -1.839 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.885      ;
; -1.839 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.885      ;
; -1.839 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.885      ;
; -1.839 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.885      ;
; -1.839 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.010      ; 2.885      ;
; -1.739 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.801      ;
; -1.697 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.750      ;
; -1.697 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.017      ; 2.750      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.650 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.698      ;
; -1.613 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.748      ;
; -1.613 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.748      ;
; -1.613 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.748      ;
; -1.613 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.748      ;
; -1.613 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.099      ; 2.748      ;
; -1.558 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 2.600      ;
; -1.538 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 2.599      ;
; -1.453 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.012      ; 2.501      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.561      ;
; -1.424 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.042     ; 2.418      ;
; -1.386 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.018     ; 2.404      ;
; -1.354 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.388      ;
; -1.340 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 2.400      ;
; -1.253 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.020      ; 2.309      ;
; -1.236 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.274      ;
; -1.227 ; FIFO:FIFO_ADC0|full_reg                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.101      ; 2.364      ;
; -1.162 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.200      ;
; -1.137 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 2.199      ;
; -1.091 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.129      ;
; -1.087 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 2.134      ;
; -1.086 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.129      ;
; -1.086 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.129      ;
; -1.086 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 2.129      ;
; -1.084 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.115      ;
; -1.078 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.128      ;
; -1.077 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.127      ;
; -1.077 ; sample                                      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.014      ; 2.127      ;
; -1.069 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.105      ;
; -1.066 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 2.360      ; 4.462      ;
; -1.024 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 2.351      ; 4.411      ;
; -1.024 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 2.351      ; 4.411      ;
; -1.020 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.058      ;
; -0.946 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.982      ;
; -0.934 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.970      ;
; -0.926 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.962      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.961 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.200     ; 0.797      ;
; 0.278  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.657      ;
; 0.308  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.319  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.337  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.208      ; 0.657      ;
; 0.778  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.657      ;
; 0.808  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.819  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.837  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.208      ; 0.657      ;
; 22.795 ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.241      ;
; 22.866 ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.170      ;
; 22.937 ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.099      ;
; 22.975 ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.026     ; 2.035      ;
; 23.010 ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.026      ;
; 23.039 ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.997      ;
; 23.081 ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.955      ;
; 23.096 ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.940      ;
; 23.110 ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.926      ;
; 23.149 ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.887      ;
; 23.152 ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.884      ;
; 23.167 ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.869      ;
; 23.180 ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.856      ;
; 23.181 ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.855      ;
; 23.220 ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.816      ;
; 23.238 ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.798      ;
; 23.251 ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.785      ;
; 23.251 ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.785      ;
; 23.291 ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.745      ;
; 23.309 ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.727      ;
; 23.311 ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.725      ;
; 23.322 ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.714      ;
; 23.322 ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.714      ;
; 23.340 ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.358 ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.678      ;
; 23.380 ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.656      ;
; 23.382 ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.654      ;
; 23.393 ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.643      ;
; 23.411 ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.429 ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.607      ;
; 23.450 ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.586      ;
; 23.453 ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.583      ;
; 23.481 ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.555      ;
; 23.482 ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.485 ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.551      ;
; 23.500 ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.536      ;
; 23.521 ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.524 ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.512      ;
; 23.535 ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.501      ;
; 23.552 ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.484      ;
; 23.552 ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.484      ;
; 23.553 ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.556 ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.480      ;
; 23.592 ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.595 ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.441      ;
; 23.599 ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.437      ;
; 23.678 ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.358      ;
; 23.767 ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.269      ;
; 23.935 ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.101      ;
; 23.938 ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.098      ;
; 23.938 ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.098      ;
; 23.939 ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.942 ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.094      ;
; 23.945 ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.091      ;
; 23.975 ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.975 ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.978 ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.058      ;
; 23.982 ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.054      ;
; 24.379 ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
; 24.379 ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                         ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.152 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.190      ;
; -1.146 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.190      ;
; -1.077 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.115      ;
; -1.044 ; FIFO:FIFO_ADC0|out[15]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.046     ; 2.034      ;
; -1.037 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.075      ;
; -1.036 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.074      ;
; -1.036 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.074      ;
; -1.036 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.074      ;
; -1.033 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.071      ;
; -1.032 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 2.077      ;
; -1.029 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 2.074      ;
; -1.026 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.009      ; 2.071      ;
; -1.010 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.048      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.995 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.034      ;
; -0.975 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 2.013      ;
; -0.971 ; FIFO:FIFO_ADC0|out[14]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.051     ; 1.956      ;
; -0.958 ; FIFO:FIFO_ADC0|out[13]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.051     ; 1.943      ;
; -0.950 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.986      ;
; -0.933 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.969      ;
; -0.932 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.963      ;
; -0.929 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.960      ;
; -0.928 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.959      ;
; -0.924 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.955      ;
; -0.923 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.954      ;
; -0.916 ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 1.966      ;
; -0.879 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.915      ;
; -0.875 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.911      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.824 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.861      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.823 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.860      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.845      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.845      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.845      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.845      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.845      ;
; -0.811 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.845      ;
; -0.810 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.844      ;
; -0.810 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.844      ;
; -0.810 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.844      ;
; -0.810 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.844      ;
; -0.810 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.844      ;
; -0.808 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.844      ;
; -0.804 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.840      ;
; -0.753 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.789      ;
; -0.725 ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.767      ;
; -0.714 ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.743      ;
; -0.710 ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.739      ;
; -0.706 ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.736      ;
; -0.546 ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.582      ;
; -0.458 ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.494      ;
; -0.425 ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.461      ;
; -0.425 ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.461      ;
; -0.357 ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.386      ;
; -0.346 ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.377      ;
; -0.342 ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.373      ;
; -0.328 ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 1.357      ;
; -0.320 ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.351      ;
; -0.308 ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.341      ;
; -0.306 ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 1.337      ;
; -0.303 ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.336      ;
; -0.287 ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.328      ;
; -0.244 ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.280      ;
; -0.225 ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.261      ;
; -0.219 ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.253      ;
; -0.217 ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.251      ;
; -0.209 ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.243      ;
; -0.174 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.210      ;
; -0.159 ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 1.193      ;
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.094      ;
; -0.058 ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.094      ;
; -0.038 ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.074      ;
; -0.022 ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.058      ;
; -0.020 ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.056      ;
; 0.001  ; FIFO:FIFO_ADC0|out[4]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.988      ;
; 0.018  ; FIFO:FIFO_ADC0|out[7]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.971      ;
; 0.038  ; FIFO:FIFO_ADC0|out[5]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.047     ; 0.951      ;
; 0.043  ; FIFO:FIFO_ADC0|out[6]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.050     ; 0.943      ;
; 0.105  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.931      ;
; 0.107  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.929      ;
; 0.110  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.926      ;
; 0.112  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.924      ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                    ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; -0.584 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.620      ;
; -0.543 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.579      ;
; -0.513 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.549      ;
; -0.508 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.544      ;
; -0.472 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.508      ;
; -0.442 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.478      ;
; -0.437 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.473      ;
; -0.418 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.454      ;
; -0.401 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.437      ;
; -0.055 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.091      ;
; -0.051 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.087      ;
; -0.035 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.071      ;
; -0.018 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 1.054      ;
; -0.011 ; auto_sample[3] ; sample         ; counter      ; counter     ; 1.000        ; 0.000      ; 1.047      ;
; 0.237  ; auto_sample[4] ; sample         ; counter      ; counter     ; 1.000        ; 0.000      ; 0.799      ;
; 0.240  ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                         ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.476 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 0.988      ;
; -1.415 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.049      ;
; -1.203 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.261      ;
; -1.177 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.292      ;
; -1.151 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.313      ;
; -1.149 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.315      ;
; -1.146 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.318      ;
; -1.091 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.373      ;
; -1.091 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.373      ;
; -1.090 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.374      ;
; -1.043 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.200      ; 1.423      ;
; -1.037 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.430      ;
; -1.032 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.435      ;
; -1.028 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.439      ;
; -1.028 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.439      ;
; -1.027 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.440      ;
; -0.958 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.511      ;
; -0.956 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.513      ;
; -0.954 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.515      ;
; -0.953 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.516      ;
; -0.951 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.518      ;
; -0.950 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.519      ;
; -0.949 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.520      ;
; -0.900 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.567      ;
; -0.895 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.572      ;
; -0.895 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.574      ;
; -0.894 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.575      ;
; -0.893 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.576      ;
; -0.893 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.576      ;
; -0.891 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.578      ;
; -0.890 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.203      ; 1.579      ;
; -0.811 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.200      ; 1.655      ;
; -0.770 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.200      ; 1.696      ;
; -0.725 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.742      ;
; -0.721 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.746      ;
; -0.695 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.769      ;
; -0.673 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 1.788      ;
; -0.673 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 1.788      ;
; -0.673 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.791      ;
; -0.571 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.209      ; 1.904      ;
; -0.544 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.200      ; 1.922      ;
; -0.538 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.200      ; 1.928      ;
; -0.526 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 1.935      ;
; -0.523 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 1.938      ;
; -0.519 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 1.942      ;
; -0.508 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.956      ;
; -0.507 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.957      ;
; -0.507 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.957      ;
; -0.507 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.957      ;
; -0.507 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.957      ;
; -0.507 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.957      ;
; -0.507 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 1.957      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.494 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 1.973      ;
; -0.451 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.016      ;
; -0.450 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.017      ;
; -0.446 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.021      ;
; -0.444 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.023      ;
; -0.444 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.023      ;
; -0.431 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.208      ; 2.043      ;
; -0.400 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.061      ;
; -0.400 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.061      ;
; -0.395 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.066      ;
; -0.394 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.067      ;
; -0.391 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.073      ;
; -0.391 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.073      ;
; -0.390 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.074      ;
; -0.390 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.071      ;
; -0.389 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.072      ;
; -0.386 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.195      ; 2.075      ;
; -0.345 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.119      ;
; -0.345 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.119      ;
; -0.345 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.119      ;
; -0.345 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.119      ;
; -0.345 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.119      ;
; -0.345 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.198      ; 2.119      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.333 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.134      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.332 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.201      ; 2.135      ;
; -0.312 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.154      ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -1.002 ; on                                               ; FIFO:FIFO_ADC0|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.516      ;
; -0.606 ; MBED_RDY                                         ; FIFO:FIFO_ADC0|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.226      ; 1.886      ;
; -0.397 ; rst                                              ; FIFO:FIFO_ADC0|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.243      ; 2.112      ;
; -0.397 ; rst                                              ; FIFO:FIFO_ADC0|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.243      ; 2.112      ;
; -0.397 ; rst                                              ; FIFO:FIFO_ADC0|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.243      ; 2.112      ;
; -0.397 ; rst                                              ; FIFO:FIFO_ADC0|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.243      ; 2.112      ;
; -0.291 ; rst                                              ; FIFO:FIFO_ADC0|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.249      ; 2.224      ;
; -0.291 ; rst                                              ; FIFO:FIFO_ADC0|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.249      ; 2.224      ;
; -0.291 ; rst                                              ; FIFO:FIFO_ADC0|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.249      ; 2.224      ;
; -0.144 ; rst                                              ; FIFO:FIFO_ADC0|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.258      ; 2.380      ;
; -0.144 ; rst                                              ; FIFO:FIFO_ADC0|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.258      ; 2.380      ;
; -0.144 ; rst                                              ; FIFO:FIFO_ADC0|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.258      ; 2.380      ;
; -0.144 ; rst                                              ; FIFO:FIFO_ADC0|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.258      ; 2.380      ;
; -0.144 ; rst                                              ; FIFO:FIFO_ADC0|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.258      ; 2.380      ;
; -0.096 ; rst                                              ; FIFO:FIFO_ADC0|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.241      ; 2.411      ;
; 0.083  ; rst                                              ; FIFO:FIFO_ADC0|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.253      ; 2.602      ;
; 0.083  ; rst                                              ; FIFO:FIFO_ADC0|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.253      ; 2.602      ;
; 0.391  ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.526  ; FIFO:FIFO_ADC0|wr_reg[12]                        ; FIFO:FIFO_ADC0|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.792      ;
; 0.633  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 0.796      ;
; 0.636  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 0.799      ;
; 0.639  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 0.802      ;
; 0.755  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.049     ; 0.940      ;
; 0.762  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.050     ; 0.946      ;
; 0.774  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 0.937      ;
; 0.775  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 0.938      ;
; 0.778  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray~10                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 0.941      ;
; 0.801  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.068      ;
; 0.812  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.102     ; 0.976      ;
; 0.818  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.102     ; 0.982      ;
; 0.821  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray~11                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.105     ; 0.982      ;
; 0.822  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.105     ; 0.983      ;
; 0.823  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.098     ; 0.991      ;
; 0.835  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.103      ;
; 0.950  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 1.113      ;
; 0.951  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray~15                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 1.114      ;
; 0.952  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray~12                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 1.115      ;
; 0.955  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray~3                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 1.118      ;
; 0.956  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.103     ; 1.119      ;
; 0.961  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray~4                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.105     ; 1.122      ;
; 0.989  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg1  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.263      ;
; 0.991  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]         ; FIFO:FIFO_ADC0|out[2]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 1.258      ;
; 0.991  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg2  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.265      ;
; 0.996  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.262      ;
; 0.996  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg5  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.270      ;
; 0.997  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg6  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.271      ;
; 0.998  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.264      ;
; 0.998  ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.264      ;
; 1.003  ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg8  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.277      ;
; 1.009  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg3  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.283      ;
; 1.010  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a18~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.047     ; 1.197      ;
; 1.011  ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.277      ;
; 1.011  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg7  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.285      ;
; 1.012  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg10 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.286      ;
; 1.012  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a12~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.051     ; 1.195      ;
; 1.023  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.289      ;
; 1.026  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]         ; FIFO:FIFO_ADC0|out[13]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.004     ; 1.288      ;
; 1.028  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.028     ; 1.234      ;
; 1.031  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a6~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.060     ; 1.205      ;
; 1.034  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.046     ; 1.222      ;
; 1.039  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg4  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.313      ;
; 1.043  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray~13                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.102     ; 1.207      ;
; 1.044  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a7~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.043     ; 1.235      ;
; 1.047  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]         ; FIFO:FIFO_ADC0|out[6]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 1.314      ;
; 1.047  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg0  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.321      ;
; 1.051  ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg11 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 1.325      ;
; 1.054  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.102     ; 1.218      ;
; 1.057  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a4~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.041     ; 1.250      ;
; 1.057  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray~7                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.100     ; 1.223      ;
; 1.071  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.039     ; 1.266      ;
; 1.082  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.092     ; 1.256      ;
; 1.105  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.087     ; 1.284      ;
; 1.117  ; FIFO:FIFO_ADC0|dffr2                             ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|address_reg_b[0]                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.383      ;
; 1.121  ; FIFO:FIFO_ADC0|wr_reg[12]                        ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[25]                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.001     ; 1.386      ;
; 1.181  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.447      ;
; 1.191  ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.457      ;
; 1.200  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_address_reg0   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.062      ; 1.496      ;
; 1.203  ; FIFO:FIFO_ADC0|full_reg                          ; FIFO:FIFO_ADC0|full_reg                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.469      ;
; 1.206  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_address_reg5   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.062      ; 1.502      ;
; 1.206  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.105     ; 1.367      ;
; 1.209  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.102     ; 1.373      ;
; 1.219  ; FIFO:FIFO_ADC0|regarray~0                        ; FIFO:FIFO_ADC0|out[4]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.485      ;
; 1.220  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.031     ; 1.423      ;
; 1.221  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.487      ;
; 1.221  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.487      ;
; 1.223  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|regarray~1                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.084     ; 1.406      ;
; 1.231  ; FIFO:FIFO_ADC0|regarray~0                        ; FIFO:FIFO_ADC0|out[7]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; FIFO:FIFO_ADC0|regarray~0                        ; FIFO:FIFO_ADC0|out[5]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.498      ;
; 1.234  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.041     ; 1.427      ;
; 1.241  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]         ; FIFO:FIFO_ADC0|out[14]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.004      ; 1.511      ;
; 1.250  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray~8                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.091     ; 1.425      ;
; 1.252  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.518      ;
; 1.255  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.521      ;
; 1.256  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_address_reg7   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.062      ; 1.552      ;
; 1.256  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 1.522      ;
; 1.259  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a7~porta_address_reg6   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.035      ; 1.528      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.448 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.154      ;
; -0.362 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.240      ;
; -0.361 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.241      ;
; -0.357 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.245      ;
; -0.339 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.263      ;
; -0.317 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.285      ;
; -0.313 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.289      ;
; -0.203 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.399      ;
; -0.135 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.467      ;
; -0.135 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.467      ;
; -0.134 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.468      ;
; -0.117 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.485      ;
; -0.116 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.486      ;
; -0.112 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.490      ;
; -0.094 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.508      ;
; -0.072 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.530      ;
; -0.068 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.534      ;
; -0.032 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.568      ;
; -0.032 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.568      ;
; -0.029 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.571      ;
; -0.028 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.572      ;
; -0.027 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.573      ;
; -0.025 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.575      ;
; -0.024 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.576      ;
; -0.015 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.583      ;
; -0.014 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.584      ;
; -0.014 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.584      ;
; -0.014 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.584      ;
; 0.087  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.685      ;
; 0.110  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.712      ;
; 0.110  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.712      ;
; 0.111  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.336      ; 2.713      ;
; 0.213  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.813      ;
; 0.213  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.813      ;
; 0.216  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.816      ;
; 0.217  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.817      ;
; 0.218  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.818      ;
; 0.220  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.820      ;
; 0.221  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.821      ;
; 0.230  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.828      ;
; 0.231  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.829      ;
; 0.231  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.829      ;
; 0.231  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.829      ;
; 0.239  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.839      ;
; 0.239  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.839      ;
; 0.240  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.840      ;
; 0.241  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.841      ;
; 0.241  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.841      ;
; 0.242  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.842      ;
; 0.243  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.843      ;
; 0.243  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 2.843      ;
; 0.332  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.332      ; 2.930      ;
; 0.391  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.484  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.084      ;
; 0.484  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.084      ;
; 0.485  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.085      ;
; 0.486  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.086      ;
; 0.486  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.086      ;
; 0.487  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.087      ;
; 0.488  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.088      ;
; 0.488  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.334      ; 3.088      ;
; 0.516  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.525  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.528  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.795      ;
; 0.532  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.798      ;
; 0.533  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.799      ;
; 0.708  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.974      ;
; 0.803  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.069      ;
; 0.805  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.071      ;
; 0.824  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.090      ;
; 0.827  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.093      ;
; 0.827  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.093      ;
; 0.830  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.097      ;
; 0.834  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.100      ;
; 0.840  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.106      ;
; 0.842  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.925  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; -0.002     ; 1.189      ;
; 0.936  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.329      ; 3.531      ;
; 0.938  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.341      ; 3.545      ;
; 0.938  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.341      ; 3.545      ;
; 0.938  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.341      ; 3.545      ;
; 0.939  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.345      ; 3.550      ;
; 0.956  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.224      ;
; 0.958  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.226      ;
; 0.960  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.228      ;
; 0.961  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.229      ;
; 0.962  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.230      ;
; 0.968  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.236      ;
; 0.970  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.238      ;
; 0.971  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.002      ; 1.239      ;
; 0.972  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.238      ;
; 0.978  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.244      ;
; 0.987  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.260      ;
; 0.996  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.269      ;
; 1.009  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.275      ;
; 1.022  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.011      ; 1.299      ;
; 1.105  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 2.354      ; 3.725      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.049 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.038 ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; -0.008 ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.657      ;
; 0.391  ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.433  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.208      ; 0.657      ;
; 0.451  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.462  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.492  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.657      ;
; 0.788  ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792  ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.795  ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.825  ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 1.003  ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.269      ;
; 1.092  ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.358      ;
; 1.171  ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.437      ;
; 1.175  ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.441      ;
; 1.178  ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.214  ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.217  ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.218  ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.218  ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.235  ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.501      ;
; 1.246  ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.512      ;
; 1.249  ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.270  ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.285  ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.551      ;
; 1.288  ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.289  ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.555      ;
; 1.317  ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.583      ;
; 1.320  ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.341  ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.607      ;
; 1.359  ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.377  ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.388  ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.654      ;
; 1.390  ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.412  ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.678      ;
; 1.430  ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.448  ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.714      ;
; 1.448  ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.714      ;
; 1.459  ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.725      ;
; 1.461  ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.479  ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.519  ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.519  ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.785      ;
; 1.532  ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.798      ;
; 1.550  ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.816      ;
; 1.589  ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.590  ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.856      ;
; 1.603  ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.869      ;
; 1.618  ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.884      ;
; 1.621  ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.887      ;
; 1.660  ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.926      ;
; 1.674  ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.940      ;
; 1.689  ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.955      ;
; 1.731  ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.997      ;
; 1.760  ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.026      ;
; 1.795  ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 2.035      ;
; 1.833  ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.099      ;
; 1.904  ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.170      ;
; 1.975  ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.241      ;
; 2.731  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.200     ; 0.797      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.796      ;
; 0.533 ; auto_sample[4] ; sample         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.799      ;
; 0.781 ; auto_sample[3] ; sample         ; counter      ; counter     ; 0.000        ; 0.000      ; 1.047      ;
; 0.788 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.054      ;
; 0.805 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.071      ;
; 0.821 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.087      ;
; 0.825 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.091      ;
; 1.171 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.437      ;
; 1.188 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.454      ;
; 1.207 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.473      ;
; 1.212 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.478      ;
; 1.242 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.508      ;
; 1.278 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.544      ;
; 1.283 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.549      ;
; 1.313 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.579      ;
; 1.354 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 1.620      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0|clock'                                                                                                             ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; 0.560 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.236      ; 2.712      ;
; 0.560 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.236      ; 2.712      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.682 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.234      ; 2.588      ;
; 0.797 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.233      ; 2.472      ;
; 0.815 ; rst       ; FIFO:FIFO_ADC0|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.249      ; 2.470      ;
; 0.815 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.249      ; 2.470      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
; 1.456 ; rst       ; FIFO:FIFO_ADC0|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 2.252      ; 1.832      ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0|clock'                                                                                                               ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.686 ; rst       ; FIFO:FIFO_ADC0|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.252      ; 1.832      ;
; -0.045 ; rst       ; FIFO:FIFO_ADC0|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.249      ; 2.470      ;
; -0.045 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.249      ; 2.470      ;
; -0.027 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.233      ; 2.472      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.088  ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.234      ; 2.588      ;
; 0.210  ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.236      ; 2.712      ;
; 0.210  ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 2.236      ; 2.712      ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; sample                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; sample                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; sample|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; sample|clk               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.737 ; 6.737 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.737 ; 6.737 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 8.397 ; 8.397 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 8.397 ; 8.397 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.064 ; 7.064 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.064 ; 7.064 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.196 ; 5.196 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.196 ; 5.196 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.883 ; 4.883 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.883 ; 4.883 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.749 ; 4.749 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.105 ; 5.105 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.105 ; 5.105 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -6.507 ; -6.507 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -6.507 ; -6.507 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -8.167 ; -8.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -8.167 ; -8.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -6.834 ; -6.834 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -6.834 ; -6.834 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.966 ; -4.966 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.966 ; -4.966 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.519 ; -4.519 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.653 ; -4.653 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -4.519 ; -4.519 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -4.875 ; -4.875 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -4.875 ; -4.875 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 10.060 ; 10.060 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 10.060 ; 10.060 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 7.695  ; 7.695  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.695  ; 7.695  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 9.595  ; 9.595  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 9.595  ; 9.595  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 11.571 ; 11.571 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 11.571 ; 11.571 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 11.027 ; 11.027 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.998  ; 9.998  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.349 ; 10.349 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 10.336 ; 10.336 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.057 ; 10.057 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.240 ; 10.240 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 11.027 ; 11.027 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.590  ; 9.590  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 9.258  ; 9.258  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.074  ; 9.074  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 8.969  ; 8.969  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 8.882  ; 8.882  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.258  ; 9.258  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 8.978  ; 8.978  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.189  ; 9.189  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.123  ; 9.123  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 11.749 ; 11.749 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 11.609 ; 11.609 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.783 ; 10.783 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 11.749 ; 11.749 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.912 ; 10.912 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.523  ; 9.523  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.532  ; 9.532  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.567  ; 9.567  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 12.527 ; 12.527 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 10.023 ; 10.023 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 11.361 ; 11.361 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 12.527 ; 12.527 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 11.518 ; 11.518 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 11.735 ; 11.735 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 11.841 ; 11.841 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.923  ; 9.923  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 11.106 ; 11.106 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 11.106 ; 11.106 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 10.496 ; 10.496 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 10.496 ; 10.496 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 9.496  ; 9.496  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.125 ; 10.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.125 ; 10.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.296  ; 8.296  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.296  ; 8.296  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.941  ; 9.941  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.941  ; 9.941  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.618 ; 11.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.705  ; 7.705  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.141  ; 9.141  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.838 ; 10.838 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.830  ; 8.830  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.242  ; 8.242  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.413  ; 8.413  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.646 ; 10.646 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.618 ; 11.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.356  ; 8.356  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.975  ; 8.975  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.576  ; 8.576  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.890  ; 9.890  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.742  ; 8.742  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.594  ; 9.594  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.085  ; 9.085  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 11.797 ; 11.797 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 11.797 ; 11.797 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 11.332 ; 11.332 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 11.332 ; 11.332 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 9.815  ; 9.815  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 9.815  ; 9.815  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.196  ; 7.196  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 9.350  ; 9.350  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 9.350  ; 9.350  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 11.571 ; 11.571 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 11.571 ; 11.571 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 9.267  ; 9.267  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.715  ; 9.715  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.823  ; 9.823  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 9.811  ; 9.811  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.735  ; 9.735  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.957  ; 9.957  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 10.745 ; 10.745 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.267  ; 9.267  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.187  ; 8.187  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 8.379  ; 8.379  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 8.274  ; 8.274  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 8.187  ; 8.187  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 8.779  ; 8.779  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 8.504  ; 8.504  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 8.745  ; 8.745  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 8.645  ; 8.645  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.924  ; 8.924  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 11.011 ; 11.011 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.183 ; 10.183 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 11.157 ; 11.157 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.341 ; 10.341 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 8.924  ; 8.924  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 8.933  ; 8.933  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 8.966  ; 8.966  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 8.301  ; 8.301  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 8.384  ; 8.384  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 9.739  ; 9.739  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 10.905 ; 10.905 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.894  ; 9.894  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.099 ; 10.099 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 10.201 ; 10.201 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 8.301  ; 8.301  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 11.106 ; 11.106 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 11.106 ; 11.106 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 9.496  ; 9.496  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 10.496 ; 10.496 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 9.496  ; 9.496  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ; 10.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.125 ; 10.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.296  ; 8.296  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.296  ; 8.296  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ; 9.941  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.941  ; 9.941  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.705  ; 7.705  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.705  ; 7.705  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.141  ; 9.141  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.838 ; 10.838 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.830  ; 8.830  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.242  ; 8.242  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.413  ; 8.413  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.646 ; 10.646 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.618 ; 11.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.356  ; 8.356  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.975  ; 8.975  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.576  ; 8.576  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.890  ; 9.890  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.742  ; 8.742  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.594  ; 9.594  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.085  ; 9.085  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 11.797 ; 11.797 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 11.797 ; 11.797 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 11.332 ; 11.332 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 11.332 ; 11.332 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.324 ;        ;        ; 12.324 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.051 ; 12.051 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.228 ;        ;        ; 12.228 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.031 ;        ;        ; 11.031 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.339 ;        ;        ; 12.339 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.961 ; 11.961 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.695 ;        ;        ; 11.695 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.865 ; 11.865 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.009 ;        ;        ; 12.009 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.061 ; 11.061 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.324 ;        ;        ; 12.324 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.051 ; 12.051 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.228 ;        ;        ; 12.228 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.031 ;        ;        ; 11.031 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.339 ;        ;        ; 12.339 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.961 ; 11.961 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.695 ;        ;        ; 11.695 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.865 ; 11.865 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.009 ;        ;        ; 12.009 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.061 ; 11.061 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -2.016 ; -509.060      ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.852 ; -16.207       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.772 ; -0.772        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.019 ; -0.047        ;
; counter                                 ; 0.303  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.076 ; -35.699       ;
; FIFO:FIFO_ADC0|clock                    ; -0.884 ; -7.361        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.588 ; -12.332       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.098        ;
; counter                                 ; 0.215  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+----------------------------------------------+
; Fast Model Recovery Summary                  ;
+----------------------+-------+---------------+
; Clock                ; Slack ; End Point TNS ;
+----------------------+-------+---------------+
; FIFO:FIFO_ADC0|clock ; 1.054 ; 0.000         ;
+----------------------+-------+---------------+


+-----------------------------------------------+
; Fast Model Removal Summary                    ;
+----------------------+--------+---------------+
; Clock                ; Slack  ; End Point TNS ;
+----------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock ; -0.622 ; -11.908       ;
+----------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0|clock                    ; -1.627 ; -2728.740     ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -0.500 ; -51.000       ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -0.500 ; -45.000       ;
; counter                                 ; -0.500 ; -6.000        ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg0   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg1   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg2   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg3   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg4   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg5   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg6   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg7   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg8   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg9   ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg10  ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -2.016 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a8~portb_address_reg11  ; FIFO:FIFO_ADC0|out[9]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.064     ; 2.984      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg0  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg1  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg2  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg3  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg4  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg5  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg6  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg7  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg8  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg9  ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg10 ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.957 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a22~portb_address_reg11 ; FIFO:FIFO_ADC0|out[8]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.926      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg0  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg0  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg1  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg2  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg3  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg4  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg5  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg6  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg7  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg8  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg9  ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg10 ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a24~portb_address_reg11 ; FIFO:FIFO_ADC0|out[10] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.019     ; 2.875      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg1  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg2  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg3  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg4  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg5  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg6  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg7  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg8  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg9  ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg10 ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.862 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~portb_address_reg11 ; FIFO:FIFO_ADC0|out[11] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.008     ; 2.886      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg0  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg1  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg2  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg3  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg4  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg5  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg6  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg7  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg8  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg9  ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg10 ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.854 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~portb_address_reg11 ; FIFO:FIFO_ADC0|out[5]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.060     ; 2.826      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg0  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg1  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg2  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg3  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg4  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg5  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg6  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg7  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg8  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg9  ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg10 ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.842 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~portb_address_reg11 ; FIFO:FIFO_ADC0|out[13] ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.063     ; 2.811      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg0  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg1  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg2  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg3  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg4  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg5  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg6  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg7  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg8  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg9  ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg10 ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.830 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~portb_address_reg11 ; FIFO:FIFO_ADC0|out[6]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.071     ; 2.791      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.827 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0|out[4]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.054     ; 2.805      ;
; -1.821 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a1~portb_address_reg0   ; FIFO:FIFO_ADC0|out[2]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.068     ; 2.785      ;
; -1.821 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a1~portb_address_reg1   ; FIFO:FIFO_ADC0|out[2]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.068     ; 2.785      ;
; -1.821 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a1~portb_address_reg2   ; FIFO:FIFO_ADC0|out[2]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.068     ; 2.785      ;
; -1.821 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a1~portb_address_reg3   ; FIFO:FIFO_ADC0|out[2]  ; FIFO:FIFO_ADC0|clock ; FIFO:FIFO_ADC0|clock ; 1.000        ; -0.068     ; 2.785      ;
+--------+-----------------------------------------------------------------------------------------------------------+------------------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                        ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.852 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.034      ; 1.918      ;
; -0.791 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.848      ;
; -0.791 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.848      ;
; -0.744 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.054      ; 1.830      ;
; -0.744 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.013      ; 1.789      ;
; -0.723 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.785      ;
; -0.708 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.034     ; 1.706      ;
; -0.688 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.012     ; 1.708      ;
; -0.683 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.045      ; 1.760      ;
; -0.683 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.045      ; 1.760      ;
; -0.661 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.005      ; 1.698      ;
; -0.644 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.027      ; 1.703      ;
; -0.636 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.033      ; 1.701      ;
; -0.615 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.050      ; 1.697      ;
; -0.611 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.668      ;
; -0.600 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.014     ; 1.618      ;
; -0.580 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.620      ;
; -0.553 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.025      ; 1.610      ;
; -0.536 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.047      ; 1.615      ;
; -0.531 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.015      ; 1.578      ;
; -0.529 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 1.572      ;
; -0.529 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 1.572      ;
; -0.529 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.562      ;
; -0.529 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 1.572      ;
; -0.503 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.045      ; 1.580      ;
; -0.423 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.035      ; 1.490      ;
; -0.421 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.484      ;
; -0.421 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.484      ;
; -0.421 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.474      ;
; -0.421 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.031      ; 1.484      ;
; -0.388 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.421      ;
; -0.388 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.421      ;
; -0.388 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.421      ;
; -0.388 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.421      ;
; -0.388 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.421      ;
; -0.372 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.434      ;
; -0.311 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.364      ;
; -0.311 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.364      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.303 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.339      ;
; -0.280 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.333      ;
; -0.280 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.333      ;
; -0.264 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.009      ; 1.305      ;
; -0.243 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.026      ; 1.301      ;
; -0.228 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.038     ; 1.222      ;
; -0.208 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.224      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.195 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.251      ;
; -0.181 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.214      ;
; -0.165 ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.201      ;
; -0.164 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.023      ; 1.219      ;
; -0.131 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.021      ; 1.184      ;
; -0.057 ; FIFO:FIFO_ADC0|full_reg                    ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.024      ; 1.113      ;
; -0.051 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.011      ; 1.094      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.088      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.088      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.078      ;
; -0.049 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.007      ; 1.088      ;
; 0.000  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 1.035      ;
; 0.028  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.010      ;
; 0.028  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.010      ;
; 0.029  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.009      ;
; 0.033  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12] ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.030      ; 1.029      ;
; 0.036  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.999      ;
; 0.051  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.981      ;
; 0.071  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.964      ;
; 0.092  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.937      ;
; 0.092  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.937      ;
; 0.092  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.937      ;
; 0.092  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.937      ;
; 0.092  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4] ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 0.937      ;
; 0.105  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3] ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 0.930      ;
; 0.114  ; sample                                     ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; counter                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 0.924      ;
+--------+--------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                               ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.772 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.407     ; 0.397      ;
; 0.370  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.064      ; 0.367      ;
; 0.397  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.410  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.431  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.125      ; 0.367      ;
; 0.870  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.064      ; 0.367      ;
; 0.897  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.910  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.931  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.125      ; 0.367      ;
; 23.991 ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.041      ;
; 24.026 ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.006      ;
; 24.044 ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; -0.024     ; 0.964      ;
; 24.061 ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.971      ;
; 24.082 ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.950      ;
; 24.102 ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.930      ;
; 24.117 ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.915      ;
; 24.137 ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.895      ;
; 24.152 ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.880      ;
; 24.152 ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.880      ;
; 24.155 ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.877      ;
; 24.171 ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.861      ;
; 24.172 ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.860      ;
; 24.187 ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.845      ;
; 24.190 ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.842      ;
; 24.206 ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.826      ;
; 24.206 ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.826      ;
; 24.222 ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.810      ;
; 24.225 ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.807      ;
; 24.241 ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.791      ;
; 24.241 ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.791      ;
; 24.246 ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.260 ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.772      ;
; 24.261 ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.771      ;
; 24.266 ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.276 ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.756      ;
; 24.281 ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.295 ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.737      ;
; 24.296 ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.736      ;
; 24.301 ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.316 ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.316 ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.324 ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.708      ;
; 24.331 ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.701      ;
; 24.335 ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.697      ;
; 24.336 ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.338 ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.694      ;
; 24.351 ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.351 ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.360 ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.672      ;
; 24.370 ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.662      ;
; 24.370 ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.662      ;
; 24.371 ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.373 ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.659      ;
; 24.386 ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.388 ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.644      ;
; 24.435 ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.597      ;
; 24.510 ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.522      ;
; 24.510 ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.522      ;
; 24.511 ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.511 ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.513 ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.519      ;
; 24.514 ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.518      ;
; 24.521 ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.511      ;
; 24.524 ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.526 ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.506      ;
; 24.665 ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.367      ;
; 24.665 ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                                                         ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.019 ; FIFO:FIFO_ADC0|out[15]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.041     ; 1.010      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; -0.004 ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 1.040      ;
; 0.019  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.008      ; 1.021      ;
; 0.023  ; FIFO:FIFO_ADC0|out[14]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.046     ; 0.963      ;
; 0.030  ; FIFO:FIFO_ADC0|out[13]                      ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.046     ; 0.956      ;
; 0.051  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.983      ;
; 0.058  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.975      ;
; 0.058  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.975      ;
; 0.059  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.974      ;
; 0.060  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.061  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.973      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.972      ;
; 0.062  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.001      ; 0.971      ;
; 0.066  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 0.976      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.067  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.963      ;
; 0.070  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 0.972      ;
; 0.073  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.010      ; 0.969      ;
; 0.088  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.946      ;
; 0.098  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.930      ;
; 0.101  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.927      ;
; 0.102  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.926      ;
; 0.102  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.926      ;
; 0.103  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.925      ;
; 0.121  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.913      ;
; 0.131  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10] ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.014      ; 0.915      ;
; 0.142  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.002      ; 0.892      ;
; 0.146  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.886      ;
; 0.147  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.885      ;
; 0.182  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.850      ;
; 0.184  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.848      ;
; 0.206  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.826      ;
; 0.211  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 0.812      ;
; 0.212  ; SPI_MASTER_DEVICE:mbed_instant|data_out[11] ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.009     ; 0.811      ;
; 0.215  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.007      ; 0.824      ;
; 0.217  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.815      ;
; 0.219  ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.007     ; 0.806      ;
; 0.219  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.813      ;
; 0.286  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.746      ;
; 0.343  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.689      ;
; 0.344  ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.682      ;
; 0.345  ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.681      ;
; 0.355  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.677      ;
; 0.356  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]  ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.676      ;
; 0.358  ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.668      ;
; 0.364  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.664      ;
; 0.366  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.006     ; 0.660      ;
; 0.370  ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.004     ; 0.658      ;
; 0.379  ; SPI_MASTER_DEVICE:mbed_instant|data_out[13] ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 0.648      ;
; 0.381  ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.005     ; 0.646      ;
; 0.384  ; SPI_MASTER_DEVICE:mbed_instant|data_out[14] ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.004      ; 0.652      ;
; 0.422  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.608      ;
; 0.424  ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.606      ;
; 0.424  ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.608      ;
; 0.428  ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.604      ;
; 0.431  ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.599      ;
; 0.431  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.601      ;
; 0.460  ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.002     ; 0.570      ;
; 0.503  ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.529      ;
; 0.512  ; FIFO:FIFO_ADC0|out[4]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.038     ; 0.482      ;
; 0.513  ; SPI_MASTER_DEVICE:mbed_instant|data_out[12] ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.513  ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.519      ;
; 0.519  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.513      ;
; 0.520  ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]  ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.512      ;
; 0.521  ; FIFO:FIFO_ADC0|out[7]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.038     ; 0.473      ;
; 0.522  ; FIFO:FIFO_ADC0|out[5]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.038     ; 0.472      ;
; 0.524  ; FIFO:FIFO_ADC0|out[6]                       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; FIFO:FIFO_ADC0|clock                   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; -0.040     ; 0.468      ;
; 0.550  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]   ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.482      ;
; 0.553  ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.479      ;
; 0.556  ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]  ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.476      ;
; 0.561  ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]   ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 1.000        ; 0.000      ; 0.471      ;
+--------+---------------------------------------------+--------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                   ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.729      ;
; 0.318 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.714      ;
; 0.338 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.694      ;
; 0.340 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.692      ;
; 0.353 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.679      ;
; 0.373 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.659      ;
; 0.375 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.657      ;
; 0.380 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.652      ;
; 0.388 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.644      ;
; 0.510 ; auto_sample[3] ; sample         ; counter      ; counter     ; 1.000        ; 0.000      ; 0.522      ;
; 0.513 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.519      ;
; 0.515 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.517      ;
; 0.518 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.514      ;
; 0.523 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.509      ;
; 0.633 ; auto_sample[4] ; sample         ; counter      ; counter     ; 1.000        ; 0.000      ; 0.399      ;
; 0.635 ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                                                                         ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.076 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.481      ;
; -1.040 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.517      ;
; -0.954 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.603      ;
; -0.938 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.625      ;
; -0.914 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.643      ;
; -0.913 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.644      ;
; -0.911 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.646      ;
; -0.883 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.674      ;
; -0.883 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.674      ;
; -0.883 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.674      ;
; -0.881 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.680      ;
; -0.876 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.685      ;
; -0.873 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.688      ;
; -0.873 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.688      ;
; -0.873 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.688      ;
; -0.871 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 0.688      ;
; -0.822 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.741      ;
; -0.821 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.742      ;
; -0.819 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.744      ;
; -0.817 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.746      ;
; -0.815 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.748      ;
; -0.814 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.749      ;
; -0.814 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.749      ;
; -0.803 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.760      ;
; -0.803 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.760      ;
; -0.802 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.761      ;
; -0.801 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.762      ;
; -0.801 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.762      ;
; -0.799 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.762      ;
; -0.799 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.411      ; 0.764      ;
; -0.795 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.766      ;
; -0.774 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 0.785      ;
; -0.754 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 0.805      ;
; -0.741 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.820      ;
; -0.738 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.823      ;
; -0.716 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.841      ;
; -0.716 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.841      ;
; -0.709 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.846      ;
; -0.708 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.847      ;
; -0.688 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 0.881      ;
; -0.677 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 0.882      ;
; -0.657 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 0.902      ;
; -0.636 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.919      ;
; -0.633 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.922      ;
; -0.629 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.926      ;
; -0.612 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.943      ;
; -0.611 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.944      ;
; -0.610 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.415      ; 0.957      ;
; -0.608 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.953      ;
; -0.605 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.956      ;
; -0.603 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.958      ;
; -0.603 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.958      ;
; -0.603 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 0.958      ;
; -0.596 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.959      ;
; -0.595 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.960      ;
; -0.595 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.960      ;
; -0.594 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.961      ;
; -0.591 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 0.964      ;
; -0.568 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.989      ;
; -0.568 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.989      ;
; -0.568 ; on        ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.989      ;
; -0.566 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.003      ;
; -0.563 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.006      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.405      ; 0.997      ;
; -0.560 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.407      ; 0.999      ;
; -0.559 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.010      ;
; -0.555 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.005      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.554 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.409      ; 1.007      ;
; -0.553 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.007      ;
; -0.552 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.008      ;
; -0.551 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.009      ;
; -0.551 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.009      ;
; -0.539 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 1.016      ;
; -0.536 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 1.019      ;
; -0.532 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.403      ; 1.023      ;
; -0.520 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.049      ;
; -0.519 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.050      ;
; -0.517 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.052      ;
; -0.515 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.045      ;
; -0.513 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.415      ; 1.054      ;
; -0.513 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.047      ;
; -0.512 ; rst       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.415      ; 1.055      ;
; -0.512 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.048      ;
; -0.512 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.048      ;
; -0.511 ; on        ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.408      ; 1.049      ;
; -0.508 ; SPI_ON    ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 0.000        ; 1.417      ; 1.061      ;
+--------+-----------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -0.884 ; on                                               ; FIFO:FIFO_ADC0|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.717      ;
; -0.656 ; MBED_RDY                                         ; FIFO:FIFO_ADC0|dffr1                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.425      ; 0.921      ;
; -0.531 ; rst                                              ; FIFO:FIFO_ADC0|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.442      ; 1.063      ;
; -0.531 ; rst                                              ; FIFO:FIFO_ADC0|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.442      ; 1.063      ;
; -0.531 ; rst                                              ; FIFO:FIFO_ADC0|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.442      ; 1.063      ;
; -0.531 ; rst                                              ; FIFO:FIFO_ADC0|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.442      ; 1.063      ;
; -0.462 ; rst                                              ; FIFO:FIFO_ADC0|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.446      ; 1.136      ;
; -0.462 ; rst                                              ; FIFO:FIFO_ADC0|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.446      ; 1.136      ;
; -0.462 ; rst                                              ; FIFO:FIFO_ADC0|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.446      ; 1.136      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.455      ; 1.195      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.455      ; 1.195      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.455      ; 1.195      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.455      ; 1.195      ;
; -0.412 ; rst                                              ; FIFO:FIFO_ADC0|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.455      ; 1.195      ;
; -0.345 ; rst                                              ; FIFO:FIFO_ADC0|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.444      ; 1.251      ;
; -0.281 ; rst                                              ; FIFO:FIFO_ADC0|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 1.325      ;
; -0.281 ; rst                                              ; FIFO:FIFO_ADC0|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.454      ; 1.325      ;
; 0.215  ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; FIFO:FIFO_ADC0|wr_reg[12]                        ; FIFO:FIFO_ADC0|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.393      ;
; 0.268  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.394      ;
; 0.271  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.027     ; 0.396      ;
; 0.272  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[30]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.398      ;
; 0.292  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a25~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.029      ; 0.459      ;
; 0.293  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a3~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.030      ; 0.461      ;
; 0.349  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[41]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.025     ; 0.476      ;
; 0.351  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; FIFO:FIFO_ADC0|dffw1                                                                                      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.021     ; 0.482      ;
; 0.354  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[35]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.480      ;
; 0.354  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.480      ;
; 0.354  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray~14                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.480      ;
; 0.356  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray~10                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.482      ;
; 0.357  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray~11                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.029     ; 0.480      ;
; 0.357  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.029     ; 0.480      ;
; 0.358  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[10]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.510      ;
; 0.369  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.522      ;
; 0.408  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a18~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.033      ; 0.579      ;
; 0.409  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.050      ; 0.597      ;
; 0.413  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a12~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.025      ; 0.576      ;
; 0.418  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a7~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.036      ; 0.592      ;
; 0.426  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.032      ; 0.596      ;
; 0.426  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a6~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.019      ; 0.583      ;
; 0.432  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a4~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.038      ; 0.608      ;
; 0.435  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|regarray~6                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.561      ;
; 0.435  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|regarray~12                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.561      ;
; 0.435  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|regarray~15                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.561      ;
; 0.438  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|regarray~3                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.564      ;
; 0.438  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray~5                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.564      ;
; 0.439  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a19~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.040      ; 0.617      ;
; 0.440  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray~4                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.029     ; 0.563      ;
; 0.443  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[28]         ; FIFO:FIFO_ADC0|out[2]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 0.596      ;
; 0.448  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg1  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.629      ;
; 0.449  ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.601      ;
; 0.449  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg2  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.630      ;
; 0.450  ; FIFO:FIFO_ADC0|wr_reg[9]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.602      ;
; 0.450  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|regarray~13                                                                                ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.026     ; 0.576      ;
; 0.453  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.605      ;
; 0.453  ; FIFO:FIFO_ADC0|wr_reg[8]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg8  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.634      ;
; 0.453  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg6  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.634      ;
; 0.453  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg5  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.634      ;
; 0.455  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[40]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.025     ; 0.582      ;
; 0.457  ; FIFO:FIFO_ADC0|wr_reg[6]                         ; FIFO:FIFO_ADC0|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.609      ;
; 0.457  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray~7                                                                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.025     ; 0.584      ;
; 0.458  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg7  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.639      ;
; 0.458  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg3  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.639      ;
; 0.460  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg10 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.641      ;
; 0.460  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[39]         ; FIFO:FIFO_ADC0|out[13]                                                                                    ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.003     ; 0.609      ;
; 0.471  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.015     ; 0.608      ;
; 0.476  ; FIFO:FIFO_ADC0|wr_reg[4]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg4  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.657      ;
; 0.479  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[32]         ; FIFO:FIFO_ADC0|out[6]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.001      ; 0.632      ;
; 0.482  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; -0.012     ; 0.622      ;
; 0.485  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg0  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.666      ;
; 0.486  ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a21~porta_address_reg11 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.043      ; 0.667      ;
; 0.495  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.647      ;
; 0.495  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.048      ; 0.681      ;
; 0.502  ; FIFO:FIFO_ADC0|wr_reg[11]                        ; FIFO:FIFO_ADC0|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.654      ;
; 0.508  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a15~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.038      ; 0.684      ;
; 0.509  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.662      ;
; 0.521  ; FIFO:FIFO_ADC0|dffr2                             ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|address_reg_b[0]                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.673      ;
; 0.525  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.038      ; 0.701      ;
; 0.527  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a23~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.044      ; 0.709      ;
; 0.529  ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_address_reg0   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.064      ; 0.731      ;
; 0.530  ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.682      ;
; 0.531  ; FIFO:FIFO_ADC0|full_reg                          ; FIFO:FIFO_ADC0|full_reg                                                                                   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; FIFO:FIFO_ADC0|wr_reg[10]                        ; FIFO:FIFO_ADC0|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a13~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.031      ; 0.700      ;
; 0.535  ; FIFO:FIFO_ADC0|wr_reg[5]                         ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a5~porta_address_reg5   ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.064      ; 0.737      ;
; 0.539  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a27~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.028      ; 0.705      ;
; 0.542  ; FIFO:FIFO_ADC0|regarray~0                        ; FIFO:FIFO_ADC0|out[4]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a14~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.021      ; 0.702      ;
; 0.544  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.041      ; 0.723      ;
; 0.545  ; FIFO:FIFO_ADC0|wr_reg[7]                         ; FIFO:FIFO_ADC0|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.697      ;
; 0.546  ; FIFO:FIFO_ADC0|regarray~0                        ; FIFO:FIFO_ADC0|out[7]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.698      ;
; 0.548  ; FIFO:FIFO_ADC0|regarray~0                        ; FIFO:FIFO_ADC0|out[5]                                                                                     ; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.000      ; 0.700      ;
; 0.548  ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a26~porta_datain_reg0   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock ; 0.000        ; 0.027      ; 0.713      ;
+--------+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                                                                                                           ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                          ; Launch Clock                            ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.588 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.020      ;
; -0.556 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.052      ;
; -0.556 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.052      ;
; -0.556 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.052      ;
; -0.555 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.053      ;
; -0.553 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.055      ;
; -0.552 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.056      ;
; -0.484 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.124      ;
; -0.467 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.141      ;
; -0.466 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.142      ;
; -0.466 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.142      ;
; -0.452 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.156      ;
; -0.452 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.156      ;
; -0.452 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.156      ;
; -0.451 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.157      ;
; -0.449 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.159      ;
; -0.448 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.160      ;
; -0.418 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.185      ;
; -0.417 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.186      ;
; -0.416 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.187      ;
; -0.416 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.187      ;
; -0.405 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.201      ;
; -0.405 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.201      ;
; -0.404 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.202      ;
; -0.403 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.203      ;
; -0.402 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.204      ;
; -0.400 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.206      ;
; -0.399 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.207      ;
; -0.363 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.245      ;
; -0.362 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.246      ;
; -0.362 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.456      ; 1.246      ;
; -0.348 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.255      ;
; -0.314 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.289      ;
; -0.313 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.290      ;
; -0.312 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.291      ;
; -0.312 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.291      ;
; -0.301 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.305      ;
; -0.301 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.305      ;
; -0.300 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.306      ;
; -0.299 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.307      ;
; -0.298 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.308      ;
; -0.296 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.310      ;
; -0.295 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.311      ;
; -0.275 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.331      ;
; -0.275 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.331      ;
; -0.274 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.332      ;
; -0.273 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.333      ;
; -0.273 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.333      ;
; -0.272 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.334      ;
; -0.271 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.335      ;
; -0.271 ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.335      ;
; -0.244 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.359      ;
; -0.171 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.435      ;
; -0.171 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.435      ;
; -0.170 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.436      ;
; -0.169 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.437      ;
; -0.169 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.437      ;
; -0.168 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.438      ;
; -0.167 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.439      ;
; -0.167 ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.454      ; 1.439      ;
; 0.091  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.704      ;
; 0.091  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.704      ;
; 0.091  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.694      ;
; 0.091  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.704      ;
; 0.093  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.465      ; 1.710      ;
; 0.173  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.800      ;
; 0.195  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.808      ;
; 0.195  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.808      ;
; 0.195  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.451      ; 1.798      ;
; 0.195  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.461      ; 1.808      ;
; 0.197  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.465      ; 1.814      ;
; 0.206  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.477      ; 1.835      ;
; 0.215  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]  ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.223  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.455      ; 1.830      ;
; 0.237  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.241  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.250  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.438      ; 1.840      ;
; 0.270  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.416      ; 1.838      ;
; 0.277  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.904      ;
; 0.285  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.480      ; 1.917      ;
; 0.306  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.463      ; 1.921      ;
; 0.310  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.477      ; 1.939      ;
; 0.323  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.475      ;
; 0.327  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.455      ; 1.934      ;
; 0.353  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.980      ;
; 0.353  ; on                                          ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.475      ; 1.980      ;
; 0.354  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.438      ; 1.944      ;
; 0.364  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]   ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.521      ;
; 0.374  ; rst                                         ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 1.416      ; 1.942      ;
; 0.376  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.379  ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14] ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.531      ;
+--------+---------------------------------------------+--------------------------------------------------+-----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.030 ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.017 ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.010  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.367      ;
; 0.215  ; SPI_ON                                     ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usonic[0]                                  ; usonic[0]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.354  ; usonic[8]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; usonic[3]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[6]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.359  ; usonic[0]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.366  ; temp_mbed_2                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; usonic[7]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; usonic[2]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[9]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[4]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; usonic[5]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.445  ; usonic[1]                                  ; usonic[1]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.597      ;
; 0.449  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.125      ; 0.367      ;
; 0.470  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK     ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.483  ; counter                                    ; counter                                ; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.492  ; usonic[8]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.644      ;
; 0.494  ; usonic[0]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[3]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.507  ; usonic[7]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; usonic[2]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[5]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; usonic[4]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; FIFO:FIFO_ADC0|clock                       ; FIFO:FIFO_ADC0|clock                   ; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.064      ; 0.367      ;
; 0.520  ; temp_mbed_1                                ; temp_mbed_2                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.529  ; usonic[0]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[3]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.542  ; usonic[7]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.544  ; usonic[2]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; usonic[4]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; usonic[6]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.556  ; temp_mbed_1                                ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.708      ;
; 0.564  ; usonic[0]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; usonic[3]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; usonic[2]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.584  ; usonic[6]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; usonic[1]                                  ; usonic[2]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.737      ;
; 0.599  ; usonic[0]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.604  ; usonic[5]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.614  ; usonic[2]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; usonic[6]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.620  ; usonic[1]                                  ; usonic[3]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.634  ; usonic[0]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.639  ; usonic[5]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.639  ; usonic[4]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.655  ; usonic[1]                                  ; usonic[4]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.658  ; usonic[3]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.674  ; usonic[5]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.674  ; usonic[4]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.690  ; usonic[1]                                  ; usonic[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.693  ; usonic[3]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.845      ;
; 0.708  ; usonic[2]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709  ; usonic[4]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.725  ; usonic[1]                                  ; usonic[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.728  ; usonic[0]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.728  ; usonic[3]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.880      ;
; 0.743  ; usonic[2]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.895      ;
; 0.763  ; usonic[0]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.778  ; usonic[2]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.798  ; usonic[0]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.819  ; usonic[1]                                  ; usonic[7]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.971      ;
; 0.836  ; MBED_RDY                                   ; SPI_ON                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.024     ; 0.964      ;
; 0.854  ; usonic[1]                                  ; usonic[8]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.006      ;
; 0.889  ; usonic[1]                                  ; usonic[9]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.041      ;
; 1.652  ; SPI_MASTER_DEVICE:mbed_instant|icounter[4] ; temp_mbed_1                            ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -1.407     ; 0.397      ;
+--------+--------------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                    ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; auto_sample[0] ; auto_sample[0] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; auto_sample[4] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; auto_sample[4] ; sample         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.399      ;
; 0.357 ; auto_sample[1] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.509      ;
; 0.362 ; auto_sample[3] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; auto_sample[2] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; auto_sample[0] ; auto_sample[1] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; auto_sample[3] ; sample         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.522      ;
; 0.492 ; auto_sample[1] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.644      ;
; 0.500 ; auto_sample[3] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.652      ;
; 0.505 ; auto_sample[2] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.507 ; auto_sample[0] ; auto_sample[2] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.659      ;
; 0.527 ; auto_sample[1] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.679      ;
; 0.540 ; auto_sample[2] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.692      ;
; 0.542 ; auto_sample[0] ; auto_sample[3] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.694      ;
; 0.562 ; auto_sample[1] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.714      ;
; 0.577 ; auto_sample[0] ; auto_sample[4] ; counter      ; counter     ; 0.000        ; 0.000      ; 0.729      ;
+-------+----------------+----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0|clock'                                                                                                             ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; 1.054 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.433      ; 1.411      ;
; 1.054 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.433      ; 1.411      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.115 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.347      ;
; 1.161 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.430      ; 1.301      ;
; 1.184 ; rst       ; FIFO:FIFO_ADC0|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.446      ; 1.294      ;
; 1.184 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.446      ; 1.294      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
; 1.502 ; rst       ; FIFO:FIFO_ADC0|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 1.000        ; 1.449      ; 0.979      ;
+-------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0|clock'                                                                                                               ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock                            ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.622 ; rst       ; FIFO:FIFO_ADC0|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.449      ; 0.979      ;
; -0.304 ; rst       ; FIFO:FIFO_ADC0|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.446      ; 1.294      ;
; -0.304 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.446      ; 1.294      ;
; -0.281 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.301      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.235 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.430      ; 1.347      ;
; -0.174 ; rst       ; FIFO:FIFO_ADC0|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.433      ; 1.411      ;
; -0.174 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 0.000        ; 1.433      ; 1.411      ;
+--------+-----------+---------------------------+-----------------------------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0|clock'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0|clock ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_q1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:mbed_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|icounter[3]       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK|regout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|inclk[0]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|SPI_CLK~clkctrl|outclk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; Rise       ; ADC0_instant|data_in[10]|clk                     ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; sample                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; sample                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; auto_sample[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; counter~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter ; Rise       ; sample|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter ; Rise       ; sample|clk               ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0|clock                                ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2                                         ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0|clock|clk                                 ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_1|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; temp_mbed_2|clk                                     ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 3.874 ; 3.874 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 3.874 ; 3.874 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 4.566 ; 4.566 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 4.566 ; 4.566 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 4.082 ; 4.082 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 4.082 ; 4.082 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.902 ; 2.902 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.902 ; 2.902 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.682 ; 2.682 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.682 ; 2.682 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 2.628 ; 2.628 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.783 ; 2.783 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.783 ; 2.783 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.754 ; -3.754 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.754 ; -3.754 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.446 ; -4.446 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.446 ; -4.446 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -3.962 ; -3.962 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -3.962 ; -3.962 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.782 ; -2.782 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.782 ; -2.782 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.508 ; -2.508 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.562 ; -2.562 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.508 ; -2.508 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -2.663 ; -2.663 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -2.663 ; -2.663 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 5.037 ; 5.037 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 5.037 ; 5.037 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 3.814 ; 3.814 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.814 ; 3.814 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.893 ; 4.893 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.893 ; 4.893 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 6.143 ; 6.143 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 6.143 ; 6.143 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.911 ; 5.911 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.422 ; 5.422 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.538 ; 5.538 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.517 ; 5.517 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.417 ; 5.417 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.529 ; 5.529 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.911 ; 5.911 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.205 ; 5.205 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.959 ; 4.959 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.959 ; 4.959 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.846 ; 4.846 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.807 ; 4.807 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 4.951 ; 4.951 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.808 ; 4.808 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.938 ; 4.938 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.870 ; 4.870 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 6.140 ; 6.140 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 6.085 ; 6.085 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.733 ; 5.733 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 6.140 ; 6.140 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.824 ; 5.824 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.098 ; 5.098 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.103 ; 5.103 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.170 ; 5.170 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 6.644 ; 6.644 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.377 ; 5.377 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 6.060 ; 6.060 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 6.644 ; 6.644 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.998 ; 5.998 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 6.207 ; 6.207 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 6.294 ; 6.294 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.361 ; 5.361 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.999 ; 5.999 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 5.999 ; 5.999 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.716 ; 5.716 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 5.716 ; 5.716 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 5.098 ; 5.098 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.467 ; 5.467 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.467 ; 5.467 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.369 ; 5.369 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.369 ; 5.369 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.269 ; 6.269 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.392 ; 4.392 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.079 ; 5.079 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.885 ; 5.885 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.893 ; 4.893 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.651 ; 4.651 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.716 ; 4.716 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.624 ; 5.624 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.269 ; 6.269 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.592 ; 4.592 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.877 ; 4.877 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.699 ; 4.699 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.310 ; 5.310 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.779 ; 4.779 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.253 ; 5.253 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.028 ; 5.028 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 6.251 ; 6.251 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 6.251 ; 6.251 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 6.107 ; 6.107 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 6.107 ; 6.107 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.933 ; 4.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.933 ; 4.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.620 ; 3.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.789 ; 4.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.789 ; 4.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 6.143 ; 6.143 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 6.143 ; 6.143 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.065 ; 5.065 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.283 ; 5.283 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.313 ; 5.313 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.292 ; 5.292 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.278 ; 5.278 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.390 ; 5.390 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.765 ; 5.765 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.065 ; 5.065 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.478 ; 4.478 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.632 ; 4.632 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.519 ; 4.519 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.478 ; 4.478 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 4.753 ; 4.753 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.612 ; 4.612 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.741 ; 4.741 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.674 ; 4.674 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.797 ; 5.797 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.452 ; 5.452 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.867 ; 5.867 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.547 ; 5.547 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.822 ; 4.822 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.888 ; 4.888 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.562 ; 4.562 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.562 ; 4.562 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.263 ; 5.263 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.849 ; 5.849 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.195 ; 5.195 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.478 ; 5.478 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.999 ; 5.999 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 5.999 ; 5.999 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.098 ; 5.098 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 5.716 ; 5.716 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 5.098 ; 5.098 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ; 5.467 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.467 ; 5.467 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ; 5.369 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.369 ; 5.369 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.392 ; 4.392 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.392 ; 4.392 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.079 ; 5.079 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.885 ; 5.885 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.893 ; 4.893 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.651 ; 4.651 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.716 ; 4.716 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.624 ; 5.624 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.269 ; 6.269 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.592 ; 4.592 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.877 ; 4.877 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.699 ; 4.699 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.310 ; 5.310 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.779 ; 4.779 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.253 ; 5.253 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.028 ; 5.028 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 6.251 ; 6.251 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 6.251 ; 6.251 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 6.107 ; 6.107 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 6.107 ; 6.107 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.680 ; 6.680 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.789 ;       ;       ; 6.789 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.665 ; 6.665 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.538 ;       ;       ; 6.538 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.613 ; 6.613 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.692 ;       ;       ; 6.692 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.276 ; 6.276 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.680 ; 6.680 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.789 ;       ;       ; 6.789 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.665 ; 6.665 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.538 ;       ;       ; 6.538 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.613 ; 6.613 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.692 ;       ;       ; 6.692 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.276 ; 6.276 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -4.273    ; -1.476  ; 0.560    ; -0.686  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -1.961    ; -0.067  ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0|clock                    ; -4.273    ; -1.002  ; 0.560    ; -0.686  ; -1.627              ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -2.803    ; -0.588  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -1.152    ; -1.476  ; N/A      ; N/A     ; -0.500              ;
;  counter                                 ; -0.584    ; 0.215   ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -2097.24  ; -55.49  ; 0.0      ; -11.908 ; -2830.74            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -1.961    ; -0.162  ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0|clock                    ; -1969.264 ; -7.361  ; 0.000    ; -11.908 ; -2728.740           ;
;  SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; -79.418   ; -12.332 ; N/A      ; N/A     ; -45.000             ;
;  SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; -44.992   ; -35.715 ; N/A      ; N/A     ; -51.000             ;
;  counter                                 ; -1.605    ; 0.000   ; N/A      ; N/A     ; -6.000              ;
;  iCLK_50                                 ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; 6.737 ; 6.737 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; 6.737 ; 6.737 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; 8.397 ; 8.397 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; 8.397 ; 8.397 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; 7.064 ; 7.064 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; 7.064 ; 7.064 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.196 ; 5.196 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.196 ; 5.196 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.883 ; 4.883 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.883 ; 4.883 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.749 ; 4.749 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.105 ; 5.105 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.105 ; 5.105 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                                ; -3.754 ; -3.754 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                                ; -3.754 ; -3.754 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                                ; -4.446 ; -4.446 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                                ; -4.446 ; -4.446 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                                ; -3.962 ; -3.962 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                                ; -3.962 ; -3.962 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.782 ; -2.782 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.782 ; -2.782 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; iSW[*]     ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.508 ; -2.508 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[0]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.562 ; -2.562 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  iSW[1]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; -2.508 ; -2.508 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -2.663 ; -2.663 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; -2.663 ; -2.663 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
+------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 10.060 ; 10.060 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 10.060 ; 10.060 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 7.695  ; 7.695  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 7.695  ; 7.695  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 3.544  ; 3.544  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 9.595  ; 9.595  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 9.595  ; 9.595  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 11.571 ; 11.571 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 11.571 ; 11.571 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 11.027 ; 11.027 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.998  ; 9.998  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.349 ; 10.349 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 10.336 ; 10.336 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.057 ; 10.057 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 10.240 ; 10.240 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 11.027 ; 11.027 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.590  ; 9.590  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 9.258  ; 9.258  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 9.074  ; 9.074  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 8.969  ; 8.969  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 8.882  ; 8.882  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 9.258  ; 9.258  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 8.978  ; 8.978  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.189  ; 9.189  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.123  ; 9.123  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 11.749 ; 11.749 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 11.609 ; 11.609 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 10.783 ; 10.783 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 11.749 ; 11.749 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 10.912 ; 10.912 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 9.523  ; 9.523  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 9.532  ; 9.532  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.567  ; 9.567  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 12.527 ; 12.527 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 10.023 ; 10.023 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 11.361 ; 11.361 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 12.527 ; 12.527 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 11.518 ; 11.518 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 11.735 ; 11.735 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 11.841 ; 11.841 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 9.923  ; 9.923  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 11.106 ; 11.106 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 11.106 ; 11.106 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 10.496 ; 10.496 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 10.496 ; 10.496 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 9.496  ; 9.496  ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.125 ; 10.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 10.125 ; 10.125 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 6.454  ;        ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.296  ; 8.296  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 8.296  ; 8.296  ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;        ; 6.454  ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.941  ; 9.941  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.941  ; 9.941  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.347  ;        ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.618 ; 11.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 7.705  ; 7.705  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.141  ; 9.141  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.838 ; 10.838 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.830  ; 8.830  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.242  ; 8.242  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.413  ; 8.413  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 10.646 ; 10.646 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 11.618 ; 11.618 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.356  ; 8.356  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.975  ; 8.975  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.576  ; 8.576  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.890  ; 9.890  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 8.742  ; 8.742  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.594  ; 9.594  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 9.085  ; 9.085  ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;        ; 4.347  ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 11.797 ; 11.797 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 11.797 ; 11.797 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 11.332 ; 11.332 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 11.332 ; 11.332 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_0[*]   ; iCLK_50                                ; 4.933 ; 4.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_0[5]  ; iCLK_50                                ; 4.933 ; 4.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[5]  ; iCLK_50                                ; 3.620 ; 3.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                ; 1.870 ; 1.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                ; 4.789 ; 4.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[8]   ; iCLK_50                                ; 4.789 ; 4.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]   ; FIFO:FIFO_ADC0|clock                   ; 6.143 ; 6.143 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  GPIO_0[5]  ; FIFO:FIFO_ADC0|clock                   ; 6.143 ; 6.143 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 5.065 ; 5.065 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.283 ; 5.283 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.313 ; 5.313 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.292 ; 5.292 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.278 ; 5.278 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.390 ; 5.390 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.765 ; 5.765 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0|clock                   ; 5.065 ; 5.065 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.478 ; 4.478 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.632 ; 4.632 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0|clock                   ; 4.519 ; 4.519 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0|clock                   ; 4.478 ; 4.478 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0|clock                   ; 4.753 ; 4.753 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.612 ; 4.612 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.741 ; 4.741 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.674 ; 4.674 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0|clock                   ; 5.797 ; 5.797 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.452 ; 5.452 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.867 ; 5.867 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.547 ; 5.547 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0|clock                   ; 4.818 ; 4.818 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0|clock                   ; 4.822 ; 4.822 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.888 ; 4.888 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0|clock                   ; 4.562 ; 4.562 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0|clock                   ; 4.562 ; 4.562 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0|clock                   ; 5.263 ; 5.263 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0|clock                   ; 5.849 ; 5.849 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0|clock                   ; 5.195 ; 5.195 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0|clock                   ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0|clock                   ; 5.478 ; 5.478 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0|clock                   ; 4.563 ; 4.563 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDG[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.999 ; 5.999 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDG[8]   ; FIFO:FIFO_ADC0|clock                   ; 5.999 ; 5.999 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; oLEDR[*]    ; FIFO:FIFO_ADC0|clock                   ; 5.098 ; 5.098 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0|clock                   ; 5.716 ; 5.716 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0|clock                   ; 5.098 ; 5.098 ; Rise       ; FIFO:FIFO_ADC0|clock                    ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ; 5.467 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[1]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 5.467 ; 5.467 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 3.191 ;       ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; oLEDG[*]    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  oLEDG[0]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ; 4.469 ; 4.469 ; Rise       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_0[*]   ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
;  GPIO_0[3]  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK ;       ; 3.191 ; Fall       ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ; 5.369 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[1]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.369 ; 5.369 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 2.228 ;       ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; oLEDR[*]    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.392 ; 4.392 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[1]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.392 ; 4.392 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[2]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.079 ; 5.079 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[3]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.885 ; 5.885 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[4]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.893 ; 4.893 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[5]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.651 ; 4.651 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[6]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.716 ; 4.716 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[7]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.624 ; 5.624 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[8]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 6.269 ; 6.269 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[9]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.592 ; 4.592 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[10]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.877 ; 4.877 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[11]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.699 ; 4.699 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[12]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.310 ; 5.310 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[13]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 4.779 ; 4.779 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[14]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.253 ; 5.253 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  oLEDR[15]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ; 5.028 ; 5.028 ; Rise       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_1[*]   ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
;  GPIO_1[3]  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK ;       ; 2.228 ; Fall       ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ;
; GPIO_0[*]   ; counter                                ; 6.251 ; 6.251 ; Rise       ; counter                                 ;
;  GPIO_0[5]  ; counter                                ; 6.251 ; 6.251 ; Rise       ; counter                                 ;
; oLEDG[*]    ; counter                                ; 6.107 ; 6.107 ; Rise       ; counter                                 ;
;  oLEDG[8]   ; counter                                ; 6.107 ; 6.107 ; Rise       ; counter                                 ;
+-------------+----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.324 ;        ;        ; 12.324 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.051 ; 12.051 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.228 ;        ;        ; 12.228 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.031 ;        ;        ; 11.031 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.339 ;        ;        ; 12.339 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.961 ; 11.961 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.695 ;        ;        ; 11.695 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.865 ; 11.865 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.009 ;        ;        ; 12.009 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.061 ; 11.061 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.657  ; 9.657  ; 9.657  ; 9.657  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.936  ; 9.936  ; 9.936  ; 9.936  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.948  ;        ;        ; 9.948  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.887  ; 8.887  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.183  ;        ;        ; 9.183  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.165  ; 9.165  ; 9.165  ; 9.165  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.442  ; 9.442  ; 9.442  ; 9.442  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.432  ; 9.432  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.841 ;       ;       ; 6.841 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.680 ; 6.680 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.789 ;       ;       ; 6.789 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.250 ;       ;       ; 6.250 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.839 ;       ;       ; 6.839 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.665 ; 6.665 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.538 ;       ;       ; 6.538 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.613 ; 6.613 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.692 ;       ;       ; 6.692 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.276 ; 6.276 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.387 ; 5.387 ; 5.387 ; 5.387 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.505 ; 5.505 ; 5.505 ; 5.505 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.524 ;       ;       ; 5.524 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.006 ; 5.006 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.124 ; 5.124 ; 5.124 ; 5.124 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.147 ;       ;       ; 5.147 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.264 ; 5.264 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 60       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 17       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock                    ; 32       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock                    ; 6697     ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock                    ; 61       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 128      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 97       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 252      ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 109      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 60       ; 0        ; 0        ; 0        ;
; counter                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; counter                                 ; counter                                 ; 17       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock                    ; 32       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; FIFO:FIFO_ADC0|clock                    ; 6697     ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; FIFO:FIFO_ADC0|clock                    ; 61       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 128      ; 0        ; 0        ; 0        ;
; counter                                 ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 64       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK  ; 97       ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 252      ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0|clock                    ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 15       ; 0        ; 0        ; 0        ;
; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; SPI_MASTER_DEVICE:mbed_instant|SPI_CLK  ; 109      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                         ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 29       ; 0        ; 0        ; 0        ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                          ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0|clock ; 29       ; 0        ; 0        ; 0        ;
+-----------------------------------------+----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 38    ; 38   ;
; Unconstrained Output Ports      ; 67    ; 67   ;
; Unconstrained Output Port Paths ; 170   ; 170  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 13 20:33:13 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0|clock FIFO:FIFO_ADC0|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK
    Info (332105): create_clock -period 1.000 -name counter counter
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_DEVICE:mbed_instant|SPI_CLK SPI_MASTER_DEVICE:mbed_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.273     -1969.264 FIFO:FIFO_ADC0|clock 
    Info (332119):    -2.803       -79.418 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -1.961        -1.961 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.152       -44.992 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.584        -1.605 counter 
Info (332146): Worst-case hold slack is -1.476
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.476       -35.715 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -1.002        -4.279 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.448        -3.155 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.067        -0.162 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 counter 
Info (332146): Worst-case recovery slack is 0.560
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.560         0.000 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case removal slack is -0.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.686        -9.035 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2728.740 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.500       -51.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500       -45.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.016
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.016      -509.060 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.852       -16.207 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.772        -0.772 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.019        -0.047 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):     0.303         0.000 counter 
Info (332146): Worst-case hold slack is -1.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.076       -35.699 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.884        -7.361 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.588       -12.332 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.051        -0.098 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 counter 
Info (332146): Worst-case recovery slack is 1.054
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.054         0.000 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case removal slack is -0.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.622       -11.908 FIFO:FIFO_ADC0|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -2728.740 FIFO:FIFO_ADC0|clock 
    Info (332119):    -0.500       -51.000 SPI_MASTER_DEVICE:mbed_instant|SPI_CLK 
    Info (332119):    -0.500       -45.000 SPI_MASTER_DEVICE:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500        -6.000 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Wed May 13 20:33:16 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


