# RV Day 5 - Complete Pipelined RISC-V CPU micro-architecture
## RV-D5SK1 - Pipelining the CPU
### RV_D5SK1_L1_Introduction To Control Flow Hazard And Read After Write Hazard
-pipeling the RISC-V
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/a74371b135d9d2180af019e5075c79002841b84c/images/Screenshot%202025-05-09%20234539.png)
-waterflow diagram 
![m](https://github.com/yazhini-87/RISC-V-workshop-/blob/a74371b135d9d2180af019e5075c79002841b84c/images/Screenshot%202025-05-09%20234755.png)
