Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: PS2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PS2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PS2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : PS2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Luca/Documents/Personal Work/UNI/2020.21/HDL/Projects/PS2/PS2.vhd" in Library work.
Entity <ps2> compiled.
Entity <ps2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PS2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PS2> in library <work> (Architecture <behavioral>).
Entity <PS2> analyzed. Unit <PS2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PS2>.
    Related source file is "C:/Users/Luca/Documents/Personal Work/UNI/2020.21/HDL/Projects/PS2/PS2.vhd".
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 12                                             |
    | Inputs             | 1                                              |
    | Outputs            | 9                                              |
    | Clock              | PS2C                      (falling_edge)       |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <LED>.
    Found 7-bit register for signal <SEG>.
    Found 8-bit register for signal <Data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
Unit <PS2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 8
 7-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1010  | 10000000000
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Data_7> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_7> 
INFO:Xst:2261 - The FF/Latch <Data_6> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_6> 
INFO:Xst:2261 - The FF/Latch <Data_5> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_5> 
INFO:Xst:2261 - The FF/Latch <Data_4> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_4> 
INFO:Xst:2261 - The FF/Latch <Data_3> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_3> 
INFO:Xst:2261 - The FF/Latch <Data_2> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_2> 
INFO:Xst:2261 - The FF/Latch <Data_1> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_1> 
INFO:Xst:2261 - The FF/Latch <Data_0> in Unit <PS2> is equivalent to the following FF/Latch, which will be removed : <LED_0> 

Optimizing unit <PS2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PS2, actual ratio is 4.

Final Macro Processing ...

Processing Unit <PS2> :
	Found 2-bit shift register for signal <State_FSM_FFd1>.
Unit <PS2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PS2.ngr
Top Level Output File Name         : PS2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 83
#      GND                         : 1
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 37
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXF5                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 25
#      FD_1                        : 16
#      FDR_1                       : 1
#      FDS_1                       : 8
# Shift Registers                  : 1
#      SRL16_1                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       41  out of    960     4%  
 Number of Slice Flip Flops:             25  out of   1920     1%  
 Number of 4 input LUTs:                 79  out of   1920     4%  
    Number used as logic:                78
    Number used as Shift registers:       1
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PS2C                               | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.541ns (Maximum Frequency: 104.811MHz)
   Minimum input arrival time before clock: 10.629ns
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PS2C'
  Clock period: 9.541ns (frequency: 104.811MHz)
  Total number of paths / destination ports: 2050 / 34
-------------------------------------------------------------------------
Delay:               9.541ns (Levels of Logic = 6)
  Source:            State_FSM_FFd9 (FF)
  Destination:       SEG_0 (FF)
  Source Clock:      PS2C falling
  Destination Clock: PS2C falling

  Data Path: State_FSM_FFd9 to SEG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.591   0.748  State_FSM_FFd9 (State_FSM_FFd9)
     LUT3_D:I1->O          4   0.704   0.762  Data_3_mux0000111 (N25)
     LUT4:I0->O            1   0.704   0.000  Data_4_mux0000_G (N74)
     MUXF5:I1->O          17   0.321   1.055  Data_4_mux0000 (Data_4_mux0000)
     LUT4:I3->O            1   0.704   0.595  SEG_mux0001<5>116 (SEG_mux0001<5>116)
     LUT4:I0->O            4   0.704   0.591  SEG_mux0001<5>142 (N10)
     LUT4:I3->O            2   0.704   0.447  SEG_mux0001<1>438 (N35)
     FDS_1:S                   0.911          SEG_5
    ----------------------------------------
    Total                      9.541ns (5.343ns logic, 4.198ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PS2C'
  Total number of paths / destination ports: 577 / 24
-------------------------------------------------------------------------
Offset:              10.629ns (Levels of Logic = 7)
  Source:            PS2D (PAD)
  Destination:       SEG_0 (FF)
  Destination Clock: PS2C falling

  Data Path: PS2D to SEG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  PS2D_IBUF (PS2D_IBUF)
     LUT3_D:I0->O          4   0.704   0.762  Data_3_mux0000111 (N25)
     LUT4:I0->O            1   0.704   0.000  Data_4_mux0000_G (N74)
     MUXF5:I1->O          17   0.321   1.055  Data_4_mux0000 (Data_4_mux0000)
     LUT4:I3->O            1   0.704   0.595  SEG_mux0001<5>116 (SEG_mux0001<5>116)
     LUT4:I0->O            4   0.704   0.591  SEG_mux0001<5>142 (N10)
     LUT4:I3->O            2   0.704   0.447  SEG_mux0001<1>438 (N35)
     FDS_1:S                   0.911          SEG_5
    ----------------------------------------
    Total                     10.629ns (5.970ns logic, 4.659ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PS2C'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            Data_1 (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      PS2C falling

  Data Path: Data_1 to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.591   0.587  Data_1 (Data_1)
     OBUF:I->O                 3.272          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.20 secs
 
--> 

Total memory usage is 4513572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

