// Seed: 836793935
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = ~1;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    input wire id_15,
    input supply1 id_16,
    output wor id_17,
    input tri id_18,
    output supply1 id_19,
    output tri0 id_20,
    input wire id_21,
    output wire id_22,
    input wor id_23
);
  wand id_25, id_26, id_27;
  assign id_19 = id_26;
  wire id_28, id_29, id_30, id_31, id_32, id_33;
  wire id_34;
  module_0 modCall_1 (id_33);
endmodule
