Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 4 into 'checking_r' is out of bounds [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:415]
WARNING: [VRFC 10-3705] select index 4 into 'checking_r' is out of bounds [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:417]
WARNING: [VRFC 10-3705] select index 4 into 'curr_distance_r' is out of bounds [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:427]
WARNING: [VRFC 10-3705] select index 4 into 'curr_distance_r' is out of bounds [D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v:429]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v" Line 1. Module MIMO_detector_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 76. Module accum_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 120. Module PED_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/MIMO_detector.v" Line 1. Module MIMO_detector_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 1. Module complex_multiply_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 76. Module accum_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/Digital Communication IC Design/Non/SphereDecoding/complex_multiply.v" Line 120. Module PED_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.complex_multiply_default
Compiling module xil_defaultlib.accum_default
Compiling module xil_defaultlib.PED_default
Compiling module xil_defaultlib.MIMO_detector_default
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
