Nothing to build in platform 'design_1_wrapper'

16:18:32 **** Incremental Build of configuration Debug for project led_system_AXILite ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/main.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/main.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.c"
'Finished building: ../src/main.c'
' '
'Building target: led_system_AXILite.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/bsplib/lib -o "led_system_AXILite.elf"  ./src/main.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: led_system_AXILite.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size led_system_AXILite.elf  |tee "led_system_AXILite.elf.size"
   text	   data	    bss	    dec	    hex	filename
  18772	   1144	  22584	  42500	   a604	led_system_AXILite.elf
'Finished building: led_system_AXILite.elf.size'
' '
16:18:33 **** Incremental Build of configuration Debug for project led_system_AXILite_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 50711 C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_ps7_cortexa9_0 C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/led_system_AXILite_system/Debug/system.bif
sdcard_gen --xpfm C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/led_system_AXILite_system/Debug/system.bif --bitstream C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/led_system_AXILite/_ide/bitstream/design_1_wrapper.bit --elf C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/led_system_AXILite/Debug/led_system_AXILite.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/led_system_AXILite/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2021.1/bin/bootgen  -image C:/LocalWorkspace/EE277workspace/Lab2_2021v/VitisWorkspace/led_system_AXILite_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
