Fitter Status : Successful - Sat May 18 05:33:56 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : Proj_Hardware
Top-level Entity Name : VCPU
Family : Stratix II
Device : EP2S15F672C3
Timing Models : Final
Logic utilization : 19 %
    Combinational ALUTs : 1,456 / 12,480 ( 12 % )
    Dedicated logic registers : 1,260 / 12,480 ( 10 % )
Total registers : 1260
Total pins : 344 / 367 ( 94 % )
Total virtual pins : 0
Total block memory bits : 8,192 / 419,328 ( 2 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
