// Seed: 338026014
module module_0 #(
    parameter id_1 = 32'd26
) (
    input _id_1
    , id_2,
    output id_3,
    output logic id_4,
    output id_5
);
  always begin
    id_3 <= id_3[1'h0];
  end
  assign id_5[id_1] = (~id_2[1]);
endmodule
