--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 10 -s 1
-n 5 -fastpaths -xml ddc_chain_preroute.twx ddc_chain_map.ncd -o
ddc_chain_preroute.twr ddc_chain.pcf -ucf
/home/aylons/projetos/dsp-cores/hdl/top/ml605/ddc_chain/ddc_chain.ucf

Design file:              ddc_chain_map.ncd
Physical constraint file: ddc_chain.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-01-07, STEPPING level 0)
Report level:             verbose report, limited to 10 items per endpoint, 5 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 
50% INPUT_JITTER         0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKOUT0
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: cmp_sys_pll_inst/s_clk0
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: cmp_clk_gen/cmp_bufg_clk_gen/I0
  Logical resource: cmp_clk_gen/cmp_bufg_clk_gen/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: cmp_clk_gen/s_sys_clk
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 23.572ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKFBOUT
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKFBOUT
  Location pin: MMCM_ADV_X0Y0.CLKFBOUT
  Clock network: cmp_sys_pll_inst/s_mmcm_fbout
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 995.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: cmp_clk_gen/cmp_bufg_clk_gen/I0
  Logical resource: cmp_clk_gen/cmp_bufg_clk_gen/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: cmp_clk_gen/s_sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP 
"cmp_sys_pll_inst_s_clk0"         TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6146785 paths analyzed, 198657 endpoints analyzed, 21 failing endpoints
 21 timing errors detected. (21 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.121ns.
--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_reg_sin/pipe_1_13 (SLICE_X59Y124.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[0].cmp_ce_adc/zeroed (FF)
  Destination:          cmp_input_dds/cmp_reg_sin/pipe_1_13 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[0].cmp_ce_adc/zeroed to cmp_input_dds/cmp_reg_sin/pipe_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y78.AQ      Tcko                  0.337   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
                                                       cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.I0    net (fanout=80)    e  2.017   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/ce_adc<0>_BUFG
                                                       cmp_position/ce_adc<0>_BUFG
    SLICE_X59Y124.CE     net (fanout=206)   e  2.274   ce_adc
    SLICE_X59Y124.CLK    Tceck                 0.318   cmp_input_dds/cmp_reg_sin/pipe_1<13>
                                                       cmp_input_dds/cmp_reg_sin/pipe_1_13
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (0.747ns logic, 4.291ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_reg_sin/pipe_1_0 (SLICE_X61Y120.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[0].cmp_ce_adc/zeroed (FF)
  Destination:          cmp_input_dds/cmp_reg_sin/pipe_1_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[0].cmp_ce_adc/zeroed to cmp_input_dds/cmp_reg_sin/pipe_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y78.AQ      Tcko                  0.337   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
                                                       cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.I0    net (fanout=80)    e  2.017   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/ce_adc<0>_BUFG
                                                       cmp_position/ce_adc<0>_BUFG
    SLICE_X61Y120.CE     net (fanout=206)   e  2.274   ce_adc
    SLICE_X61Y120.CLK    Tceck                 0.318   cmp_input_dds/cmp_reg_sin/pipe_1<3>
                                                       cmp_input_dds/cmp_reg_sin/pipe_1_0
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (0.747ns logic, 4.291ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_reg_sin/pipe_1_1 (SLICE_X61Y120.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[0].cmp_ce_adc/zeroed (FF)
  Destination:          cmp_input_dds/cmp_reg_sin/pipe_1_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[0].cmp_ce_adc/zeroed to cmp_input_dds/cmp_reg_sin/pipe_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y78.AQ      Tcko                  0.337   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
                                                       cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.I0    net (fanout=80)    e  2.017   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/ce_adc<0>_BUFG
                                                       cmp_position/ce_adc<0>_BUFG
    SLICE_X61Y120.CE     net (fanout=206)   e  2.274   ce_adc
    SLICE_X61Y120.CLK    Tceck                 0.318   cmp_input_dds/cmp_reg_sin/pipe_1<3>
                                                       cmp_input_dds/cmp_reg_sin/pipe_1_1
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (0.747ns logic, 4.291ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_reg_sin/pipe_1_2 (SLICE_X61Y120.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[0].cmp_ce_adc/zeroed (FF)
  Destination:          cmp_input_dds/cmp_reg_sin/pipe_1_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[0].cmp_ce_adc/zeroed to cmp_input_dds/cmp_reg_sin/pipe_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y78.AQ      Tcko                  0.337   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
                                                       cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.I0    net (fanout=80)    e  2.017   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/ce_adc<0>_BUFG
                                                       cmp_position/ce_adc<0>_BUFG
    SLICE_X61Y120.CE     net (fanout=206)   e  2.274   ce_adc
    SLICE_X61Y120.CLK    Tceck                 0.318   cmp_input_dds/cmp_reg_sin/pipe_1<3>
                                                       cmp_input_dds/cmp_reg_sin/pipe_1_2
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (0.747ns logic, 4.291ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_input_dds/cmp_reg_sin/pipe_1_3 (SLICE_X61Y120.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[0].cmp_ce_adc/zeroed (FF)
  Destination:          cmp_input_dds/cmp_reg_sin/pipe_1_3 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.038ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[0].cmp_ce_adc/zeroed to cmp_input_dds/cmp_reg_sin/pipe_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y78.AQ      Tcko                  0.337   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
                                                       cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.I0    net (fanout=80)    e  2.017   cmp_position/gen_ddc[0].cmp_ce_adc/zeroed
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.092   cmp_position/ce_adc<0>_BUFG
                                                       cmp_position/ce_adc<0>_BUFG
    SLICE_X61Y120.CE     net (fanout=206)   e  2.274   ce_adc
    SLICE_X61Y120.CLK    Tceck                 0.318   cmp_input_dds/cmp_reg_sin/pipe_1<3>
                                                       cmp_input_dds/cmp_reg_sin/pipe_1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (0.747ns logic, 4.291ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP "cmp_sys_pll_inst_s_clk0"
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_43 (SLICE_X54Y126.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.182ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2_129 (FF)
  Destination:          cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2_129 to cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y126.BQ     Tcko                  0.098   cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2<131>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2_129
    SLICE_X54Y126.A6     net (fanout=1)     e  0.123   cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2<129>
    SLICE_X54Y126.CLK    Tah         (-Th)     0.039   cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1<46>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/Msub_sampler[42]_diffdelay[0][2][42]_sub_9_OUT_lut<0>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/Msub_sampler[42]_diffdelay[0][2][42]_sub_9_OUT_cy<3>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_43
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.059ns logic, 0.123ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_45 (SLICE_X54Y126.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2_131 (FF)
  Destination:          cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2_131 to cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y126.DQ     Tcko                  0.098   cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2<131>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2_131
    SLICE_X54Y126.C6     net (fanout=1)     e  0.122   cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/diffdelay<1>_2<131>
    SLICE_X54Y126.CLK    Tah         (-Th)     0.033   cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1<46>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/Msub_sampler[42]_diffdelay[0][2][42]_sub_9_OUT_lut<2>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/Msub_sampler[42]_diffdelay[0][2][42]_sub_9_OUT_cy<3>
                                                       cmp_position/gen_ddc[1].cmp_tbt_cic/cmp_cic_decim_Q/pipe_1_45
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.065ns logic, 0.122ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1 (DSP48_X1Y11.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_x_input/pipe_0_20 (FF)
  Destination:          cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_x_input/pipe_0_20 to cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.270   cmp_position/cmp_tbt_ds/cmp_output_buffer/x_pre<23>
                                                       cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_x_input/pipe_0_20
    DSP48_X1Y11.B3       net (fanout=1)     e  0.243   cmp_position/cmp_tbt_ds/cmp_output_buffer/x_pre<20>
    DSP48_X1Y11.CLK      Tdspckd_B_BREG(-Th)     0.323   cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
                                                       cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_x/Mmult_a_i[31]_b_i[23]_MuLt_0_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (-0.053ns logic, 0.243ns route)
                                                       (-27.9% logic, 127.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_49 (SLICE_X70Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_48 (FF)
  Destination:          cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_48 to cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y85.AQ      Tcko                  0.098   cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1<51>
                                                       cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_48
    SLICE_X70Y85.AX      net (fanout=3)     e  0.127   cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1<48>
    SLICE_X70Y85.CLK     Tckdi       (-Th)     0.033   cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1<51>
                                                       cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/Madd_integrator[0][47]_datain_extended[47]_add_2_OUT_cy<3>
                                                       cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_49
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.065ns logic, 0.127ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_53 (SLICE_X70Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_52 (FF)
  Destination:          cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_52 to cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y86.AQ      Tcko                  0.098   cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1<55>
                                                       cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_52
    SLICE_X70Y86.AX      net (fanout=3)     e  0.127   cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1<52>
    SLICE_X70Y86.CLK     Tckdi       (-Th)     0.033   cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1<55>
                                                       cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/Madd_integrator[0][47]_datain_extended[47]_add_2_OUT_cy<7>
                                                       cmp_position/gen_ddc[0].cmp_fofb_cic/cmp_cic_decim_Q/integrator_1_53
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.065ns logic, 0.127ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP "cmp_sys_pll_inst_s_clk0"
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X3Y53.CLKBWRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X2Y54.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[2].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[2].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X2Y46.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[2].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[2].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X4Y47.CLKBWRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[1].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[1].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X2Y47.CLKBWRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[1].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[1].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X3Y52.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[0].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[0].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X3Y43.CLKBWRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[0].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[0].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X2Y43.CLKBWRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram/CLKBWRCLKL
  Logical resource: cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram1/CLKBWRCLKL
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X3Y27.CLKBWRCLKL
  Clock network: clk_fast
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_p_i                 |      5.000ns|      2.800ns|      6.145ns|            0|           21|            0|      6146785|
| TS_cmp_sys_pll_inst_s_clk0    |      4.167ns|      5.121ns|          N/A|           21|            0|      6146785|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    5.121|         |         |         |
sys_clk_p_i    |    5.121|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    5.121|         |         |         |
sys_clk_p_i    |    5.121|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 21  Score: 19705  (Setup/Max: 19705, Hold: 0)

Constraints cover 6146785 paths, 0 nets, and 106186 connections

Design statistics:
   Minimum period:   5.121ns{1}   (Maximum frequency: 195.274MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 20 19:18:08 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1460 MB



