var documenterSearchIndex = {"docs":
[{"location":"index.html#VerilogWriter-Document","page":"Introduction","title":"VerilogWriter Document","text":"","category":"section"},{"location":"index.html#Brief-Introduction","page":"Introduction","title":"Brief Introduction","text":"","category":"section"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"DocTestSetup = quote\r\n    using VerilogWriter\r\nend","category":"page"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"If you have IJulia locally, execute","category":"page"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"using VerilogWriter","category":"page"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"and then","category":"page"},{"location":"index.html#In[1]","page":"Introduction","title":"In[1]","text":"","category":"section"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"y = @always (\r\n    dout = d1 + d2;\r\n    if b1\r\n        dout = ~d1\r\n    elseif b2 \r\n        dout = ~d2\r\n    end\r\n)\r\nvshow(y)","category":"page"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"and now you get the following:","category":"page"},{"location":"index.html#Out[1]","page":"Introduction","title":"Out[1]","text":"","category":"section"},{"location":"index.html","page":"Introduction","title":"Introduction","text":"always_comb begin\r\n    dout = (d1 + d2);\r\n    if (b1) begin\r\n        dout = ~d1;\r\n    end else if (b2) begin\r\n        dout = ~d2;\r\n    end\r\nend\r\ntype: VerilogWriter.Alwayscontent","category":"page"}]
}
