- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx942
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: hipblaslt_all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: true
  BiasDataTypeList: [0, 4]
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DataTypeA: 11
  DataTypeB: 4
  DataTypeE: 0
  DestDataType: 0
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StridedBatched: true
  SupportUserArgs: true
  TLUA: true
  TLUB: true
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 0
  TransposeB: 1
  UseBeta: true
  UseBias: 1
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: Scalar
  UseScaleAlphaVec: 1
  UseScaleCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    ClusterLocalRead: 0
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 1]
    KernelNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT16x64x32_MI16x16x4_SN_GRVWA1_GRVWB1_GSU1_MIWT1_1_NLCB1
    LSCA: 16
    LSCB: 64
    LSPA: 4
    LSPB: 1
    LVCA: 16
    LVCB: 64
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6656
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 512
    LdsOffsetB_Blk: 4608
    LdsOffsetBias: 0
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 4608
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 4, 1, 4]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 4
    MatrixInstBM: 1
    MatrixInstBN: 4
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 4]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 32
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 32
    NumThreads: 64
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT16x64x32_MI16x16x4_SN_GRVWA1_GRVWB1_GSU1_MIWT1_1_NLCB1
    SourceSwap: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkspaceCheck: [0, 0]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    ClusterLocalRead: 0
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 1]
    KernelNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT16x64x32_MI16x16x4_SN_GRVWA1_GRVWB4_GSU1_MIWT1_1_NLCB1
    LSCA: 16
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6656
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 512
    LdsOffsetB_Blk: 4608
    LdsOffsetBias: 0
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 4608
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 4, 1, 4]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 4
    MatrixInstBM: 1
    MatrixInstBN: 4
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 4]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT16x64x32_MI16x16x4_SN_GRVWA1_GRVWB4_GSU1_MIWT1_1_NLCB1
    SourceSwap: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkspaceCheck: [0, 0]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation:
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    ClusterLocalRead: 0
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 1]
    KernelNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT16x64x32_MI16x16x4_SN_GRVWA4_GRVWB4_GSU1_MIWT1_1_NLCB1
    LSCA: 16
    LSCB: 64
    LSPA: 16
    LSPB: 4
    LVCA: 4
    LVCB: 16
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6656
    LdsNumElementsAlignedA: 512
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 512
    LdsOffsetB_Blk: 4608
    LdsOffsetBias: 0
    LdsOffsetMetadata: 512
    LdsOffsetMetadata_Blk: 4608
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 4, 1, 4]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 4
    MatrixInstBM: 1
    MatrixInstBN: 4
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 4]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT16x64x32_MI16x16x4_SN_GRVWA4_GRVWB4_GSU1_MIWT1_1_NLCB1
    SourceSwap: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 4
    ThreadTileA: 4
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkspaceCheck: [0, 0]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation:
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    ClusterLocalRead: 0
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 1
    GlobalReadVectorWidthB: 1
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 1]
    KernelNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT32x128x32_MI16x16x4_SN_GRVWA1_GRVWB1_GSU1_MIWT2_2_NLCB2
    LSCA: 32
    LSCB: 64
    LSPA: 2
    LSPB: 1
    LVCA: 32
    LVCB: 64
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsOffsetBias: 0
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 9216
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 4, 1, 4]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 128
    MacroTileA: 32
    MacroTileB: 128
    MatrixInstB: 4
    MatrixInstBM: 1
    MatrixInstBN: 4
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 4]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 16
    NumLoadsB: 64
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 32
    NumThreads: 64
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT32x128x32_MI16x16x4_SN_GRVWA1_GRVWB1_GSU1_MIWT2_2_NLCB2
    SourceSwap: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 8
    ThreadTileA: 8
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkspaceCheck: [0, 0]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    ClusterLocalRead: 0
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 1
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 1]
    KernelNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT32x128x32_MI16x16x4_SN_GRVWA4_GRVWB1_GSU1_MIWT2_2_NLCB2
    LSCA: 32
    LSCB: 64
    LSPA: 8
    LSPB: 1
    LVCA: 8
    LVCB: 64
    LVPA: 2
    LVPB: 1
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 1024
    LdsNumElementsAlignedB: 4096
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1024
    LdsOffsetB_Blk: 9216
    LdsOffsetBias: 0
    LdsOffsetMetadata: 1024
    LdsOffsetMetadata_Blk: 9216
    LdsPadA: 0
    LdsPadB: 0
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 4, 1, 4]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 128
    MacroTileA: 32
    MacroTileB: 128
    MatrixInstB: 4
    MatrixInstBM: 1
    MatrixInstBN: 4
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 4]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 64
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 32
    NumThreads: 64
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_F8H_HSS_BH_Bias_HAS_SAB_SAV_MT32x128x32_MI16x16x4_SN_GRVWA4_GRVWB1_GSU1_MIWT2_2_NLCB2
    SourceSwap: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 8
    ThreadTileA: 8
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [16, 4, 1]
    WorkspaceCheck: [0, 0]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation:
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
- [2, 3, 0, 1]
- - - [128, 1, 1, 640, 128, 128, 128, 1]
    - [4, 0.737749]
  - - [1, 128, 1, 640, 1, 1, 1, 128]
    - [3, 2.03579]
  - - [2, 128, 1, 640, 2, 2, 2, 128]
    - [1, 5.92753]
  - - [3, 128, 1, 640, 3, 3, 3, 128]
    - [3, 2.21604]
  - - [1, 1, 1, 640, 1, 1, 1, 1]
    - [0, 0.00575537]
  - - [128, 128, 1, 640, 128, 128, 128, 128]
    - [2, 420.439]
  - - [127, 127, 1, 640, 127, 127, 127, 127]
    - [2, 408.006]
  - - [129, 129, 1, 640, 129, 129, 129, 129]
    - [2, 388.128]
- 
- 
- DeviceEfficiency
- GridBased
