- layout: left
  name: Polytechnic University of Catalonia
  dates: 2016 - 2018
  qualification: MSc Computer Science
  quote: >
  description: | # this will include new lines to allow paragraphs
    Master's thesis: [Analysis and simulation of data prefetching algorithms for last-level cache memory.](https://upcommons.upc.edu/handle/2117/123664)

- layout: left
  name: University of Zaragoza
  dates: 2012 - 2016
  qualification: BSc Computer Science
  quote: >
  description: | # this will include new lines to allow paragraphs
    Gained a fellowship for the last year of my Bachelor: Introduction to [gem5](http://gem5.org/Main_Page) simulator.
    
    Bachelor's thesis: Design and evaluation of cache memories for a chip multicore powered at very low voltage.
