var annotated_dup =
[
    [ "__DMA_HandleTypeDef", "struct_____d_m_a___handle_type_def.html", "struct_____d_m_a___handle_type_def" ],
    [ "__UART_HandleTypeDef", "struct_____u_a_r_t___handle_type_def.html", "struct_____u_a_r_t___handle_type_def" ],
    [ "ADC_TypeDef", "struct_a_d_c___type_def.html", "struct_a_d_c___type_def" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "ARM_MPU_Region_t", "struct_a_r_m___m_p_u___region__t.html", "struct_a_r_m___m_p_u___region__t" ],
    [ "CAN_FIFOMailBox_TypeDef", "struct_c_a_n___f_i_f_o_mail_box___type_def.html", "struct_c_a_n___f_i_f_o_mail_box___type_def" ],
    [ "CAN_FilterRegister_TypeDef", "struct_c_a_n___filter_register___type_def.html", "struct_c_a_n___filter_register___type_def" ],
    [ "CAN_TxMailBox_TypeDef", "struct_c_a_n___tx_mail_box___type_def.html", "struct_c_a_n___tx_mail_box___type_def" ],
    [ "CAN_TypeDef", "struct_c_a_n___type_def.html", "struct_c_a_n___type_def" ],
    [ "CANController", "class_c_a_n_controller.html", "class_c_a_n_controller" ],
    [ "CANFrame", "class_c_a_n_frame.html", null ],
    [ "CANFrameId", "class_c_a_n_frame_id.html", null ],
    [ "CANPayload", "class_c_a_n_payload.html", null ],
    [ "CEC_TypeDef", "struct_c_e_c___type_def.html", "struct_c_e_c___type_def" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CRC_TypeDef", "struct_c_r_c___type_def.html", "struct_c_r_c___type_def" ],
    [ "DAC_TypeDef", "struct_d_a_c___type_def.html", "struct_d_a_c___type_def" ],
    [ "DBGMCU_TypeDef", "struct_d_b_g_m_c_u___type_def.html", "struct_d_b_g_m_c_u___type_def" ],
    [ "DCMI_TypeDef", "struct_d_c_m_i___type_def.html", "struct_d_c_m_i___type_def" ],
    [ "DFSDM_Channel_TypeDef", "struct_d_f_s_d_m___channel___type_def.html", "struct_d_f_s_d_m___channel___type_def" ],
    [ "DFSDM_Filter_TypeDef", "struct_d_f_s_d_m___filter___type_def.html", "struct_d_f_s_d_m___filter___type_def" ],
    [ "DMA2D_TypeDef", "struct_d_m_a2_d___type_def.html", "struct_d_m_a2_d___type_def" ],
    [ "DMA_InitTypeDef", "struct_d_m_a___init_type_def.html", "struct_d_m_a___init_type_def" ],
    [ "DMA_Stream_TypeDef", "struct_d_m_a___stream___type_def.html", "struct_d_m_a___stream___type_def" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "ETH_TypeDef", "struct_e_t_h___type_def.html", null ],
    [ "EXTI_ConfigTypeDef", "struct_e_x_t_i___config_type_def.html", "struct_e_x_t_i___config_type_def" ],
    [ "EXTI_HandleTypeDef", "struct_e_x_t_i___handle_type_def.html", "struct_e_x_t_i___handle_type_def" ],
    [ "EXTI_TypeDef", "struct_e_x_t_i___type_def.html", "struct_e_x_t_i___type_def" ],
    [ "FLASH_EraseInitTypeDef", "struct_f_l_a_s_h___erase_init_type_def.html", "struct_f_l_a_s_h___erase_init_type_def" ],
    [ "FLASH_OBProgramInitTypeDef", "struct_f_l_a_s_h___o_b_program_init_type_def.html", "struct_f_l_a_s_h___o_b_program_init_type_def" ],
    [ "FLASH_ProcessTypeDef", "struct_f_l_a_s_h___process_type_def.html", null ],
    [ "FLASH_TypeDef", "struct_f_l_a_s_h___type_def.html", "struct_f_l_a_s_h___type_def" ],
    [ "FMC_Bank1_TypeDef", "struct_f_m_c___bank1___type_def.html", "struct_f_m_c___bank1___type_def" ],
    [ "FMC_Bank1E_TypeDef", "struct_f_m_c___bank1_e___type_def.html", "struct_f_m_c___bank1_e___type_def" ],
    [ "FMC_Bank3_TypeDef", "struct_f_m_c___bank3___type_def.html", "struct_f_m_c___bank3___type_def" ],
    [ "FMC_Bank5_6_TypeDef", "struct_f_m_c___bank5__6___type_def.html", "struct_f_m_c___bank5__6___type_def" ],
    [ "FPU_Type", "struct_f_p_u___type.html", "struct_f_p_u___type" ],
    [ "GPIO_InitTypeDef", "struct_g_p_i_o___init_type_def.html", "struct_g_p_i_o___init_type_def" ],
    [ "GPIO_TypeDef", "struct_g_p_i_o___type_def.html", "struct_g_p_i_o___type_def" ],
    [ "I2C_TypeDef", "struct_i2_c___type_def.html", "struct_i2_c___type_def" ],
    [ "ICANSubscriber", "class_i_c_a_n_subscriber.html", null ],
    [ "Inverter", "class_inverter.html", null ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "IWDG_TypeDef", "struct_i_w_d_g___type_def.html", "struct_i_w_d_g___type_def" ],
    [ "JPEG_TypeDef", "struct_j_p_e_g___type_def.html", "struct_j_p_e_g___type_def" ],
    [ "LPTIM_TypeDef", "struct_l_p_t_i_m___type_def.html", "struct_l_p_t_i_m___type_def" ],
    [ "LTDC_Layer_TypeDef", "struct_l_t_d_c___layer___type_def.html", "struct_l_t_d_c___layer___type_def" ],
    [ "LTDC_TypeDef", "struct_l_t_d_c___type_def.html", "struct_l_t_d_c___type_def" ],
    [ "MDIOS_TypeDef", "struct_m_d_i_o_s___type_def.html", "struct_m_d_i_o_s___type_def" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "PWR_PVDTypeDef", "struct_p_w_r___p_v_d_type_def.html", "struct_p_w_r___p_v_d_type_def" ],
    [ "PWR_TypeDef", "struct_p_w_r___type_def.html", "struct_p_w_r___type_def" ],
    [ "QUADSPI_TypeDef", "struct_q_u_a_d_s_p_i___type_def.html", "struct_q_u_a_d_s_p_i___type_def" ],
    [ "RCC_ClkInitTypeDef", "struct_r_c_c___clk_init_type_def.html", "struct_r_c_c___clk_init_type_def" ],
    [ "RCC_OscInitTypeDef", "struct_r_c_c___osc_init_type_def.html", "struct_r_c_c___osc_init_type_def" ],
    [ "RCC_PeriphCLKInitTypeDef", "struct_r_c_c___periph_c_l_k_init_type_def.html", "struct_r_c_c___periph_c_l_k_init_type_def" ],
    [ "RCC_PLLI2SInitTypeDef", "struct_r_c_c___p_l_l_i2_s_init_type_def.html", "struct_r_c_c___p_l_l_i2_s_init_type_def" ],
    [ "RCC_PLLInitTypeDef", "struct_r_c_c___p_l_l_init_type_def.html", "struct_r_c_c___p_l_l_init_type_def" ],
    [ "RCC_PLLSAIInitTypeDef", "struct_r_c_c___p_l_l_s_a_i_init_type_def.html", "struct_r_c_c___p_l_l_s_a_i_init_type_def" ],
    [ "RCC_TypeDef", "struct_r_c_c___type_def.html", "struct_r_c_c___type_def" ],
    [ "RNG_TypeDef", "struct_r_n_g___type_def.html", "struct_r_n_g___type_def" ],
    [ "RTC_TypeDef", "struct_r_t_c___type_def.html", "struct_r_t_c___type_def" ],
    [ "SAI_TypeDef", "struct_s_a_i___type_def.html", "struct_s_a_i___type_def" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SDMMC_TypeDef", "struct_s_d_m_m_c___type_def.html", "struct_s_d_m_m_c___type_def" ],
    [ "SPDIFRX_TypeDef", "struct_s_p_d_i_f_r_x___type_def.html", "struct_s_p_d_i_f_r_x___type_def" ],
    [ "SPI_TypeDef", "struct_s_p_i___type_def.html", "struct_s_p_i___type_def" ],
    [ "SYSCFG_TypeDef", "struct_s_y_s_c_f_g___type_def.html", "struct_s_y_s_c_f_g___type_def" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TIM_Base_InitTypeDef", "struct_t_i_m___base___init_type_def.html", "struct_t_i_m___base___init_type_def" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "struct_t_i_m___break_dead_time_config_type_def.html", "struct_t_i_m___break_dead_time_config_type_def" ],
    [ "TIM_ClearInputConfigTypeDef", "struct_t_i_m___clear_input_config_type_def.html", "struct_t_i_m___clear_input_config_type_def" ],
    [ "TIM_ClockConfigTypeDef", "struct_t_i_m___clock_config_type_def.html", "struct_t_i_m___clock_config_type_def" ],
    [ "TIM_Encoder_InitTypeDef", "struct_t_i_m___encoder___init_type_def.html", "struct_t_i_m___encoder___init_type_def" ],
    [ "TIM_HallSensor_InitTypeDef", "struct_t_i_m___hall_sensor___init_type_def.html", "struct_t_i_m___hall_sensor___init_type_def" ],
    [ "TIM_HandleTypeDef", "struct_t_i_m___handle_type_def.html", "struct_t_i_m___handle_type_def" ],
    [ "TIM_IC_InitTypeDef", "struct_t_i_m___i_c___init_type_def.html", "struct_t_i_m___i_c___init_type_def" ],
    [ "TIM_MasterConfigTypeDef", "struct_t_i_m___master_config_type_def.html", "struct_t_i_m___master_config_type_def" ],
    [ "TIM_OC_InitTypeDef", "struct_t_i_m___o_c___init_type_def.html", "struct_t_i_m___o_c___init_type_def" ],
    [ "TIM_OnePulse_InitTypeDef", "struct_t_i_m___one_pulse___init_type_def.html", "struct_t_i_m___one_pulse___init_type_def" ],
    [ "TIM_SlaveConfigTypeDef", "struct_t_i_m___slave_config_type_def.html", "struct_t_i_m___slave_config_type_def" ],
    [ "TIM_TypeDef", "struct_t_i_m___type_def.html", "struct_t_i_m___type_def" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "UART_AdvFeatureInitTypeDef", "struct_u_a_r_t___adv_feature_init_type_def.html", "struct_u_a_r_t___adv_feature_init_type_def" ],
    [ "UART_InitTypeDef", "struct_u_a_r_t___init_type_def.html", "struct_u_a_r_t___init_type_def" ],
    [ "USART_TypeDef", "struct_u_s_a_r_t___type_def.html", "struct_u_s_a_r_t___type_def" ],
    [ "USB_OTG_DeviceTypeDef", "struct_u_s_b___o_t_g___device_type_def.html", "struct_u_s_b___o_t_g___device_type_def" ],
    [ "USB_OTG_GlobalTypeDef", "struct_u_s_b___o_t_g___global_type_def.html", "struct_u_s_b___o_t_g___global_type_def" ],
    [ "USB_OTG_HostChannelTypeDef", "struct_u_s_b___o_t_g___host_channel_type_def.html", "struct_u_s_b___o_t_g___host_channel_type_def" ],
    [ "USB_OTG_HostTypeDef", "struct_u_s_b___o_t_g___host_type_def.html", "struct_u_s_b___o_t_g___host_type_def" ],
    [ "USB_OTG_INEndpointTypeDef", "struct_u_s_b___o_t_g___i_n_endpoint_type_def.html", "struct_u_s_b___o_t_g___i_n_endpoint_type_def" ],
    [ "USB_OTG_OUTEndpointTypeDef", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def" ],
    [ "WWDG_TypeDef", "struct_w_w_d_g___type_def.html", "struct_w_w_d_g___type_def" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];