0x0001: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0024: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0030: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0033: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x07
0x003c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x003f: mov_imm:
	regs[5] = 0x5e651441, opcode= 0x08
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0066: mov_imm:
	regs[5] = 0xfe2051f8, opcode= 0x08
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0073: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x07
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a5: mov_imm:
	regs[5] = 0x424ec3a8, opcode= 0x08
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x00b7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x00c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00c9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00cc: mov_imm:
	regs[5] = 0x265ac688, opcode= 0x08
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00d5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x010e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0111: mov_imm:
	regs[5] = 0xd6a2fd4f, opcode= 0x08
0x0117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x012f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0135: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x07
0x013e: mov_imm:
	regs[5] = 0x71c37e7, opcode= 0x08
0x0144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0147: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x015c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0160: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0165: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x07
0x016e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x017d: mov_imm:
	regs[5] = 0x538b6785, opcode= 0x08
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0187: jmp_imm:
	pc += 0x1, opcode= 0x07
0x018c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0195: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0198: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ad: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01b6: mov_imm:
	regs[5] = 0x8e1eb664, opcode= 0x08
0x01bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ce: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x01e0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01e3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x01ec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01f2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01fb: mov_imm:
	regs[5] = 0x9070e9b2, opcode= 0x08
0x0201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0204: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0207: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x020a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x020d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0210: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0213: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0219: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x021c: mov_imm:
	regs[5] = 0xce19887a, opcode= 0x08
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x07
0x023a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0243: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x07
0x024c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x024f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0252: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x07
0x025b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x025e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0261: mov_imm:
	regs[5] = 0xb81ce759, opcode= 0x08
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x07
0x026d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0270: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0273: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0276: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0279: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x027c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x027f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0283: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0288: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x028b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x028e: mov_imm:
	regs[5] = 0xe0331960, opcode= 0x08
0x0294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0297: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x029a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x02a0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x02a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02af: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02c4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x02d3: mov_imm:
	regs[5] = 0x7e472c7a, opcode= 0x08
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02e5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x02fd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0300: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0303: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0306: mov_imm:
	regs[5] = 0xd68a9ba0, opcode= 0x08
0x030c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x030f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0312: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0321: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x07
0x032d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0330: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0336: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0339: mov_imm:
	regs[5] = 0x920c53cf, opcode= 0x08
0x033f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0342: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0345: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0348: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x034b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x034e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x035a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x035d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0366: mov_imm:
	regs[5] = 0xca78b22e, opcode= 0x08
0x036c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x036f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0378: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x037e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0390: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0396: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0399: mov_imm:
	regs[5] = 0x8360f7da, opcode= 0x08
0x039f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03a2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x03b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x03be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03d2: mov_imm:
	regs[5] = 0xfce15059, opcode= 0x08
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03e7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x03ea: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x03f0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x03f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x03f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x07
0x040e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0417: mov_imm:
	regs[5] = 0x95eadfd0, opcode= 0x08
0x041d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0420: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0423: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0426: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0436: jmp_imm:
	pc += 0x1, opcode= 0x07
0x043b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0444: mov_imm:
	regs[5] = 0xe4a8bbf5, opcode= 0x08
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0483: mov_imm:
	regs[5] = 0x74743c20, opcode= 0x08
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x048f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0492: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0496: jmp_imm:
	pc += 0x1, opcode= 0x07
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04bc: mov_imm:
	regs[5] = 0xb1164c89, opcode= 0x08
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x04ce: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x04d4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x04da: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x04dd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x04e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x04ec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04f8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04fb: mov_imm:
	regs[5] = 0x96ec82fb, opcode= 0x08
0x0501: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0504: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x07
0x050d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0516: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0519: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x051c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x051f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0522: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0526: jmp_imm:
	pc += 0x1, opcode= 0x07
0x052b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x052e: mov_imm:
	regs[5] = 0xc9add389, opcode= 0x08
0x0534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0537: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x053a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0541: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0546: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0552: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0555: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x055b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x055e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0561: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0564: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0567: mov_imm:
	regs[5] = 0x78f7705c, opcode= 0x08
0x056d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0570: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0573: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0576: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0588: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x058b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x058e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0591: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x07
0x059a: mov_imm:
	regs[5] = 0xb93e5113, opcode= 0x08
0x05a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05a3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x05ac: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05c4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05ca: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d3: mov_imm:
	regs[5] = 0x4e57b8e8, opcode= 0x08
0x05d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x05e5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0606: mov_imm:
	regs[5] = 0xe51e4551, opcode= 0x08
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0610: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0615: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0618: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x061e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0624: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0627: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0630: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0642: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0645: mov_imm:
	regs[5] = 0xdea4953c, opcode= 0x08
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0654: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0657: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x065a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0669: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x066c: mov_imm:
	regs[5] = 0x358b90a9, opcode= 0x08
0x0672: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x07
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x067f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x068a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x069f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06ae: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06bd: mov_imm:
	regs[5] = 0x7f4b6120, opcode= 0x08
0x06c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06d5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x06e1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06f6: mov_imm:
	regs[5] = 0xbb567962, opcode= 0x08
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0702: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0705: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0709: jmp_imm:
	pc += 0x1, opcode= 0x07
0x070e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0714: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x071a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x071d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0720: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0729: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0732: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0736: jmp_imm:
	pc += 0x1, opcode= 0x07
0x073b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x073e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0741: mov_imm:
	regs[5] = 0xee011017, opcode= 0x08
0x0748: jmp_imm:
	pc += 0x1, opcode= 0x07
0x074d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0756: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0759: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x075c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x075f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0765: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x07
0x076e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0771: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0775: jmp_imm:
	pc += 0x1, opcode= 0x07
0x077a: mov_imm:
	regs[5] = 0x5b13cf7c, opcode= 0x08
0x0780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0783: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x07
0x078c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07b9: mov_imm:
	regs[5] = 0x5381e033, opcode= 0x08
0x07bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x07c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x07de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07e3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x07f2: mov_imm:
	regs[5] = 0xa829745f, opcode= 0x08
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0801: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x080a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0825: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x082c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0831: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x07
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0843: mov_imm:
	regs[5] = 0x2f775aaa, opcode= 0x08
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x07
0x085b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0864: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0867: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x086a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0873: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0876: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0879: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x087c: mov_imm:
	regs[5] = 0x857460fe, opcode= 0x08
0x0882: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x07
0x089d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x08a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08ac: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08be: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08c1: mov_imm:
	regs[5] = 0x4e533e91, opcode= 0x08
0x08c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08d0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x08e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x08fa: mov_imm:
	regs[5] = 0x9ae8d236, opcode= 0x08
0x0900: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0909: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x090c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0912: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0918: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x091b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x091e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0922: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0927: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0930: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0939: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0942: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0945: mov_imm:
	regs[5] = 0x206e487b, opcode= 0x08
0x094b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x094e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0957: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x095a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0963: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0966: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0969: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x096c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0975: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0978: mov_imm:
	regs[5] = 0x6e9d79a6, opcode= 0x08
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0984: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0987: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0990: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0996: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x099c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x099f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09ae: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09bd: mov_imm:
	regs[5] = 0xd62e8d2c, opcode= 0x08
0x09c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09c6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x09c9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09d2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09f3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09f6: mov_imm:
	regs[5] = 0x396056c6, opcode= 0x08
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a05: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a08: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0a0e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0a14: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a17: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a26: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a3b: mov_imm:
	regs[5] = 0x8d6dd27a, opcode= 0x08
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a4a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a4d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a56: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a65: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a6b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a74: mov_imm:
	regs[5] = 0x1349d325, opcode= 0x08
0x0a7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a86: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0a8c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0a92: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a95: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0aa4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0aa7: mov_imm:
	regs[5] = 0x8c982ec7, opcode= 0x08
0x0aae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0abc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ac8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0acb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ad4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ad7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0adb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ae0: mov_imm:
	regs[5] = 0xb432cc32, opcode= 0x08
0x0ae6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ae9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0af2: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0af8: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0afe: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b01: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b0a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b10: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b13: mov_imm:
	regs[5] = 0x10d37c78, opcode= 0x08
0x0b19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b1c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b1f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b22: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b31: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b43: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b46: mov_imm:
	regs[5] = 0x4eb30e02, opcode= 0x08
0x0b4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b4f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b52: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0b58: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0b5e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b61: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b6a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b70: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b74: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b79: mov_imm:
	regs[5] = 0xf29d13d5, opcode= 0x08
0x0b7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b82: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b85: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b88: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0b91: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b97: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b9a: mov_imm:
	regs[5] = 0x283f7db8, opcode= 0x08
0x0ba0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ba3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bac: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0bb2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0bb8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0bbb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0bca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bd0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bd3: mov_imm:
	regs[5] = 0x39d20516, opcode= 0x08
0x0bd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bdc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0bf1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bf4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bf7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0bfa: mov_imm:
	regs[5] = 0x141d5257, opcode= 0x08
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c09: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c0c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0c12: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0c18: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c1b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c24: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c2a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c2d: mov_imm:
	regs[5] = 0x17fe2a82, opcode= 0x08
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c42: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c45: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c48: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c5d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c63: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c66: mov_imm:
	regs[5] = 0x6dd0f06c, opcode= 0x08
0x0c6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c6f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c72: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0c78: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c84: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c87: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0c90: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c96: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c9f: mov_imm:
	regs[5] = 0xe6bfeeef, opcode= 0x08
0x0ca5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cb1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0cb4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0cb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cbd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cc3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cc6: mov_imm:
	regs[5] = 0x5819acde, opcode= 0x08
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cd5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0cd9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cde: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0ce4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ced: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0cf0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d02: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d08: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d0b: mov_imm:
	regs[5] = 0xaef252a2, opcode= 0x08
0x0d11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d14: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d17: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d1a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d2f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d38: mov_imm:
	regs[5] = 0x86c58efd, opcode= 0x08
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d47: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d4a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0d56: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d59: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d71: mov_imm:
	regs[5] = 0xca6d92c1, opcode= 0x08
0x0d77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d7d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d80: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0d8f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d95: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d98: mov_imm:
	regs[5] = 0x3409e47f, opcode= 0x08
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0da4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0da7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0daa: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0db1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0dbc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0dbf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0dc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0dc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0dd1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dd4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0dd7: mov_imm:
	regs[5] = 0x35f23d1c, opcode= 0x08
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0df8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0dfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0dfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e07: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e0e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e13: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e16: mov_imm:
	regs[5] = 0xad6c1a55, opcode= 0x08
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e1f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e22: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0e29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e2e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0e34: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e37: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e4c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e4f: mov_imm:
	regs[5] = 0x77e73d18, opcode= 0x08
0x0e55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e58: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e61: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e64: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e6d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e73: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e76: mov_imm:
	regs[5] = 0xc92fac57, opcode= 0x08
0x0e7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e7f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e82: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0e88: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0e8e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e91: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0e9a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ea0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ea3: mov_imm:
	regs[5] = 0xf4369a80, opcode= 0x08
0x0ea9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0eac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0eaf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0eb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eb8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ebb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ecd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ed0: mov_imm:
	regs[5] = 0x3275f570, opcode= 0x08
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0edc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee8: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0efe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f18: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f21: mov_imm:
	regs[5] = 0x6bdb732a, opcode= 0x08
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f30: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f33: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f36: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f4b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f4e: mov_imm:
	regs[5] = 0xcbede0c5, opcode= 0x08
0x0f54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f57: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f6c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0f72: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f75: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f84: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f87: mov_imm:
	regs[5] = 0x31835ab0, opcode= 0x08
0x0f8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0f9f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0fb4: mov_imm:
	regs[5] = 0x6f9ebc87, opcode= 0x08
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fbd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x0fc6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x0fcc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0fd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x0fd8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fde: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fe7: mov_imm:
	regs[5] = 0x90f579d6, opcode= 0x08
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ff3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ff6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0ff9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1002: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1005: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1008: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x100b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x100e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x07
0x101a: mov_imm:
	regs[5] = 0x793f71ac, opcode= 0x08
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1026: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1029: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x102c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1032: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1038: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1041: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1044: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x07
0x104d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1050: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1053: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1056: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1059: mov_imm:
	regs[5] = 0x4f1898df, opcode= 0x08
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1065: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1068: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x106b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x106e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x07
0x107a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1083: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1086: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1089: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x108c: mov_imm:
	regs[5] = 0x25b76ef7, opcode= 0x08
0x1092: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1095: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1098: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10a4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x10aa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10bc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10c8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10cb: mov_imm:
	regs[5] = 0xeb318d78, opcode= 0x08
0x10d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x10e0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x10e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x10e9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10f5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10f8: mov_imm:
	regs[5] = 0x9ca6aadb, opcode= 0x08
0x10fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1101: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1104: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x110a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1116: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1119: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x111d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1122: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1125: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1128: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x112b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x112e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1131: mov_imm:
	regs[5] = 0x5ecb8b03, opcode= 0x08
0x1137: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x113a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x113d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1140: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1143: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1146: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1149: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1152: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1156: jmp_imm:
	pc += 0x1, opcode= 0x07
0x115b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x115e: mov_imm:
	regs[5] = 0x33d05df3, opcode= 0x08
0x1164: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1167: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x116a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1170: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1176: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1185: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x07
0x118e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1191: mov_imm:
	regs[5] = 0xeba91b09, opcode= 0x08
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x119a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x119d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x11a0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x11a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11a9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11b5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11b8: mov_imm:
	regs[5] = 0x45e52638, opcode= 0x08
0x11be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11c1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11c4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11df: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x11e8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x11f7: mov_imm:
	regs[5] = 0x91cd504f, opcode= 0x08
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1204: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1209: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1212: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1215: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1218: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x121b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1224: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1227: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x122a: mov_imm:
	regs[5] = 0x2e67865a, opcode= 0x08
0x1230: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1233: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x07
0x123c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1242: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1248: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1251: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1254: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x07
0x125d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1260: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1263: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1266: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x126f: mov_imm:
	regs[5] = 0xfba7d44b, opcode= 0x08
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x07
0x127b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x127f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1284: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1287: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x128a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x128d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1291: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1296: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x129c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x129f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12a2: mov_imm:
	regs[5] = 0x45507316, opcode= 0x08
0x12a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12b1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12d2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12de: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12e1: mov_imm:
	regs[5] = 0x6ccab548, opcode= 0x08
0x12e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12ea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12ed: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x12f0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x12f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x12ff: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1302: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1305: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1308: mov_imm:
	regs[5] = 0xa632aba3, opcode= 0x08
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1314: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1317: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1320: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1326: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x132c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1335: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1338: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1344: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x07
0x134d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1350: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1353: mov_imm:
	regs[5] = 0x6eba6427, opcode= 0x08
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1362: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x07
0x136e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1371: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1374: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1377: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x137d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1380: mov_imm:
	regs[5] = 0xe7476dd3, opcode= 0x08
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x138c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1398: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x139b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x139e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13c2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13c5: mov_imm:
	regs[5] = 0x31d46f2b, opcode= 0x08
0x13cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13d7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13e0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x13e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x13ef: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13fb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13fe: mov_imm:
	regs[5] = 0xed35378c, opcode= 0x08
0x1404: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1407: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x140a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1410: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1416: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1419: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1422: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1425: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1428: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x142b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x142e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1431: mov_imm:
	regs[5] = 0x8246d91d, opcode= 0x08
0x1437: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x143a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1443: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1446: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1449: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x144c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x144f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1452: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1458: mov_imm:
	regs[5] = 0x3a624fdb, opcode= 0x08
0x145e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1461: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1470: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1476: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1479: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x147c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x147f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1483: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1488: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1491: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1494: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1497: mov_imm:
	regs[5] = 0x7969498f, opcode= 0x08
0x149e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x14a9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x14ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x14af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14bb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14d0: mov_imm:
	regs[5] = 0xc8e62c27, opcode= 0x08
0x14d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14d9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14dc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x14e2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x14f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x14f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1500: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1503: mov_imm:
	regs[5] = 0xb41e1ed4, opcode= 0x08
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x150f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1512: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x152a: mov_imm:
	regs[5] = 0x27c01a27, opcode= 0x08
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x07
0x154e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1551: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1554: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1557: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x155a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x155d: mov_imm:
	regs[5] = 0x3b91ead7, opcode= 0x08
0x1563: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1566: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1569: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1572: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1575: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1578: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x157b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1584: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x07
0x158d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1591: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1596: mov_imm:
	regs[5] = 0x216429d8, opcode= 0x08
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x159f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15a2: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x15a8: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x15ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15cc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15cf: mov_imm:
	regs[5] = 0x1726b35e, opcode= 0x08
0x15d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15d8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x15db: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x15de: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x15e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x15e7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15ed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f6: mov_imm:
	regs[5] = 0x85a9d1d5, opcode= 0x08
0x15fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15ff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1602: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x07
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1620: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1623: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x07
0x162c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1635: mov_imm:
	regs[5] = 0x266c3274, opcode= 0x08
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x163e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1644: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1647: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1653: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1656: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1659: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x165c: mov_imm:
	regs[5] = 0xf97ebf27, opcode= 0x08
0x1662: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1665: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1668: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x166e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x07
0x167a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x167d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1680: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1683: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1686: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1689: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x168f: mov_imm:
	regs[5] = 0x1284edb9, opcode= 0x08
0x1695: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x07
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16a7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16aa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16b9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16c5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16c8: mov_imm:
	regs[5] = 0x72c53ef4, opcode= 0x08
0x16ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16da: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x16e0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ec: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x16ef: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x16f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x16fe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1701: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x07
0x170a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x170d: mov_imm:
	regs[5] = 0x7ccf4856, opcode= 0x08
0x1714: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1719: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x171c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1725: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x07
0x172e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1731: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x07
0x173a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x173d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1740: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1743: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x07
0x174c: mov_imm:
	regs[5] = 0x4a8ea57, opcode= 0x08
0x1752: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1755: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x07
0x175e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x07
0x176a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1770: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1773: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1777: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1791: mov_imm:
	regs[5] = 0x65d07f5b, opcode= 0x08
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x07
0x179d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17a0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17b5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17be: mov_imm:
	regs[5] = 0xb85282f5, opcode= 0x08
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x17d0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x17d6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x17dc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x17df: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x17e8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17fd: mov_imm:
	regs[5] = 0x90d7f913, opcode= 0x08
0x1803: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1806: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1809: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1812: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1815: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1818: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x181b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x181e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1821: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1824: mov_imm:
	regs[5] = 0xdcc417da, opcode= 0x08
0x182a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x182d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1836: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x183c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1848: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1854: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1857: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x185a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1869: mov_imm:
	regs[5] = 0x1adda249, opcode= 0x08
0x186f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1872: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x07
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1884: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1887: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x188d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1890: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1894: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1899: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18a2: mov_imm:
	regs[5] = 0x2b5fc0b7, opcode= 0x08
0x18a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x18ae: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x18b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ba: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x18c0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18c3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18d8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18ed: mov_imm:
	regs[5] = 0xaeb0beb1, opcode= 0x08
0x18f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1905: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x190b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x190e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1917: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x191a: mov_imm:
	regs[5] = 0x6b87a8e1, opcode= 0x08
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1932: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x07
0x193e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x194d: mov_imm:
	regs[5] = 0x1b87236d, opcode= 0x08
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x195c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x195f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1962: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1965: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1968: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x196b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1974: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1977: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x197a: mov_imm:
	regs[5] = 0x8f275534, opcode= 0x08
0x1980: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1989: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x198c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1992: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x07
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x19a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19bc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x19bf: mov_imm:
	regs[5] = 0x47b0d1b0, opcode= 0x08
0x19c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19d1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19d4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x19d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x19dd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x19e6: mov_imm:
	regs[5] = 0xc0feb903, opcode= 0x08
0x19ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19f5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19fe: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a13: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a1c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a28: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a31: mov_imm:
	regs[5] = 0x5f2510cd, opcode= 0x08
0x1a37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a43: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a4f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a5e: mov_imm:
	regs[5] = 0x1ab9ca24, opcode= 0x08
0x1a64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a67: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a6a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1a70: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a79: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1a82: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a88: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a8b: mov_imm:
	regs[5] = 0x8118a03e, opcode= 0x08
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a9a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a9d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1aa1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aa6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1aa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1aac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1aaf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ab2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ab5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ab8: mov_imm:
	regs[5] = 0xeb8d12bf, opcode= 0x08
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ac4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ac7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1aca: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1ad0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1ad6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1adf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ae2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1aee: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1af1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1af4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1af7: mov_imm:
	regs[5] = 0x44e4dc46, opcode= 0x08
0x1afd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b00: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b09: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b0c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b1b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b21: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2a: mov_imm:
	regs[5] = 0xa5cfcd03, opcode= 0x08
0x1b30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b33: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b3c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1b42: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1b48: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b4b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b5a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b60: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b63: mov_imm:
	regs[5] = 0xa1c2a6a1, opcode= 0x08
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b72: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b75: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b78: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1b87: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b8d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b96: mov_imm:
	regs[5] = 0xdd2b626a, opcode= 0x08
0x1b9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ba5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bae: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1bb4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bc0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bc3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bc6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1bc9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bcc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bcf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bd2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bd5: mov_imm:
	regs[5] = 0xd60ef48c, opcode= 0x08
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1be1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1bf6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c0e: mov_imm:
	regs[5] = 0x58e8fbd, opcode= 0x08
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c26: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1c2c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c2f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c38: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c44: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c47: mov_imm:
	regs[5] = 0x2466c14e, opcode= 0x08
0x1c4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c50: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c53: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c56: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1c6b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c71: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c74: mov_imm:
	regs[5] = 0xb43a3855, opcode= 0x08
0x1c7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c7d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c92: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1c98: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c9b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ca4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ca8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cb0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1cb9: mov_imm:
	regs[5] = 0x13a343ff, opcode= 0x08
0x1cbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cc2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1cc5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1cc8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cd7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ce3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cec: mov_imm:
	regs[5] = 0xf4f8d90f, opcode= 0x08
0x1cf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cf5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1cf8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1cfe: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1d04: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d07: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d16: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d1c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d1f: mov_imm:
	regs[5] = 0x33b826bd, opcode= 0x08
0x1d25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d31: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d34: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d43: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d4f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d52: mov_imm:
	regs[5] = 0xec8c7125, opcode= 0x08
0x1d59: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d67: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d6a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1d70: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1d76: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d79: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1d8e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d9a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d9d: mov_imm:
	regs[5] = 0x4e30a765, opcode= 0x08
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1da9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1db8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1dc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1dc7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1dca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1dcd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1dd0: mov_imm:
	regs[5] = 0xce4a8cc0, opcode= 0x08
0x1dd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ddf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1de2: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dee: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1df4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1df7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1dfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1dfe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e0c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e18: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e21: mov_imm:
	regs[5] = 0x227d5d84, opcode= 0x08
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e4b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e4e: mov_imm:
	regs[5] = 0x4577f475, opcode= 0x08
0x1e54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e57: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e5a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1e60: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1e66: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e69: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1e7e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e84: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e87: mov_imm:
	regs[5] = 0x2c7cd07, opcode= 0x08
0x1e8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e90: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e93: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ea5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ea8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1eab: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1eae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1eb1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1eba: mov_imm:
	regs[5] = 0x7e49cab4, opcode= 0x08
0x1ec0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ec3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ec6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1ecc: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ed8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1edb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ee4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ee7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1efc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1eff: mov_imm:
	regs[5] = 0xe7fb7143, opcode= 0x08
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f0e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f17: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f1a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f29: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f2f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f32: mov_imm:
	regs[5] = 0x3ba477fb, opcode= 0x08
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f44: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1f4a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1f50: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f53: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f62: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f68: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f6b: mov_imm:
	regs[5] = 0xde7c9e22, opcode= 0x08
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f74: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f77: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f7a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1f83: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f92: mov_imm:
	regs[5] = 0x419dbb98, opcode= 0x08
0x1f98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f9b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f9e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x1fa4: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x1faa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1fad: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1fbc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fc8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1fcb: mov_imm:
	regs[5] = 0x91e44388, opcode= 0x08
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fe3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1fe6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ffe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2007: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x200a: mov_imm:
	regs[5] = 0xfe8d3b5f, opcode= 0x08
0x2010: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2013: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2016: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x201c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2022: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2025: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2028: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x202b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x07
0x203a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2043: mov_imm:
	regs[5] = 0x306c7b80, opcode= 0x08
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x204f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2052: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2055: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2061: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2065: jmp_imm:
	pc += 0x1, opcode= 0x07
0x206a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x206d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2070: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2074: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2079: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x207c: mov_imm:
	regs[5] = 0xe3f4d8dc, opcode= 0x08
0x2082: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2086: jmp_imm:
	pc += 0x1, opcode= 0x07
0x208b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x208e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x07
0x209a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x20a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x20a3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20ac: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20b2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x20b5: mov_imm:
	regs[5] = 0xa0babb87, opcode= 0x08
0x20bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x20df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20e8: mov_imm:
	regs[5] = 0xacfef80b, opcode= 0x08
0x20ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20f1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x07
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2115: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2118: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2121: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x07
0x212a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x212d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2130: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2133: mov_imm:
	regs[5] = 0x6d159606, opcode= 0x08
0x2139: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x213c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x213f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2142: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2146: jmp_imm:
	pc += 0x1, opcode= 0x07
0x214b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x214e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2151: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2154: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x07
0x215d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2160: mov_imm:
	regs[5] = 0x4366c661, opcode= 0x08
0x2166: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x216f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2172: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2178: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x217e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2181: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2184: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x07
0x218d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2190: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2193: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2196: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x219f: mov_imm:
	regs[5] = 0xae8b679c, opcode= 0x08
0x21a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21a8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21b1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21b4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21de: mov_imm:
	regs[5] = 0x8cd0706a, opcode= 0x08
0x21e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21e7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21ea: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x21f0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x21f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2202: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2205: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x07
0x220e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2211: mov_imm:
	regs[5] = 0xf106a2e8, opcode= 0x08
0x2217: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x221a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x221d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2220: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2229: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x222c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x222f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2232: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x07
0x223b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x223e: mov_imm:
	regs[5] = 0x8983a110, opcode= 0x08
0x2244: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x07
0x224d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2250: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2256: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x225c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2265: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2268: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x226c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2271: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2274: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2277: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2280: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2283: mov_imm:
	regs[5] = 0x91c16c4b, opcode= 0x08
0x2289: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x228c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x228f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2293: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2298: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x229b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x229e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22bc: mov_imm:
	regs[5] = 0xdf5f8e35, opcode= 0x08
0x22c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22c8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x22ce: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x22d4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x22d7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x22da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x22e6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22f5: mov_imm:
	regs[5] = 0xf8d89636, opcode= 0x08
0x22fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22fe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2301: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x230d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2319: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x231c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2325: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2328: mov_imm:
	regs[5] = 0xf36feb0a, opcode= 0x08
0x232e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2331: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2334: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x233a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2340: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2355: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2358: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x235b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x235e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2367: mov_imm:
	regs[5] = 0xbeecddbb, opcode= 0x08
0x236d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2370: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2373: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2376: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2379: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x237c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2385: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2388: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x238b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2394: mov_imm:
	regs[5] = 0x1d86a8b3, opcode= 0x08
0x239a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x239d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23a0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ac: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23b8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x23bb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x23be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23ca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23d0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x23d3: mov_imm:
	regs[5] = 0x22bd1d35, opcode= 0x08
0x23d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23e5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x23e8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x23f7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23fd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2406: mov_imm:
	regs[5] = 0xfee24a7e, opcode= 0x08
0x240c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x240f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2412: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2418: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2424: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2427: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x242a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2433: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2436: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2439: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2442: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x07
0x244b: mov_imm:
	regs[5] = 0x12be2eb, opcode= 0x08
0x2451: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x07
0x245a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x245d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2460: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2463: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2466: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2469: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x246d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2472: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x07
0x247e: mov_imm:
	regs[5] = 0x42163370, opcode= 0x08
0x2484: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2487: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2490: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x07
0x249c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x24a2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24a5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x24a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24b4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24ba: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24c3: mov_imm:
	regs[5] = 0x7007f9eb, opcode= 0x08
0x24c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24cc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24d8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x24ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24f3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24f6: mov_imm:
	regs[5] = 0xfbdc4c46, opcode= 0x08
0x24fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24ff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2514: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2517: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2524: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2529: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x252d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2532: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2535: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x07
0x253e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2541: mov_imm:
	regs[5] = 0x4c17d60d, opcode= 0x08
0x2547: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x254a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x254d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2550: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2559: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x255c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x255f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2563: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2568: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2571: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2574: mov_imm:
	regs[5] = 0x3b9b1e0f, opcode= 0x08
0x257a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x257d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2580: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2586: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x258c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x258f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2592: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2595: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2598: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x259b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x259e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25a1: mov_imm:
	regs[5] = 0x22b630ee, opcode= 0x08
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25b9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25bc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x25c5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25cb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25ce: mov_imm:
	regs[5] = 0xe2e4f222, opcode= 0x08
0x25d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25dd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25e0: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ec: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25f8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x25fb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x25ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2604: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2607: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2610: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2613: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2616: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2619: mov_imm:
	regs[5] = 0xb9c30037, opcode= 0x08
0x261f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2622: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x07
0x262b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x262e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2631: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2634: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x07
0x263d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2640: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x07
0x264c: mov_imm:
	regs[5] = 0xcc040d17, opcode= 0x08
0x2652: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2655: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2658: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x265e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2664: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2667: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x266b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2670: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2673: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2676: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2679: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x267f: mov_imm:
	regs[5] = 0x21a993b3, opcode= 0x08
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2688: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x268b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x268e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2697: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x269a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x269d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26ac: mov_imm:
	regs[5] = 0x5b1a1c5c, opcode= 0x08
0x26b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26b5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x26d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x26dc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26e5: mov_imm:
	regs[5] = 0x6395f08c, opcode= 0x08
0x26eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x26f7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26fa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x26fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2700: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2703: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2706: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2709: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x270c: mov_imm:
	regs[5] = 0xb37f8476, opcode= 0x08
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2718: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x271b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x271e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2724: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x272a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x272d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2730: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2739: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x273d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2742: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2745: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x07
0x274e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2751: mov_imm:
	regs[5] = 0x1a75b2a0, opcode= 0x08
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x07
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2760: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2763: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2766: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2769: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x276c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2775: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x07
0x277e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2781: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2784: mov_imm:
	regs[5] = 0x314e45c2, opcode= 0x08
0x278a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x278d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x279c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27b4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27bd: mov_imm:
	regs[5] = 0xaf3d29bd, opcode= 0x08
0x27c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27c6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27c9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x27cc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x27cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x27d5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ea: mov_imm:
	regs[5] = 0xdf274d49, opcode= 0x08
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27fc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x280e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2814: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2817: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x281a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x281d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2820: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2823: mov_imm:
	regs[5] = 0xb9022527, opcode= 0x08
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2832: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x07
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x283e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2842: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2847: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x284a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2850: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2856: mov_imm:
	regs[5] = 0x73754eeb, opcode= 0x08
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2865: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x286e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2874: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2877: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2880: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2883: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x288f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2892: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2895: mov_imm:
	regs[5] = 0x9fa3d430, opcode= 0x08
0x289b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x289e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28a1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28a4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28b3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28c2: mov_imm:
	regs[5] = 0x41ffc2ef, opcode= 0x08
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28cb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28ce: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28da: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x28e0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28e9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x28f8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2904: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2907: mov_imm:
	regs[5] = 0x3bc42fb9, opcode= 0x08
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2913: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2916: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2919: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2922: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2926: jmp_imm:
	pc += 0x1, opcode= 0x07
0x292b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x292e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2931: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2935: jmp_imm:
	pc += 0x1, opcode= 0x07
0x293a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x293d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2946: mov_imm:
	regs[5] = 0x198825ea, opcode= 0x08
0x294c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2955: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x07
0x295e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2964: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x296a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x296d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2976: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2982: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2985: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2988: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x298b: mov_imm:
	regs[5] = 0x9a7d4347, opcode= 0x08
0x2991: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x07
0x299a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x299d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29a0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29af: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29b5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29be: mov_imm:
	regs[5] = 0x1b4af25, opcode= 0x08
0x29c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29c7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29ca: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x29d0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x29d6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x29d9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29ee: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29f7: mov_imm:
	regs[5] = 0x6b5a3232, opcode= 0x08
0x29fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a00: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a03: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a06: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a0f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a1b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a1e: mov_imm:
	regs[5] = 0x2eff8041, opcode= 0x08
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a2d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a30: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2a36: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2a3c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a3f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a48: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a4b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a54: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a5a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a5d: mov_imm:
	regs[5] = 0xc56de63e, opcode= 0x08
0x2a63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a66: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a6f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a72: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2a81: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a93: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a96: mov_imm:
	regs[5] = 0x3af6108a, opcode= 0x08
0x2a9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a9f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2aa2: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2aa8: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2aae: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ab1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ab4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2abd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ac1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ac9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2acc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2acf: mov_imm:
	regs[5] = 0x65cc3bb7, opcode= 0x08
0x2ad5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ad8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2adc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ae1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ae4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2af0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2af3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2afc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b05: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b08: mov_imm:
	regs[5] = 0x64a159ad, opcode= 0x08
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b1d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b20: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2b26: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2b2c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b2f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b38: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b3e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b47: mov_imm:
	regs[5] = 0x737c530, opcode= 0x08
0x2b4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b50: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b53: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b56: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b5f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b65: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b6e: mov_imm:
	regs[5] = 0x1cf01b1d, opcode= 0x08
0x2b74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b77: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b7a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2b80: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2b86: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b89: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b9e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ba1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2baa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb3: mov_imm:
	regs[5] = 0xe85dc007, opcode= 0x08
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bc8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2bcb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bd4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2bdd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2be0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2bec: mov_imm:
	regs[5] = 0x5f51b995, opcode= 0x08
0x2bf3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c01: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c16: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c19: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c2e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c34: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c37: mov_imm:
	regs[5] = 0x7b2630d, opcode= 0x08
0x2c3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c43: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c46: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c4a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c55: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c64: mov_imm:
	regs[5] = 0x3c3ccd94, opcode= 0x08
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c73: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c76: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2c7c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2c83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c88: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c91: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2c9a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ca0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ca3: mov_imm:
	regs[5] = 0xc61ac20a, opcode= 0x08
0x2ca9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cb2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2cbe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2cc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2cc7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ccd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2cd0: mov_imm:
	regs[5] = 0x97701699, opcode= 0x08
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ceb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2cee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2cfa: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d00: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d03: mov_imm:
	regs[5] = 0x2f528194, opcode= 0x08
0x2d09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d12: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d1b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d1e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d27: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d33: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3c: mov_imm:
	regs[5] = 0xb985a749, opcode= 0x08
0x2d42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d45: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d48: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2d4e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d5a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d5d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d6c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d72: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d7b: mov_imm:
	regs[5] = 0x345e595c, opcode= 0x08
0x2d81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d84: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d87: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d90: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2d9f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2da2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2da5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2da8: mov_imm:
	regs[5] = 0xb06001a0, opcode= 0x08
0x2daf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2db4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2db7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2dba: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2dc0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dd5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2de1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2de4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2de7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2dea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df3: mov_imm:
	regs[5] = 0xa96711df, opcode= 0x08
0x2df9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2dfc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e17: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e23: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e26: mov_imm:
	regs[5] = 0x226e29a6, opcode= 0x08
0x2e2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e2f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e32: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e3e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2e44: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e47: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e5c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e77: mov_imm:
	regs[5] = 0x23c956e8, opcode= 0x08
0x2e7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e8c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2e9b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ea4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ea7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2eaa: mov_imm:
	regs[5] = 0x5d256f65, opcode= 0x08
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2eb9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ebc: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2ec2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2ec8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ecb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ece: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ed1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2edd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ee0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ee9: mov_imm:
	regs[5] = 0xf54acbc, opcode= 0x08
0x2eef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2efc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f01: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f04: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f1f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f22: mov_imm:
	regs[5] = 0xa25b6b9b, opcode= 0x08
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f2b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f34: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2f3a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2f40: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f43: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f4d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f52: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f61: mov_imm:
	regs[5] = 0x3b7d53eb, opcode= 0x08
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f70: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f79: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f7c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2f85: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f89: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f91: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f9a: mov_imm:
	regs[5] = 0xc4310b68, opcode= 0x08
0x2fa0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fa3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fac: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x2fb2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x2fb8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2fbb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fc7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2fca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fd6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fd9: mov_imm:
	regs[5] = 0x45159471, opcode= 0x08
0x2fe0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fe5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fe8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2feb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ff1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ff4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x2ff8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ffd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3000: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3003: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3006: mov_imm:
	regs[5] = 0xcfdc2e70, opcode= 0x08
0x300c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3015: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3018: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x301e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x07
0x302a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x302d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3036: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3039: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3048: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x304b: mov_imm:
	regs[5] = 0x3742acb9, opcode= 0x08
0x3051: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3054: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x07
0x305d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3060: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3063: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3066: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3069: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x306c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x306f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3072: mov_imm:
	regs[5] = 0x8672819e, opcode= 0x08
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x07
0x307e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3081: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3090: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3096: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3099: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x309c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x309f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30a2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30a8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30ab: mov_imm:
	regs[5] = 0x33be2ec7, opcode= 0x08
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x30ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x30bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x30d8: mov_imm:
	regs[5] = 0x23081530, opcode= 0x08
0x30de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ea: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f6: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x30fc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3108: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x310b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3111: mov_imm:
	regs[5] = 0x41c9634c, opcode= 0x08
0x3118: jmp_imm:
	pc += 0x1, opcode= 0x07
0x311d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3126: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3129: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x312c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x312f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3135: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x313b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x313e: mov_imm:
	regs[5] = 0x8f8019b5, opcode= 0x08
0x3144: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3147: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3156: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3168: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x316c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3177: mov_imm:
	regs[5] = 0xb83da300, opcode= 0x08
0x317d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3186: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x318a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x318f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3195: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x07
0x319e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31a1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31a4: mov_imm:
	regs[5] = 0xad3eb84b, opcode= 0x08
0x31ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31b3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31b6: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31c2: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31cb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x31ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31da: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31e0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31e3: mov_imm:
	regs[5] = 0xb125b702, opcode= 0x08
0x31e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31ec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31ef: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x31f2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3201: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3207: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x320a: mov_imm:
	regs[5] = 0x5bd30ba5, opcode= 0x08
0x3210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3213: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3216: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x321c: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3228: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3231: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3234: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3240: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3246: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3249: mov_imm:
	regs[5] = 0x8c19def7, opcode= 0x08
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3258: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x325b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3264: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3267: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x326a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x326d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3270: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3273: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3276: mov_imm:
	regs[5] = 0xcfe96080, opcode= 0x08
0x327c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x327f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3282: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3289: jmp_imm:
	pc += 0x1, opcode= 0x07
0x328e: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3294: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3297: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x329a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32b2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x32b5: mov_imm:
	regs[5] = 0x4ff2d150, opcode= 0x08
0x32bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32c7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32e8: mov_imm:
	regs[5] = 0xcc59b855, opcode= 0x08
0x32ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32f1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x32f4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3300: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3306: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3309: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x07
0x331b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x332a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x332e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3333: mov_imm:
	regs[5] = 0xd9ab92c0, opcode= 0x08
0x3339: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3342: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3345: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3348: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x334b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x334e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3357: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x335a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x335d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3366: mov_imm:
	regs[5] = 0xae68d559, opcode= 0x08
0x336c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x336f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3372: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3378: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x337e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3381: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x07
0x338d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3390: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3393: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3396: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3399: mov_imm:
	regs[5] = 0x8e618e03, opcode= 0x08
0x339f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33a2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x33a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x33ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33c3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33c6: mov_imm:
	regs[5] = 0x77647996, opcode= 0x08
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33d8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x33de: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33ed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x33fc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3403: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3408: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3411: mov_imm:
	regs[5] = 0x1ad98652, opcode= 0x08
0x3417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x341a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x341d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x343b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x343e: mov_imm:
	regs[5] = 0x3b32771e, opcode= 0x08
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x07
0x344d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3456: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x345d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3462: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3468: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x346b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x346e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3474: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x347a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3483: mov_imm:
	regs[5] = 0xf8433413, opcode= 0x08
0x3489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x348d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3492: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3495: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3498: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x349e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34a1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34b6: mov_imm:
	regs[5] = 0x8643f5da, opcode= 0x08
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x34c8: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x34ce: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x34d4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x34d7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x34da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x34e0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34ef: mov_imm:
	regs[5] = 0xbd9c7377, opcode= 0x08
0x34f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34fe: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3507: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x350a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x350d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x351f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3522: mov_imm:
	regs[5] = 0x20ced72b, opcode= 0x08
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3531: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3534: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x353a: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3540: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3543: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x354c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x354f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x07
0x355b: mov_imm:
	regs[5] = 0xa88d5ed3, opcode= 0x08
0x3561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x07
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3570: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3585: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3588: mov_imm:
	regs[5] = 0x508d02df, opcode= 0x08
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3597: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x359a: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x35a0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x35a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x35a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x35ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35b8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x35bb: mov_imm:
	regs[5] = 0x750fdc22, opcode= 0x08
0x35c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35ca: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35d0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x35df: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35e5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35e8: mov_imm:
	regs[5] = 0x8a74cc0a, opcode= 0x08
0x35ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35f1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3612: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3615: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x361e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3630: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3633: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3636: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3639: mov_imm:
	regs[5] = 0xaec0315d, opcode= 0x08
0x363f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3648: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x364b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x364e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x365a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x365d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3660: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3669: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3672: mov_imm:
	regs[5] = 0xe7384a9, opcode= 0x08
0x3678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x367b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x367e: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3684: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3690: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3693: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3696: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3699: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x369c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x369f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36a2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x36a5: mov_imm:
	regs[5] = 0xcb09a244, opcode= 0x08
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36b4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x36b7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x36ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x36bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x36c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36cf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36d2: mov_imm:
	regs[5] = 0xe0d8c4f9, opcode= 0x08
0x36d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36db: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36e4: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36f0: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x36f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x36fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ff: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3708: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x370b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x370e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3711: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3714: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3717: mov_imm:
	regs[5] = 0xb9d7ea26, opcode= 0x08
0x371d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3720: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3723: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3726: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3729: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x372c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3735: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3738: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x373c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3741: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3744: mov_imm:
	regs[5] = 0xf41c11bb, opcode= 0x08
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3753: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3757: jmp_imm:
	pc += 0x1, opcode= 0x07
0x375c: mov_imm:
	regs[20] = 0x4, opcode= 0x08
0x3762: mov_imm:
	regs[21] = 0x5, opcode= 0x08
0x3768: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x376c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3771: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3774: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x07
0x377d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x3780: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3783: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x07
0x378c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3790: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3795: mov_imm:
	regs[5] = 0x8a1e178, opcode= 0x08
0x379b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x379e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x37a1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x37a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37aa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x37ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x37b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x05
0x37b3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x37b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x37ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37bf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x37c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x37c8: mov_imm:
	regs[5] = 0xdca70fd, opcode= 0x08
0x37ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x37d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x37d4: mov_imm:
	regs[30] = 0x13c041d0, opcode= 0x08
0x37da: mov_imm:
	regs[31] = 0x2904e55f, opcode= 0x08
0x37e0: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x37e3: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
