PPA Report for parity_regfile_pipeline.v (Module: parity_regfile_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 118
FF Count: 313
IO Count: 44
Cell Count: 592

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 458.30 MHz
Reg-to-Reg Critical Path Delay: 1.985 ns

POWER METRICS:
-------------
Total Power Consumption: 0.460 W
