Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Sep  2 16:47:26 2020
| Host         : LAPTOP-5KE3GPT6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.718        0.000                      0                62988        0.039        0.000                      0                62988       23.750        0.000                       0                 24618  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 1.718        0.000                      0                50206        0.039        0.000                      0                50206       23.750        0.000                       0                 24553  
JTAG_CLK          497.014        0.000                      0                  112        0.162        0.000                      0                  112      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                41.310        0.000                      0                  487        0.324        0.000                      0                  487  
EHS           JTAG_CLK           36.509        0.000                      0                   32        0.378        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     18.681        0.000                      0                12445        0.645        0.000                      0                12445  
**async_default**  EHS                JTAG_CLK                33.710        0.000                      0                   21        5.440        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        1.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.978ns  (logic 10.652ns (22.202%)  route 37.326ns (77.798%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=9 LUT4=8 LUT5=11 LUT6=28)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 55.644 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.846    49.505    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.629 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_17/O
                         net (fo=1, routed)           0.405    50.034    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_17_n_0
    SLICE_X69Y110        LUT6 (Prop_lut6_I0_O)        0.124    50.158 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8/O
                         net (fo=4, routed)           0.846    51.005    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X65Y110        LUT4 (Prop_lut4_I3_O)        0.124    51.129 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[4]_i_5/O
                         net (fo=3, routed)           0.839    51.968    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[4]_i_5_n_0
    SLICE_X62Y111        LUT5 (Prop_lut5_I4_O)        0.124    52.092 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[0]_i_4/O
                         net (fo=3, routed)           0.195    52.287    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.124    52.411 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=54, routed)          0.942    53.353    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X60Y107        LUT3 (Prop_lut3_I1_O)        0.117    53.470 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[6]_i_1__0/O
                         net (fo=1, routed)           0.474    53.944    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[30]_0[6]
    SLICE_X60Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.551    55.644    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X60Y107        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]/C
                         clock pessimism              0.288    55.932    
                         clock uncertainty           -0.035    55.896    
    SLICE_X60Y107        FDCE (Setup_fdce_C_D)       -0.235    55.661    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]
  -------------------------------------------------------------------
                         required time                         55.661    
                         arrival time                         -53.944    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.837ns  (logic 10.654ns (22.271%)  route 37.183ns (77.729%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=9 LUT4=8 LUT5=11 LUT6=28)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.643ns = ( 55.643 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.846    49.505    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.629 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_17/O
                         net (fo=1, routed)           0.405    50.034    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_17_n_0
    SLICE_X69Y110        LUT6 (Prop_lut6_I0_O)        0.124    50.158 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_8/O
                         net (fo=4, routed)           0.846    51.005    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X65Y110        LUT4 (Prop_lut4_I3_O)        0.124    51.129 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[4]_i_5/O
                         net (fo=3, routed)           0.839    51.968    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[4]_i_5_n_0
    SLICE_X62Y111        LUT5 (Prop_lut5_I4_O)        0.124    52.092 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[0]_i_4/O
                         net (fo=3, routed)           0.195    52.287    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]_0
    SLICE_X62Y111        LUT5 (Prop_lut5_I3_O)        0.124    52.411 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=54, routed)          0.939    53.349    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X57Y110        LUT3 (Prop_lut3_I1_O)        0.119    53.468 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=1, routed)           0.335    53.803    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X57Y109        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.550    55.643    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X57Y109        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg/C
                         clock pessimism              0.288    55.931    
                         clock uncertainty           -0.035    55.895    
    SLICE_X57Y109        FDCE (Setup_fdce_C_D)       -0.248    55.647    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg
  -------------------------------------------------------------------
                         required time                         55.647    
                         arrival time                         -53.803    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.885ns  (logic 10.659ns (22.260%)  route 37.226ns (77.740%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.558    53.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.546    55.639    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[19]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.906    
    SLICE_X62Y109        FDCE (Setup_fdce_C_CE)      -0.169    55.737    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[19]
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                         -53.851    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.885ns  (logic 10.659ns (22.260%)  route 37.226ns (77.740%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.558    53.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.546    55.639    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.906    
    SLICE_X62Y109        FDCE (Setup_fdce_C_CE)      -0.169    55.737    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[21]
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                         -53.851    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.885ns  (logic 10.659ns (22.260%)  route 37.226ns (77.740%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.558    53.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.546    55.639    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[22]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.906    
    SLICE_X62Y109        FDCE (Setup_fdce_C_CE)      -0.169    55.737    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[22]
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                         -53.851    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.885ns  (logic 10.659ns (22.260%)  route 37.226ns (77.740%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.558    53.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.546    55.639    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.906    
    SLICE_X62Y109        FDCE (Setup_fdce_C_CE)      -0.169    55.737    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[27]
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                         -53.851    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.885ns  (logic 10.659ns (22.260%)  route 37.226ns (77.740%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.558    53.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.546    55.639    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.906    
    SLICE_X62Y109        FDCE (Setup_fdce_C_CE)      -0.169    55.737    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[39]
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                         -53.851    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.885ns  (logic 10.659ns (22.260%)  route 37.226ns (77.740%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 55.639 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.558    53.851    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.546    55.639    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y109        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]/C
                         clock pessimism              0.303    55.942    
                         clock uncertainty           -0.035    55.906    
    SLICE_X62Y109        FDCE (Setup_fdce_C_CE)      -0.169    55.737    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[40]
  -------------------------------------------------------------------
                         required time                         55.737    
                         arrival time                         -53.851    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.872ns  (logic 10.659ns (22.266%)  route 37.213ns (77.734%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 55.641 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.545    53.837    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y106        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.548    55.641    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y106        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[0]/C
                         clock pessimism              0.303    55.944    
                         clock uncertainty           -0.035    55.908    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    55.739    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[0]
  -------------------------------------------------------------------
                         required time                         55.739    
                         arrival time                         -53.837    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.872ns  (logic 10.659ns (22.266%)  route 37.213ns (77.734%))
  Logic Levels:           70  (CARRY4=9 LUT2=5 LUT3=8 LUT4=8 LUT5=9 LUT6=31)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns = ( 55.641 - 50.000 ) 
    Source Clock Delay      (SCD):    5.966ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.664     5.966    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y111        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDCE (Prop_fdce_C_Q)         0.518     6.484 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[10]/Q
                         net (fo=6, routed)           0.850     7.333    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg_n_0_[10]
    SLICE_X62Y109        LUT5 (Prop_lut5_I2_O)        0.124     7.457 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3/O
                         net (fo=10, routed)          0.600     8.057    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_3_n_0
    SLICE_X65Y109        LUT3 (Prop_lut3_I0_O)        0.124     8.181 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2/O
                         net (fo=4, routed)           0.834     9.015    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[4]_i_2_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I0_O)        0.124     9.139 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_4/O
                         net (fo=53, routed)          0.461     9.600    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X65Y105        LUT6 (Prop_lut6_I2_O)        0.124     9.724 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38/O
                         net (fo=1, routed)           0.969    10.692    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_38_n_0
    SLICE_X86Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.816 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35/O
                         net (fo=1, routed)           0.393    11.210    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_35_n_0
    SLICE_X88Y100        LUT6 (Prop_lut6_I0_O)        0.124    11.334 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32/O
                         net (fo=1, routed)           0.509    11.843    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_32_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.967 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0/O
                         net (fo=1, routed)           0.572    12.539    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_29__0_n_0
    SLICE_X89Y94         LUT5 (Prop_lut5_I1_O)        0.124    12.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0/O
                         net (fo=1, routed)           0.149    12.812    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_25__0_n_0
    SLICE_X89Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.936 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.289    13.225    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X89Y95         LUT6 (Prop_lut6_I1_O)        0.124    13.349 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0/O
                         net (fo=1, routed)           0.575    13.924    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10__0_n_0
    SLICE_X89Y96         LUT6 (Prop_lut6_I1_O)        0.124    14.048 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.302    14.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.386    14.860    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.124    14.984 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           0.168    15.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X87Y97         LUT3 (Prop_lut3_I2_O)        0.124    15.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.215    16.492    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X61Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.616 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_8/O
                         net (fo=27, routed)          0.965    17.580    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_2_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.704 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/x_reg_dout[16]_i_5/O
                         net (fo=1, routed)           0.523    18.227    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout_reg[16]
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.124    18.351 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[16]_i_2/O
                         net (fo=3, routed)           0.659    19.010    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_th_reg[2][14]
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.124    19.134 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4/O
                         net (fo=1, routed)           0.540    19.674    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_4_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I5_O)        0.124    19.798 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[0]_i_2/O
                         net (fo=2, routed)           0.742    20.540    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[2][0]
    SLICE_X67Y94         LUT4 (Prop_lut4_I0_O)        0.124    20.664 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[0]_i_1/O
                         net (fo=22, routed)          0.662    21.325    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[0]
    SLICE_X70Y89         LUT4 (Prop_lut4_I2_O)        0.124    21.449 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81/O
                         net (fo=1, routed)           0.190    21.640    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_81_n_0
    SLICE_X71Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    22.220 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.220    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_65_n_0
    SLICE_X71Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.334 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.334    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/CO[0]
    SLICE_X71Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.448 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    22.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal_reg[31]_i_75_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.562 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.562    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_61_n_0
    SLICE_X71Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.676 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    22.676    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_62_n_0
    SLICE_X71Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.010 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt_reg[0]_i_60/O[1]
                         net (fo=1, routed)           0.586    23.596    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/x_cr_iu_mad/mad_rs2_abs0[22]
    SLICE_X72Y94         LUT6 (Prop_lut6_I4_O)        0.303    23.899 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/split_cnt[0]_i_57/O
                         net (fo=4, routed)           0.672    24.570    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_alu_div_rs2[9]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.124    24.694 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_oper/x_cr_iu_oper_gpr/x_cr_iu_gated_clk_reg_user_3/mad_internal[31]_i_72/O
                         net (fo=1, routed)           0.718    25.413    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_55_1
    SLICE_X73Y91         LUT6 (Prop_lut6_I3_O)        0.124    25.537 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49/O
                         net (fo=2, routed)           0.441    25.977    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_49_n_0
    SLICE_X72Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.101 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_23/O
                         net (fo=64, routed)          0.988    27.090    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_4
    SLICE_X74Y84         LUT6 (Prop_lut6_I5_O)        0.124    27.214 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_15/O
                         net (fo=6, routed)           0.729    27.943    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I0_O)        0.124    28.067 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69/O
                         net (fo=3, routed)           0.755    28.821    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[0]_i_69_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    28.945 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20/O
                         net (fo=3, routed)           0.472    29.418    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_20_n_0
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    29.542 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15/O
                         net (fo=3, routed)           1.043    30.584    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[27]_i_15_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I3_O)        0.124    30.708 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[20]_i_7/O
                         net (fo=3, routed)           0.507    31.216    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[3]_18
    SLICE_X65Y84         LUT6 (Prop_lut6_I2_O)        0.124    31.340 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11/O
                         net (fo=1, routed)           0.000    31.340    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[11]_i_11_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.741 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.741    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[11]_i_5_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.855 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_i_5_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.189 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[19]_i_5/O[1]
                         net (fo=7, routed)           1.005    33.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/alu_mad_adder_rst[17]
    SLICE_X65Y94         LUT4 (Prop_lut4_I2_O)        0.303    33.497 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40/O
                         net (fo=1, routed)           0.721    34.218    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_40_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    34.342 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17/O
                         net (fo=1, routed)           0.860    35.202    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_17_n_0
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.124    35.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/FSM_sequential_cur_st[1]_i_7/O
                         net (fo=4, routed)           0.619    35.944    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[1]_14
    SLICE_X64Y100        LUT6 (Prop_lut6_I4_O)        0.124    36.068 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56/O
                         net (fo=1, routed)           0.319    36.388    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_56_n_0
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124    36.512 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_41/O
                         net (fo=4, routed)           0.318    36.829    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_9
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124    36.953 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_27/O
                         net (fo=1, routed)           0.594    37.547    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4_2
    SLICE_X64Y101        LUT6 (Prop_lut6_I5_O)        0.124    37.671 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10/O
                         net (fo=1, routed)           0.286    37.958    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_10_n_0
    SLICE_X64Y101        LUT6 (Prop_lut6_I3_O)        0.124    38.082 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=11, routed)          0.366    38.448    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st_reg[0]_1
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    38.572 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_3/O
                         net (fo=4, routed)           0.298    38.870    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.124    38.994 r  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.176    39.170    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/FSM_onehot_ahbLif_cur_state_reg[2]_13
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.124    39.294 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=25, routed)          0.673    39.967    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[44]_1[5]
    SLICE_X67Y105        LUT2 (Prop_lut2_I1_O)        0.124    40.091 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23/O
                         net (fo=1, routed)           0.403    40.494    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_23_n_0
    SLICE_X67Y105        LUT6 (Prop_lut6_I0_O)        0.124    40.618 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21/O
                         net (fo=1, routed)           0.282    40.901    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_21_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I3_O)        0.124    41.025 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.505    41.529    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_req
    SLICE_X69Y103        LUT4 (Prop_lut4_I2_O)        0.124    41.653 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/w_ram_write_tmp_i_8__2/O
                         net (fo=20, routed)          0.636    42.289    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s0_sel
    SLICE_X69Y100        LUT3 (Prop_lut3_I1_O)        0.124    42.413 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=5, routed)           0.418    42.832    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2_n_0
    SLICE_X73Y100        LUT2 (Prop_lut2_I0_O)        0.124    42.956 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165/O
                         net (fo=7, routed)           0.610    43.566    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/preprocess_cosines_in_axi_bridge_i_165_n_0
    SLICE_X73Y101        LUT3 (Prop_lut3_I2_O)        0.124    43.690 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3/O
                         net (fo=3, routed)           0.305    43.995    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_3_n_0
    SLICE_X73Y102        LUT2 (Prop_lut2_I1_O)        0.124    44.119 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8/O
                         net (fo=5, routed)           0.458    44.577    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_8_n_0
    SLICE_X73Y102        LUT3 (Prop_lut3_I2_O)        0.124    44.701 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3/O
                         net (fo=5, routed)           0.801    45.502    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[20]_i_3_n_0
    SLICE_X84Y102        LUT2 (Prop_lut2_I1_O)        0.124    45.626 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6/O
                         net (fo=6, routed)           0.725    46.350    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[21]_i_6_n_0
    SLICE_X91Y103        LUT2 (Prop_lut2_I1_O)        0.124    46.474 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6/O
                         net (fo=9, routed)           0.746    47.220    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_6_n_0
    SLICE_X93Y103        LUT5 (Prop_lut5_I0_O)        0.124    47.344 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3/O
                         net (fo=3, routed)           1.191    48.535    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[44]_i_3_n_0
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    48.659 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_10/O
                         net (fo=68, routed)          0.878    49.537    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_7_1
    SLICE_X72Y108        LUT6 (Prop_lut6_I2_O)        0.124    49.661 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16/O
                         net (fo=1, routed)           0.575    50.236    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_16_n_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    50.360 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/cstate[5]_i_10/O
                         net (fo=2, routed)           0.792    51.152    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[7]
    SLICE_X66Y109        LUT6 (Prop_lut6_I0_O)        0.124    51.276 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6/O
                         net (fo=4, routed)           0.597    51.873    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_6_n_0
    SLICE_X65Y108        LUT6 (Prop_lut6_I0_O)        0.124    51.997 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[12]_i_2/O
                         net (fo=6, routed)           0.337    52.334    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[8]_2
    SLICE_X63Y108        LUT6 (Prop_lut6_I5_O)        0.124    52.458 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[40]_i_1/O
                         net (fo=24, routed)          0.711    53.169    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_1_in[40]
    SLICE_X62Y108        LUT4 (Prop_lut4_I1_O)        0.124    53.293 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1/O
                         net (fo=23, routed)          0.545    53.837    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0
    SLICE_X62Y106        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.548    55.641    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X62Y106        FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]/C
                         clock pessimism              0.303    55.944    
                         clock uncertainty           -0.035    55.908    
    SLICE_X62Y106        FDCE (Setup_fdce_C_CE)      -0.169    55.739    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[11]
  -------------------------------------------------------------------
                         required time                         55.739    
                         arrival time                         -53.837    
  -------------------------------------------------------------------
                         slack                                  1.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/darn_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/dst_waddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.338%)  route 0.207ns (52.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.567     1.771    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/POUT_EHS_OBUF_BUFG
    SLICE_X85Y109        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/darn_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.141     1.912 r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/darn_reg[13]/Q
                         net (fo=2, routed)           0.207     2.119    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/darn_reg[18]_0[2]
    SLICE_X82Y111        LUT5 (Prop_lut5_I0_O)        0.045     2.164 r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/dst_waddr[13]_i_1__12/O
                         net (fo=1, routed)           0.000     2.164    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/dst_waddr_reg[31]_0[13]
    SLICE_X82Y111        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/dst_waddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.835     2.309    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/POUT_EHS_OBUF_BUFG
    SLICE_X82Y111        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/dst_waddr_reg[13]/C
                         clock pessimism             -0.275     2.034    
    SLICE_X82Y111        FDCE (Hold_fdce_C_D)         0.091     2.125    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/dst_waddr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/in_var_assign_reg_533_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/pic_detec_hcmp_16Ffa_U71/din0_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.650%)  route 0.224ns (61.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.555     1.759    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/ap_clk
    SLICE_X83Y182        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/in_var_assign_reg_533_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y182        FDRE (Prop_fdre_C_Q)         0.141     1.900 r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/in_var_assign_reg_533_reg[9]/Q
                         net (fo=2, routed)           0.224     2.124    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/pic_detec_hcmp_16Ffa_U71/din0_buf1_reg[15]_0[9]
    SLICE_X84Y178        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/pic_detec_hcmp_16Ffa_U71/din0_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.820     2.294    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/pic_detec_hcmp_16Ffa_U71/ap_clk
    SLICE_X84Y178        FDRE                                         r  x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/pic_detec_hcmp_16Ffa_U71/din0_buf1_reg[9]/C
                         clock pessimism             -0.275     2.019    
    SLICE_X84Y178        FDRE (Hold_fdre_C_D)         0.063     2.082    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_fc_relu6_fu_335/pic_detec_hcmp_16Ffa_U71/din0_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.588     1.792    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X45Y144        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDCE (Prop_fdce_C_Q)         0.141     1.933 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/wr_ptr_reg[3]/Q
                         net (fo=25, routed)          0.158     2.091    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/ADDRD3
    SLICE_X44Y144        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.859     2.333    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/WCLK
    SLICE_X44Y144        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.528     1.805    
    SLICE_X44Y144        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.045    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         50.000      45.725     DSP48_X6Y26    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/pic_detec_dmul_64udo_U34/pic_detec_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X1Y10    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_44smb6_U9/pic_detec_mul_44smb6_MulnS_3_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X0Y18    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_49nkbM_U6/pic_detec_mul_49nkbM_MulnS_1_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X0Y21    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_49nkbM_U7/pic_detec_mul_49nkbM_MulnS_1_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X2Y21    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_52slbW_U8/pic_detec_mul_52slbW_MulnS_2_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X2Y22    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_63nocq_U11/pic_detec_mul_63nocq_MulnS_5_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X0Y8     x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_49nkbM_U5/pic_detec_mul_49nkbM_MulnS_1_U/p_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X2Y25    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_63nocq_U11/pic_detec_mul_63nocq_MulnS_5_U/buff0_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X2Y29    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_63nocq_U11/pic_detec_mul_63nocq_MulnS_5_U/buff0_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         50.000      46.116     DSP48_X3Y29    x_pdu_top/x_main_bus_top/x_ahb_axi_kws/pic_detec_0/inst/grp_BDCT_fu_293/grp_DCT_fu_194/grp_sin_or_cos_double_s_fu_409/pic_detec_mul_63nocq_U11/pic_detec_mul_63nocq_MulnS_5_U/buff0_reg/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y147  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y147  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y148  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y147  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         25.000      23.750     SLICE_X44Y147  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      497.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.014ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.066ns (36.266%)  route 1.873ns (63.734%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.458ns = ( 506.458 - 500.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.319     8.958 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_2/O
                         net (fo=1, routed)           0.857     9.815    x_cpu_top/CPU/x_cr_had_top/A15d/A5b15_out
    SLICE_X93Y81         LUT6 (Prop_lut6_I3_O)        0.328    10.143 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000    10.143    x_cpu_top/CPU/x_cr_had_top/A15d/A5b3_out
    SLICE_X93Y81         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445   501.445 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220   504.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   504.756 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.702   506.458    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X93Y81         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.703   507.161    
                         clock uncertainty           -0.035   507.126    
    SLICE_X93Y81         FDPE (Setup_fdpe_C_D)        0.032   507.158    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        507.158    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                497.014    

Slack (MET) :             988.622ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 1.488ns (13.550%)  route 9.493ns (86.450%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.642    11.388    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X85Y80         LUT5 (Prop_lut5_I4_O)        0.124    11.512 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_6/O
                         net (fo=1, routed)           0.755    12.267    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_6_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.391 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4/O
                         net (fo=1, routed)           0.982    13.373    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_4_n_0
    SLICE_X83Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.497 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_2/O
                         net (fo=1, routed)           0.938    14.435    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]_0
    SLICE_X86Y74         LUT5 (Prop_lut5_I0_O)        0.124    14.559 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[5]_i_1/O
                         net (fo=1, routed)           1.833    16.392    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]
    SLICE_X74Y75         LUT1 (Prop_lut1_I0_O)        0.152    16.544 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix/O
                         net (fo=1, routed)           1.642    18.185    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix_1
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.675  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
                         clock pessimism              0.703  1007.134    
                         clock uncertainty           -0.035  1007.099    
    SLICE_X86Y74         FDRE (Setup_fdre_C_D)       -0.291  1006.808    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.808    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                988.622    

Slack (MET) :             989.917ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 1.237ns (12.708%)  route 8.497ns (87.292%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 1006.450 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          2.055    11.801    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_2/O
                         net (fo=1, routed)           1.185    13.110    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_2_n_0
    SLICE_X88Y79         LUT5 (Prop_lut5_I2_O)        0.124    13.234 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           1.915    15.149    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[5]
    SLICE_X76Y79         LUT1 (Prop_lut1_I0_O)        0.149    15.298 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[5]_hold_fix/O
                         net (fo=1, routed)           1.640    16.938    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[5]_hold_fix_1_alias
    SLICE_X88Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.694  1006.450    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.703  1007.153    
                         clock uncertainty           -0.035  1007.118    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)       -0.262  1006.856    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                       1006.856    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                989.917    

Slack (MET) :             990.380ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 1.453ns (15.658%)  route 7.827ns (84.342%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 1006.451 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          0.969    10.715    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X91Y78         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_10/O
                         net (fo=1, routed)           0.433    11.272    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_10_n_0
    SLICE_X91Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.396 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_7/O
                         net (fo=1, routed)           0.842    12.238    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_7_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I5_O)        0.124    12.362 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3/O
                         net (fo=1, routed)           1.020    13.382    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.506 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_1/O
                         net (fo=1, routed)           1.199    14.705    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]
    SLICE_X80Y77         LUT1 (Prop_lut1_I0_O)        0.117    14.822 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]_hold_fix/O
                         net (fo=1, routed)           1.662    16.484    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[6]_hold_fix_1_alias
    SLICE_X90Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.695  1006.451    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X90Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                         clock pessimism              0.703  1007.154    
                         clock uncertainty           -0.035  1007.119    
    SLICE_X90Y77         FDRE (Setup_fdre_C_D)       -0.255  1006.864    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]
  -------------------------------------------------------------------
                         required time                       1006.864    
                         arrival time                         -16.484    
  -------------------------------------------------------------------
                         slack                                990.380    

Slack (MET) :             990.640ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 1.237ns (13.795%)  route 7.730ns (86.205%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 1006.433 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.897    11.643    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           1.447    13.214    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.124    13.338 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[4]_i_1/O
                         net (fo=1, routed)           1.397    14.735    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]
    SLICE_X77Y71         LUT1 (Prop_lut1_I0_O)        0.149    14.884 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix/O
                         net (fo=1, routed)           1.288    16.171    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix_1
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.677  1006.433    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.703  1007.136    
                         clock uncertainty           -0.035  1007.101    
    SLICE_X86Y73         FDRE (Setup_fdre_C_D)       -0.289  1006.812    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.812    
                         arrival time                         -16.171    
  -------------------------------------------------------------------
                         slack                                990.640    

Slack (MET) :             990.922ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 1.241ns (14.290%)  route 7.444ns (85.710%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.194    10.940    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X85Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.064 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_2/O
                         net (fo=1, routed)           1.345    12.409    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]_0
    SLICE_X86Y74         LUT5 (Prop_lut5_I0_O)        0.124    12.533 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[8]_i_1/O
                         net (fo=1, routed)           1.410    13.943    x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]
    SLICE_X74Y75         LUT1 (Prop_lut1_I0_O)        0.153    14.096 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]_hold_fix/O
                         net (fo=1, routed)           1.793    15.889    x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]_hold_fix_1
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.675  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.703  1007.134    
                         clock uncertainty           -0.035  1007.099    
    SLICE_X86Y74         FDRE (Setup_fdre_C_D)       -0.288  1006.811    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                       1006.811    
                         arrival time                         -15.889    
  -------------------------------------------------------------------
                         slack                                990.922    

Slack (MET) :             991.126ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.364ns (16.037%)  route 7.141ns (83.963%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.273    11.019    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.143 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4/O
                         net (fo=1, routed)           0.473    11.616    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_2/O
                         net (fo=1, routed)           1.021    12.761    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]_0
    SLICE_X86Y74         LUT5 (Prop_lut5_I0_O)        0.124    12.885 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[9]_i_1/O
                         net (fo=1, routed)           1.363    14.248    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]
    SLICE_X79Y75         LUT1 (Prop_lut1_I0_O)        0.152    14.400 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix/O
                         net (fo=1, routed)           1.310    15.709    x_cpu_top/CPU/x_cr_had_top/A15d/A56[9]_hold_fix_1
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.675  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.703  1007.134    
                         clock uncertainty           -0.035  1007.099    
    SLICE_X86Y74         FDRE (Setup_fdre_C_D)       -0.263  1006.836    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                       1006.836    
                         arrival time                         -15.709    
  -------------------------------------------------------------------
                         slack                                991.126    

Slack (MET) :             991.128ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 1.212ns (13.845%)  route 7.542ns (86.155%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 1006.450 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.490    11.236    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X88Y79         LUT5 (Prop_lut5_I0_O)        0.124    11.360 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_2/O
                         net (fo=1, routed)           0.661    12.021    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_2_n_0
    SLICE_X88Y80         LUT5 (Prop_lut5_I2_O)        0.124    12.145 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[12]_i_1/O
                         net (fo=1, routed)           2.029    14.174    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[4]
    SLICE_X76Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.298 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[4]_hold_fix/O
                         net (fo=1, routed)           1.661    15.958    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[4]_hold_fix_1_alias
    SLICE_X88Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.694  1006.450    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
                         clock pessimism              0.703  1007.153    
                         clock uncertainty           -0.035  1007.118    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)       -0.031  1007.087    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]
  -------------------------------------------------------------------
                         required time                       1007.087    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                991.128    

Slack (MET) :             991.141ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 1.212ns (13.861%)  route 7.532ns (86.139%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns = ( 1006.449 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.251    10.997    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X91Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.121 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_3/O
                         net (fo=1, routed)           0.954    12.075    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_3_n_0
    SLICE_X88Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.199 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           2.122    14.322    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[26]_0
    SLICE_X79Y78         LUT1 (Prop_lut1_I0_O)        0.124    14.446 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[26]_0_hold_fix/O
                         net (fo=1, routed)           1.502    15.948    x_cpu_top/CPU/x_cr_had_top/A15d/A81_reg[26]_0_hold_fix_1_alias
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.693  1006.449    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.703  1007.152    
                         clock uncertainty           -0.035  1007.117    
    SLICE_X88Y78         FDRE (Setup_fdre_C_D)       -0.028  1007.089    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                       1007.089    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                991.141    

Slack (MET) :             991.569ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        8.077ns  (logic 1.237ns (15.316%)  route 6.840ns (84.684%))
  Logic Levels:           5  (LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 1006.444 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.833     7.204    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.419     7.623 f  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=14, routed)          1.016     8.639    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X92Y81         LUT4 (Prop_lut4_I2_O)        0.297     8.936 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_6/O
                         net (fo=15, routed)          0.686     9.622    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_0
    SLICE_X91Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.746 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3/O
                         net (fo=12, routed)          1.576    11.322    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_3_n_0
    SLICE_X84Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.446 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2/O
                         net (fo=1, routed)           0.934    12.380    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]_1
    SLICE_X88Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.504 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[0]_i_1/O
                         net (fo=1, routed)           1.383    13.887    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]
    SLICE_X80Y74         LUT1 (Prop_lut1_I0_O)        0.149    14.036 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix/O
                         net (fo=1, routed)           1.245    15.281    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix_1
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.688  1006.444    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.703  1007.147    
                         clock uncertainty           -0.035  1007.112    
    SLICE_X88Y74         FDRE (Setup_fdre_C_D)       -0.262  1006.850    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.850    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                991.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X99Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141     2.674 f  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/Q
                         net (fo=3, routed)           0.109     2.784    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A58
    SLICE_X98Y80         LUT4 (Prop_lut4_I0_O)        0.045     2.829 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_i_1__1/O
                         net (fo=1, routed)           0.000     2.829    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A6c
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism             -0.700     2.546    
    SLICE_X98Y80         FDCE (Hold_fdce_C_D)         0.120     2.666    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X99Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y80         FDRE (Prop_fdre_C_Q)         0.141     2.674 f  x_cpu_top/CPU/x_cr_had_top/A15d/A58_reg/Q
                         net (fo=3, routed)           0.113     2.788    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A58
    SLICE_X98Y80         LUT5 (Prop_lut5_I0_O)        0.045     2.833 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_i_1__0/O
                         net (fo=1, routed)           0.000     2.833    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A6b
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism             -0.700     2.546    
    SLICE_X98Y80         FDCE (Hold_fdce_C_D)         0.121     2.667    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.156%)  route 0.157ns (45.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.640     2.534    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y81         FDCE (Prop_fdce_C_Q)         0.141     2.675 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/Q
                         net (fo=34, routed)          0.157     2.833    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]
    SLICE_X96Y80         LUT5 (Prop_lut5_I3_O)        0.045     2.878 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1/O
                         net (fo=1, routed)           0.000     2.878    x_cpu_top/CPU/x_cr_had_top/A15d/A57[3]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X96Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
                         clock pessimism             -0.699     2.547    
    SLICE_X96Y80         FDRE (Hold_fdre_C_D)         0.121     2.668    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.645     2.539    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X104Y78        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDCE (Prop_fdce_C_Q)         0.148     2.687 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/Q
                         net (fo=5, routed)           0.087     2.774    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[2]
    SLICE_X104Y78        LUT6 (Prop_lut6_I2_O)        0.098     2.872 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.872    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1_n_0
    SLICE_X104Y78        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.918     3.252    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X104Y78        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism             -0.713     2.539    
    SLICE_X104Y78        FDCE (Hold_fdce_C_D)         0.121     2.660    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.206%)  route 0.157ns (45.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.141     2.674 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/Q
                         net (fo=3, routed)           0.157     2.831    x_cpu_top/CPU/x_cr_had_top/A15d/A18648
    SLICE_X97Y81         LUT6 (Prop_lut6_I5_O)        0.045     2.876 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.876    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.699     2.548    
    SLICE_X97Y81         FDCE (Hold_fdce_C_D)         0.091     2.639    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.048%)  route 0.158ns (45.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.141     2.674 f  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/Q
                         net (fo=3, routed)           0.158     2.832    x_cpu_top/CPU/x_cr_had_top/A15d/A18648
    SLICE_X97Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.877 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.877    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1_n_0
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism             -0.699     2.548    
    SLICE_X97Y81         FDCE (Hold_fdce_C_D)         0.092     2.640    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.538    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y80        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y80        FDPE (Prop_fdpe_C_Q)         0.164     2.702 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/Q
                         net (fo=6, routed)           0.164     2.867    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[0]
    SLICE_X102Y81        LUT6 (Prop_lut6_I4_O)        0.045     2.912 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.912    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[1]_i_1_n_0
    SLICE_X102Y81        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.917     3.251    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y81        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism             -0.698     2.553    
    SLICE_X102Y81        FDCE (Hold_fdce_C_D)         0.120     2.673    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.672%)  route 0.166ns (44.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.249ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.642     2.536    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y78        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y78        FDPE (Prop_fdpe_C_Q)         0.164     2.700 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/Q
                         net (fo=3, routed)           0.166     2.867    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[6]
    SLICE_X102Y79        LUT4 (Prop_lut4_I0_O)        0.045     2.912 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.912    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[5]_i_1_n_0
    SLICE_X102Y79        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.915     3.249    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y79        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism             -0.698     2.551    
    SLICE_X102Y79        FDCE (Hold_fdce_C_D)         0.120     2.671    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.169%)  route 0.157ns (40.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y80         FDRE (Prop_fdre_C_Q)         0.128     2.661 f  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=29, routed)          0.157     2.818    x_cpu_top/CPU/x_cr_had_top/A15d/A18649
    SLICE_X98Y81         LUT5 (Prop_lut5_I2_O)        0.099     2.917 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_i_2/O
                         net (fo=1, routed)           0.000     2.917    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_i_1_n_0
    SLICE_X98Y81         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y81         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism             -0.699     2.548    
    SLICE_X98Y81         FDPE (Hold_fdpe_C_D)         0.120     2.668    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.533    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X96Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80         FDRE (Prop_fdre_C_Q)         0.164     2.697 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/Q
                         net (fo=5, routed)           0.175     2.873    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[0]
    SLICE_X96Y80         LUT3 (Prop_lut3_I0_O)        0.043     2.916 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[0]_i_1/O
                         net (fo=1, routed)           0.000     2.916    x_cpu_top/CPU/x_cr_had_top/A15d/A57[0]_i_1_n_0
    SLICE_X96Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X96Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
                         clock pessimism             -0.713     2.533    
    SLICE_X96Y80         FDRE (Hold_fdre_C_D)         0.133     2.666    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X98Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X98Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X97Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X97Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X88Y74   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X86Y75   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X87Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X88Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X86Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X98Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X98Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X97Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X97Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X87Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X87Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y77   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y77   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y77   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y77   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X98Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X97Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X97Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X86Y75   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X86Y81   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X88Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X90Y79   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X86Y74   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       41.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.310ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.798ns (11.973%)  route 5.867ns (88.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.631ns = ( 55.631 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[9]_2
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.156    11.617 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          2.233    13.850    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_create
    SLICE_X75Y106        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.538    55.631    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X75Y106        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]/C
                         clock pessimism              0.000    55.631    
                         clock uncertainty           -0.035    55.596    
    SLICE_X75Y106        FDRE (Setup_fdre_C_CE)      -0.436    55.160    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[4]
  -------------------------------------------------------------------
                         required time                         55.160    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                 41.310    

Slack (MET) :             41.351ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 0.798ns (12.053%)  route 5.823ns (87.947%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.628ns = ( 55.628 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[9]_2
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.156    11.617 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          2.189    13.806    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_create
    SLICE_X77Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.535    55.628    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X77Y105        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]/C
                         clock pessimism              0.000    55.628    
                         clock uncertainty           -0.035    55.593    
    SLICE_X77Y105        FDRE (Setup_fdre_C_CE)      -0.436    55.157    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         55.157    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                 41.351    

Slack (MET) :             41.529ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.766ns (11.466%)  route 5.914ns (88.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 55.635 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]_0
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.124    11.585 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.280    13.865    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_create
    SLICE_X73Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.542    55.635    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X73Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[12]/C
                         clock pessimism              0.000    55.635    
                         clock uncertainty           -0.035    55.600    
    SLICE_X73Y101        FDRE (Setup_fdre_C_CE)      -0.205    55.395    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[12]
  -------------------------------------------------------------------
                         required time                         55.395    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                 41.529    

Slack (MET) :             41.566ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.250ns (17.760%)  route 5.788ns (82.240%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 55.794 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.351    11.199    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[1]_1
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.153    11.352 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst[15]_i_1__1/O
                         net (fo=19, routed)          1.796    13.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_create
    SLICE_X77Y98         LUT6 (Prop_lut6_I5_O)        0.331    13.479 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_vld_i_2__0/O
                         net (fo=1, routed)           0.620    14.099    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg_2
    SLICE_X77Y98         LUT5 (Prop_lut5_I1_O)        0.124    14.223 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_i_1/O
                         net (fo=1, routed)           0.000    14.223    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_i_1_n_0
    SLICE_X77Y98         FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.701    55.794    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X77Y98         FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg/C
                         clock pessimism              0.000    55.794    
                         clock uncertainty           -0.035    55.758    
    SLICE_X77Y98         FDCE (Setup_fdce_C_D)        0.031    55.789    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_vld_reg
  -------------------------------------------------------------------
                         required time                         55.789    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 41.566    

Slack (MET) :             41.671ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 0.766ns (11.717%)  route 5.771ns (88.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.634ns = ( 55.634 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]_0
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.124    11.585 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.137    13.722    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_create
    SLICE_X73Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.541    55.634    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X73Y103        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.634    
                         clock uncertainty           -0.035    55.599    
    SLICE_X73Y103        FDRE (Setup_fdre_C_CE)      -0.205    55.394    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         55.394    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                 41.671    

Slack (MET) :             41.671ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_acc_err_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.153ns (17.045%)  route 5.611ns (82.955%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 55.627 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[9]_2
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.156    11.617 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          1.977    13.594    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_create
    SLICE_X77Y107        LUT3 (Prop_lut3_I1_O)        0.355    13.949 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_acc_err_i_1/O
                         net (fo=1, routed)           0.000    13.949    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_acc_err_i_1_n_0
    SLICE_X77Y107        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_acc_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.534    55.627    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X77Y107        FDCE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_acc_err_reg/C
                         clock pessimism              0.000    55.627    
                         clock uncertainty           -0.035    55.592    
    SLICE_X77Y107        FDCE (Setup_fdce_C_D)        0.029    55.621    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_acc_err_reg
  -------------------------------------------------------------------
                         required time                         55.621    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                 41.671    

Slack (MET) :             41.674ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.766ns (11.667%)  route 5.800ns (88.333%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 55.629 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]_0
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.124    11.585 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.166    13.751    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_create
    SLICE_X76Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.536    55.629    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X76Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.629    
                         clock uncertainty           -0.035    55.594    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    55.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         55.425    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 41.674    

Slack (MET) :             41.674ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.766ns (11.667%)  route 5.800ns (88.333%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 55.629 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]_0
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.124    11.585 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.166    13.751    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_create
    SLICE_X76Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.536    55.629    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X76Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[10]/C
                         clock pessimism              0.000    55.629    
                         clock uncertainty           -0.035    55.594    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    55.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         55.425    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 41.674    

Slack (MET) :             41.674ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.766ns (11.667%)  route 5.800ns (88.333%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 55.629 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[9]_0
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.124    11.585 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__3/O
                         net (fo=18, routed)          2.166    13.751    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_create
    SLICE_X76Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.536    55.629    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/POUT_EHS_OBUF_BUFG
    SLICE_X76Y101        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[1]/C
                         clock pessimism              0.000    55.629    
                         clock uncertainty           -0.035    55.594    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    55.425    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         55.425    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                 41.674    

Slack (MET) :             41.682ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.798ns (12.706%)  route 5.482ns (87.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 55.619 - 50.000 ) 
    Source Clock Delay      (SCD):    7.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.759     5.275    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.371 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.814     7.185    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.518     7.703 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          2.021     9.724    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]_0[0]
    SLICE_X82Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.848 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_inst[15]_i_3/O
                         net (fo=12, routed)          1.613    11.461    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[9]_2
    SLICE_X80Y94         LUT3 (Prop_lut3_I0_O)        0.156    11.617 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__2/O
                         net (fo=18, routed)          1.848    13.465    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_create
    SLICE_X79Y107        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.526    55.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X79Y107        FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]/C
                         clock pessimism              0.000    55.619    
                         clock uncertainty           -0.035    55.584    
    SLICE_X79Y107        FDRE (Setup_fdre_C_CE)      -0.436    55.148    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         55.148    
                         arrival time                         -13.465    
  -------------------------------------------------------------------
                         slack                                 41.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.383%)  route 0.123ns (46.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.620     2.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     2.655 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/Q
                         net (fo=13, routed)          0.123     2.778    x_cpu_top/CPU/x_cr_had_top/A18545/D[7]
    SLICE_X84Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.893     2.367    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[7]/C
                         clock pessimism              0.000     2.367    
                         clock uncertainty            0.035     2.403    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.052     2.455    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.281%)  route 0.139ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.625     2.519    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/Q
                         net (fo=9, routed)           0.139     2.800    x_cpu_top/CPU/x_cr_had_top/A18545/D[30]
    SLICE_X84Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.899     2.373    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.035     2.409    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.064     2.473    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.676%)  route 0.149ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.625     2.519    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/Q
                         net (fo=9, routed)           0.149     2.809    x_cpu_top/CPU/x_cr_had_top/A18545/D[30]
    SLICE_X85Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.898     2.372    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.035     2.408    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.072     2.480    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.544%)  route 0.149ns (51.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.625     2.519    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/Q
                         net (fo=10, routed)          0.149     2.810    x_cpu_top/CPU/x_cr_had_top/A18545/D[24]
    SLICE_X85Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.898     2.372    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.035     2.408    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.066     2.474    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.409%)  route 0.170ns (54.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.625     2.519    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/Q
                         net (fo=10, routed)          0.170     2.830    x_cpu_top/CPU/x_cr_had_top/A18545/D[13]
    SLICE_X86Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.898     2.372    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X86Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.035     2.408    
    SLICE_X86Y80         FDCE (Hold_fdce_C_D)         0.075     2.483    x_cpu_top/CPU/x_cr_had_top/A18545/A8c_reg
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (46.000%)  route 0.166ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.625     2.519    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/Q
                         net (fo=9, routed)           0.166     2.826    x_cpu_top/CPU/x_cr_had_top/A18545/D[25]
    SLICE_X86Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.897     2.371    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[25]/C
                         clock pessimism              0.000     2.371    
                         clock uncertainty            0.035     2.407    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.070     2.477    x_cpu_top/CPU/x_cr_had_top/A18545/A18621_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.118%)  route 0.172ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.625     2.519    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     2.660 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/Q
                         net (fo=9, routed)           0.172     2.832    x_cpu_top/CPU/x_cr_had_top/A18545/D[25]
    SLICE_X85Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.898     2.372    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[25]/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.035     2.408    
    SLICE_X85Y80         FDRE (Hold_fdre_C_D)         0.070     2.478    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.755%)  route 0.153ns (48.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.630     2.524    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     2.688 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/Q
                         net (fo=10, routed)          0.153     2.841    x_cpu_top/CPU/x_cr_had_top/A18545/D[15]
    SLICE_X89Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.906     2.380    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty            0.035     2.416    
    SLICE_X89Y80         FDCE (Hold_fdce_C_D)         0.070     2.486    x_cpu_top/CPU/x_cr_had_top/A18545/A18616_reg
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.322%)  route 0.149ns (47.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.632     2.526    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X90Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDRE (Prop_fdre_C_Q)         0.164     2.690 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/Q
                         net (fo=11, routed)          0.149     2.840    x_cpu_top/CPU/x_cr_had_top/A18545/D[21]
    SLICE_X89Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.904     2.378    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[5]/C
                         clock pessimism              0.000     2.378    
                         clock uncertainty            0.035     2.414    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.070     2.484    x_cpu_top/CPU/x_cr_had_top/A18545/A86_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.493%)  route 0.183ns (56.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    2.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.585     1.868    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.894 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.620     2.514    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     2.655 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/Q
                         net (fo=9, routed)           0.183     2.839    x_cpu_top/CPU/x_cr_had_top/A18545/D[11]
    SLICE_X85Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.895     2.369    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[11]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.035     2.405    
    SLICE_X85Y77         FDRE (Hold_fdre_C_D)         0.070     2.475    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       36.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.509ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.526ns  (logic 1.610ns (11.903%)  route 11.916ns (88.097%))
  Logic Levels:           6  (LUT1=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 1006.450 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          2.221   962.544    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X80Y77         LUT4 (Prop_lut4_I0_O)        0.124   962.668 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_5/O
                         net (fo=1, routed)           1.514   964.181    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_5_n_0
    SLICE_X87Y77         LUT5 (Prop_lut5_I4_O)        0.124   964.305 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_3/O
                         net (fo=1, routed)           1.511   965.816    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_3_n_0
    SLICE_X88Y79         LUT5 (Prop_lut5_I3_O)        0.124   965.940 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[14]_i_1/O
                         net (fo=1, routed)           1.915   967.854    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[5]
    SLICE_X76Y79         LUT1 (Prop_lut1_I0_O)        0.149   968.003 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[5]_hold_fix/O
                         net (fo=1, routed)           1.640   969.644    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[5]_hold_fix_1_alias
    SLICE_X88Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.694  1006.450    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
                         clock pessimism              0.000  1006.450    
                         clock uncertainty           -0.035  1006.414    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)       -0.262  1006.152    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]
  -------------------------------------------------------------------
                         required time                       1006.152    
                         arrival time                        -969.644    
  -------------------------------------------------------------------
                         slack                                 36.509    

Slack (MET) :             36.523ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        13.510ns  (logic 1.741ns (12.886%)  route 11.769ns (87.114%))
  Logic Levels:           7  (LUT1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns = ( 1006.449 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          1.734   962.057    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X86Y78         LUT4 (Prop_lut4_I2_O)        0.124   962.181 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_5/O
                         net (fo=1, routed)           0.669   962.850    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_5_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I5_O)        0.124   962.974 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3/O
                         net (fo=1, routed)           1.269   964.243    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_3_n_0
    SLICE_X86Y78         LUT5 (Prop_lut5_I0_O)        0.124   964.367 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[15]_i_2/O
                         net (fo=1, routed)           1.256   965.623    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124   965.747 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1/O
                         net (fo=1, routed)           1.840   967.587    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1_n_0
    SLICE_X76Y78         LUT1 (Prop_lut1_I0_O)        0.156   967.743 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.885   969.628    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[15]_i_1_n_0_hold_fix_1
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.693  1006.449    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]/C
                         clock pessimism              0.000  1006.449    
                         clock uncertainty           -0.035  1006.413    
    SLICE_X88Y78         FDRE (Setup_fdre_C_D)       -0.262  1006.151    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[15]
  -------------------------------------------------------------------
                         required time                       1006.151    
                         arrival time                        -969.628    
  -------------------------------------------------------------------
                         slack                                 36.523    

Slack (MET) :             36.993ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.997ns  (logic 1.738ns (13.372%)  route 11.259ns (86.628%))
  Logic Levels:           7  (LUT1=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          1.397   961.720    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X85Y77         LUT5 (Prop_lut5_I1_O)        0.124   961.844 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_6/O
                         net (fo=1, routed)           1.247   963.091    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_6_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I5_O)        0.124   963.215 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_4/O
                         net (fo=1, routed)           0.951   964.166    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_4_n_0
    SLICE_X85Y76         LUT6 (Prop_lut6_I5_O)        0.124   964.290 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[8]_i_2/O
                         net (fo=1, routed)           1.345   965.635    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]_0
    SLICE_X86Y74         LUT5 (Prop_lut5_I0_O)        0.124   965.759 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[8]_i_1/O
                         net (fo=1, routed)           1.410   967.169    x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]
    SLICE_X74Y75         LUT1 (Prop_lut1_I0_O)        0.153   967.322 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]_hold_fix/O
                         net (fo=1, routed)           1.793   969.115    x_cpu_top/CPU/x_cr_had_top/A15d/A56[8]_hold_fix_1
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.675  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]/C
                         clock pessimism              0.000  1006.431    
                         clock uncertainty           -0.035  1006.395    
    SLICE_X86Y74         FDRE (Setup_fdre_C_D)       -0.288  1006.107    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[8]
  -------------------------------------------------------------------
                         required time                       1006.107    
                         arrival time                        -969.115    
  -------------------------------------------------------------------
                         slack                                 36.993    

Slack (MET) :             37.322ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.732ns  (logic 1.970ns (15.473%)  route 10.762ns (84.527%))
  Logic Levels:           7  (LUT1=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 1006.454 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          0.893   958.799    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y75         LUT6 (Prop_lut6_I2_O)        0.348   959.147 f  x_cpu_top/CPU/x_cr_had_top/A18545/A18612[31]_i_3/O
                         net (fo=62, routed)          1.785   960.931    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_0
    SLICE_X79Y75         LUT1 (Prop_lut1_I0_O)        0.149   961.080 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_0_hold_fix/O
                         net (fo=2, routed)           1.287   962.367    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[0]_0_hold_fix_1
    SLICE_X89Y79         LUT6 (Prop_lut6_I3_O)        0.332   962.699 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3/O
                         net (fo=1, routed)           1.059   963.758    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_3_n_0
    SLICE_X89Y79         LUT6 (Prop_lut6_I2_O)        0.124   963.883 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[29]_i_2/O
                         net (fo=1, routed)           1.298   965.180    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]_0
    SLICE_X90Y79         LUT5 (Prop_lut5_I4_O)        0.124   965.304 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1/O
                         net (fo=1, routed)           1.606   966.910    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1_n_0
    SLICE_X79Y79         LUT1 (Prop_lut1_I0_O)        0.152   967.062 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.787   968.849    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[29]_i_1_n_0_hold_fix_1
    SLICE_X90Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.698  1006.454    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X90Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]/C
                         clock pessimism              0.000  1006.454    
                         clock uncertainty           -0.035  1006.418    
    SLICE_X90Y79         FDRE (Setup_fdre_C_D)       -0.247  1006.171    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[29]
  -------------------------------------------------------------------
                         required time                       1006.171    
                         arrival time                        -968.849    
  -------------------------------------------------------------------
                         slack                                 37.322    

Slack (MET) :             37.325ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.671ns  (logic 1.734ns (13.685%)  route 10.937ns (86.315%))
  Logic Levels:           7  (LUT1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.438ns = ( 1006.438 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          1.708   962.031    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X86Y79         LUT4 (Prop_lut4_I2_O)        0.124   962.155 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_5/O
                         net (fo=1, routed)           1.105   963.260    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_5_n_0
    SLICE_X86Y80         LUT6 (Prop_lut6_I5_O)        0.124   963.384 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_3/O
                         net (fo=1, routed)           0.491   963.875    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_3_n_0
    SLICE_X86Y80         LUT5 (Prop_lut5_I0_O)        0.124   963.999 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_2/O
                         net (fo=1, routed)           1.483   965.482    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I4_O)        0.124   965.607 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1/O
                         net (fo=1, routed)           1.841   967.447    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1_n_0
    SLICE_X75Y81         LUT1 (Prop_lut1_I0_O)        0.149   967.596 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.193   968.789    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[24]_i_1_n_0_hold_fix_1
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.682  1006.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                         clock pessimism              0.000  1006.438    
                         clock uncertainty           -0.035  1006.402    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)       -0.289  1006.113    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]
  -------------------------------------------------------------------
                         required time                       1006.113    
                         arrival time                        -968.789    
  -------------------------------------------------------------------
                         slack                                 37.325    

Slack (MET) :             37.357ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.686ns  (logic 1.702ns (13.416%)  route 10.984ns (86.584%))
  Logic Levels:           7  (LUT1=2 LUT6=5)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.451ns = ( 1006.451 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          2.712   963.035    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X91Y78         LUT6 (Prop_lut6_I5_O)        0.124   963.159 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_10/O
                         net (fo=1, routed)           0.433   963.593    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_10_n_0
    SLICE_X91Y78         LUT6 (Prop_lut6_I5_O)        0.124   963.717 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_7/O
                         net (fo=1, routed)           0.842   964.558    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_7_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I5_O)        0.124   964.682 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3/O
                         net (fo=1, routed)           1.020   965.702    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I5_O)        0.124   965.826 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[27]_i_1/O
                         net (fo=1, routed)           1.199   967.025    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]
    SLICE_X80Y77         LUT1 (Prop_lut1_I0_O)        0.117   967.142 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[6]_hold_fix/O
                         net (fo=1, routed)           1.662   968.804    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[6]_hold_fix_1_alias
    SLICE_X90Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.695  1006.451    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X90Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]/C
                         clock pessimism              0.000  1006.451    
                         clock uncertainty           -0.035  1006.415    
    SLICE_X90Y77         FDRE (Setup_fdre_C_D)       -0.255  1006.160    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[27]
  -------------------------------------------------------------------
                         required time                       1006.160    
                         arrival time                        -968.804    
  -------------------------------------------------------------------
                         slack                                 37.357    

Slack (MET) :             37.387ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.600ns  (logic 1.613ns (12.802%)  route 10.987ns (87.198%))
  Logic Levels:           6  (LUT1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          1.219   959.125    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X90Y75         LUT6 (Prop_lut6_I0_O)        0.348   959.474 f  x_cpu_top/CPU/x_cr_had_top/A18545/A82[31]_i_2/O
                         net (fo=32, routed)          3.642   963.116    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X83Y74         LUT4 (Prop_lut4_I0_O)        0.124   963.240 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_3/O
                         net (fo=1, routed)           0.665   963.905    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_3_n_0
    SLICE_X83Y74         LUT6 (Prop_lut6_I4_O)        0.124   964.029 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[5]_i_2/O
                         net (fo=1, routed)           0.938   964.967    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]_0
    SLICE_X86Y74         LUT5 (Prop_lut5_I0_O)        0.124   965.091 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[5]_i_1/O
                         net (fo=1, routed)           1.833   966.924    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]
    SLICE_X74Y75         LUT1 (Prop_lut1_I0_O)        0.152   967.076 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix/O
                         net (fo=1, routed)           1.642   968.717    x_cpu_top/CPU/x_cr_had_top/A15d/A56[5]_hold_fix_1
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.675  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]/C
                         clock pessimism              0.000  1006.431    
                         clock uncertainty           -0.035  1006.395    
    SLICE_X86Y74         FDRE (Setup_fdre_C_D)       -0.291  1006.104    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.104    
                         arrival time                        -968.717    
  -------------------------------------------------------------------
                         slack                                 37.387    

Slack (MET) :             37.408ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.582ns  (logic 1.734ns (13.781%)  route 10.848ns (86.219%))
  Logic Levels:           7  (LUT1=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 1006.433 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          2.142   962.465    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.124   962.589 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           0.444   963.033    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.124   963.157 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           1.016   964.172    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I5_O)        0.124   964.296 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_2/O
                         net (fo=1, routed)           1.447   965.743    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.124   965.867 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[4]_i_1/O
                         net (fo=1, routed)           1.397   967.264    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]
    SLICE_X77Y71         LUT1 (Prop_lut1_I0_O)        0.149   967.413 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix/O
                         net (fo=1, routed)           1.288   968.700    x_cpu_top/CPU/x_cr_had_top/A15d/A56[4]_hold_fix_1
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.677  1006.433    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1006.433    
                         clock uncertainty           -0.035  1006.397    
    SLICE_X86Y73         FDRE (Setup_fdre_C_D)       -0.289  1006.108    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.108    
                         arrival time                        -968.700    
  -------------------------------------------------------------------
                         slack                                 37.408    

Slack (MET) :             37.670ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.346ns  (logic 1.737ns (14.070%)  route 10.609ns (85.930%))
  Logic Levels:           7  (LUT1=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.438ns = ( 1006.438 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          2.046   962.369    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X85Y79         LUT4 (Prop_lut4_I2_O)        0.124   962.493 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           0.432   962.925    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X85Y80         LUT6 (Prop_lut6_I4_O)        0.124   963.049 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           0.412   963.461    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X86Y80         LUT5 (Prop_lut5_I4_O)        0.124   963.585 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_2/O
                         net (fo=1, routed)           1.165   964.750    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I4_O)        0.124   964.874 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1/O
                         net (fo=1, routed)           1.992   966.866    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1_n_0
    SLICE_X87Y62         LUT1 (Prop_lut1_I0_O)        0.152   967.018 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           1.445   968.463    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[13]_i_1_n_0_hold_fix_1
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.682  1006.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.000  1006.438    
                         clock uncertainty           -0.035  1006.402    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)       -0.269  1006.133    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1006.133    
                         arrival time                        -968.463    
  -------------------------------------------------------------------
                         slack                                 37.670    

Slack (MET) :             37.795ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        12.416ns  (logic 1.585ns (12.766%)  route 10.831ns (87.234%))
  Logic Levels:           6  (LUT1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.431ns = ( 1006.431 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.118ns = ( 956.118 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.816   956.118    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y75         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDCE (Prop_fdce_C_Q)         0.419   956.537 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]/Q
                         net (fo=14, routed)          1.047   957.584    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]
    SLICE_X102Y75        LUT1 (Prop_lut1_I0_O)        0.322   957.906 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix/O
                         net (fo=14, routed)          2.069   959.975    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[4]_hold_fix_1
    SLICE_X88Y73         LUT6 (Prop_lut6_I3_O)        0.348   960.323 f  x_cpu_top/CPU/x_cr_had_top/A18545/A81[31]_i_2/O
                         net (fo=33, routed)          2.365   962.688    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]_0
    SLICE_X80Y77         LUT4 (Prop_lut4_I2_O)        0.124   962.812 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_3/O
                         net (fo=1, routed)           0.444   963.256    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_3_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124   963.380 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_2/O
                         net (fo=1, routed)           1.058   964.438    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_2_n_0
    SLICE_X86Y75         LUT5 (Prop_lut5_I4_O)        0.124   964.562 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[10]_i_1/O
                         net (fo=1, routed)           1.956   966.518    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]
    SLICE_X87Y93         LUT1 (Prop_lut1_I0_O)        0.124   966.642 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[11]_hold_fix/O
                         net (fo=1, routed)           1.892   968.534    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]_hold_fix_1_alias
    SLICE_X86Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.675  1006.431    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
                         clock pessimism              0.000  1006.431    
                         clock uncertainty           -0.035  1006.395    
    SLICE_X86Y75         FDRE (Setup_fdre_C_D)       -0.067  1006.328    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]
  -------------------------------------------------------------------
                         required time                       1006.328    
                         arrival time                        -968.534    
  -------------------------------------------------------------------
                         slack                                 37.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.273ns (14.992%)  route 1.548ns (85.008%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.624     1.829    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[18]/Q
                         net (fo=3, routed)           0.174     2.144    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[20]_0[0]
    SLICE_X86Y77         LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_2/O
                         net (fo=1, routed)           0.415     2.603    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]_0
    SLICE_X90Y79         LUT5 (Prop_lut5_I4_O)        0.045     2.648 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[18]_i_1/O
                         net (fo=1, routed)           0.499     3.147    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[18]_i_1_n_0
    SLICE_X91Y62         LUT1 (Prop_lut1_I0_O)        0.042     3.189 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[18]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.461     3.650    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[18]_i_1_n_0_hold_fix_1
    SLICE_X90Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.906     3.240    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X90Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
                         clock pessimism              0.000     3.240    
                         clock uncertainty            0.035     3.275    
    SLICE_X90Y79         FDRE (Hold_fdre_C_D)        -0.003     3.272    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18618_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.320ns (15.892%)  route 1.694ns (84.108%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=2)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.626     1.831    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X86Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18618_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18618_reg/Q
                         net (fo=4, routed)           0.240     2.212    x_cpu_top/CPU/x_cr_had_top/A18545/A149
    SLICE_X87Y77         LUT4 (Prop_lut4_I1_O)        0.045     2.257 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=1, routed)           0.082     2.339    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X87Y77         LUT5 (Prop_lut5_I0_O)        0.045     2.384 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_2/O
                         net (fo=1, routed)           0.365     2.749    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]_0
    SLICE_X88Y77         LUT5 (Prop_lut5_I4_O)        0.045     2.794 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.577     3.371    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[22]_i_1_n_0
    SLICE_X89Y94         LUT1 (Prop_lut1_I0_O)        0.044     3.415 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[22]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.430     3.844    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[22]_i_1_n_0_hold_fix_1
    SLICE_X88Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.901     3.235    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.000     3.235    
                         clock uncertainty            0.035     3.270    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)        -0.004     3.266    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.317ns (14.519%)  route 1.866ns (85.481%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.621     1.826    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.128     1.954 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[16]/Q
                         net (fo=3, routed)           0.291     2.245    x_cpu_top/CPU/x_cr_had_top/A18545/A80[16]
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.099     2.344 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_2/O
                         net (fo=1, routed)           0.509     2.853    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]_0
    SLICE_X88Y77         LUT5 (Prop_lut5_I4_O)        0.045     2.898 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1/O
                         net (fo=1, routed)           0.527     3.425    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1_n_0
    SLICE_X88Y93         LUT1 (Prop_lut1_I0_O)        0.045     3.470 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.540     4.009    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[16]_i_1_n_0_hold_fix_1
    SLICE_X88Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.901     3.235    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                         clock pessimism              0.000     3.235    
                         clock uncertainty            0.035     3.270    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.059     3.329    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           4.009    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.280ns (12.953%)  route 1.882ns (87.047%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.621     1.826    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[11]/Q
                         net (fo=3, routed)           0.302     2.269    x_cpu_top/CPU/x_cr_had_top/A18545/A80[11]
    SLICE_X87Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.314 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_2/O
                         net (fo=1, routed)           0.155     2.469    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_2_n_0
    SLICE_X87Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.514 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[11]_i_1/O
                         net (fo=1, routed)           0.808     3.322    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[3]
    SLICE_X72Y77         LUT1 (Prop_lut1_I0_O)        0.049     3.371 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[3]_hold_fix/O
                         net (fo=1, routed)           0.616     3.988    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[3]_hold_fix_1_alias
    SLICE_X87Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.225    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X87Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
                         clock pessimism              0.000     3.225    
                         clock uncertainty            0.035     3.260    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)        -0.008     3.252    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A87_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.276ns (12.161%)  route 1.993ns (87.839%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.632     1.837    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A87_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  x_cpu_top/CPU/x_cr_had_top/A18545/A87_reg[0]/Q
                         net (fo=1, routed)           0.339     2.317    x_cpu_top/CPU/x_cr_had_top/A18545/data7[28]
    SLICE_X89Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.362 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_2/O
                         net (fo=1, routed)           0.269     2.631    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_2_n_0
    SLICE_X88Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.676 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.703     3.379    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[7]
    SLICE_X76Y80         LUT1 (Prop_lut1_I0_O)        0.045     3.424 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[7]_hold_fix/O
                         net (fo=1, routed)           0.682     4.106    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[7]_hold_fix_1_alias
    SLICE_X88Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.904     3.238    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.000     3.238    
                         clock uncertainty            0.035     3.273    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.052     3.325    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.322ns (14.565%)  route 1.889ns (85.435%))
  Logic Levels:           4  (LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.624     1.829    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/Q
                         net (fo=3, routed)           0.159     2.129    x_cpu_top/CPU/x_cr_had_top/A18545/A82[17]
    SLICE_X85Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.174 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3/O
                         net (fo=1, routed)           0.212     2.386    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3_n_0
    SLICE_X85Y78         LUT6 (Prop_lut6_I4_O)        0.045     2.431 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_2/O
                         net (fo=1, routed)           0.327     2.759    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.045     2.804 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1/O
                         net (fo=1, routed)           0.485     3.289    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1_n_0
    SLICE_X88Y96         LUT1 (Prop_lut1_I0_O)        0.046     3.335 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.705     4.040    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[17]_i_1_n_0_hold_fix_1
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.902     3.236    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.035     3.271    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)        -0.014     3.257    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.298ns (13.374%)  route 1.930ns (86.626%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.624     1.829    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X80Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.164     1.993 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[2]/Q
                         net (fo=3, routed)           0.273     2.266    x_cpu_top/CPU/x_cr_had_top/A18545/A82[2]
    SLICE_X85Y78         LUT4 (Prop_lut4_I1_O)        0.045     2.311 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_3/O
                         net (fo=1, routed)           0.408     2.719    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_3_n_0
    SLICE_X86Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.764 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[2]_i_1/O
                         net (fo=1, routed)           0.697     3.461    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[1]
    SLICE_X74Y75         LUT1 (Prop_lut1_I0_O)        0.044     3.505 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[1]_hold_fix/O
                         net (fo=1, routed)           0.552     4.057    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[1]_hold_fix_1_alias
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.225    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                         clock pessimism              0.000     3.225    
                         clock uncertainty            0.035     3.260    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.004     3.264    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           4.057    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.302ns (13.366%)  route 1.958ns (86.634%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.630     1.835    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X84Y84         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDRE (Prop_fdre_C_Q)         0.164     1.999 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[0]/Q
                         net (fo=3, routed)           0.405     2.404    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[31]_0[0]
    SLICE_X84Y74         LUT6 (Prop_lut6_I1_O)        0.045     2.449 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_2/O
                         net (fo=1, routed)           0.393     2.842    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]_1
    SLICE_X88Y74         LUT5 (Prop_lut5_I4_O)        0.045     2.887 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.586     3.474    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]
    SLICE_X80Y74         LUT1 (Prop_lut1_I0_O)        0.048     3.522 r  x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix/O
                         net (fo=1, routed)           0.573     4.094    x_cpu_top/CPU/x_cr_had_top/A15d/A56[0]_hold_fix_1
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.898     3.232    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X88Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000     3.232    
                         clock uncertainty            0.035     3.267    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)        -0.015     3.252    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.276ns (11.714%)  route 2.080ns (88.286%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        1.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.225ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.622     1.827    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[6]/Q
                         net (fo=3, routed)           0.248     2.216    x_cpu_top/CPU/x_cr_had_top/A18545/A80[6]
    SLICE_X85Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.261 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_2/O
                         net (fo=1, routed)           0.258     2.519    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_2_n_0
    SLICE_X86Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.564 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[6]_i_1/O
                         net (fo=1, routed)           0.715     3.279    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[2]
    SLICE_X87Y93         LUT1 (Prop_lut1_I0_O)        0.045     3.324 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[28]_0[2]_hold_fix/O
                         net (fo=1, routed)           0.859     4.183    x_cpu_top/CPU/x_cr_had_top/A15d/A18612_reg[28]_0[2]_hold_fix_1_alias
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.891     3.225    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                         clock pessimism              0.000     3.225    
                         clock uncertainty            0.035     3.260    
    SLICE_X86Y73         FDRE (Hold_fdre_C_D)         0.072     3.332    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           4.183    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.273ns (11.758%)  route 2.049ns (88.242%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.630     1.835    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X85Y84         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[25]/Q
                         net (fo=3, routed)           0.521     2.497    x_cpu_top/CPU/x_cr_had_top/A18545/A18612_reg[31]_0[25]
    SLICE_X85Y81         LUT6 (Prop_lut6_I0_O)        0.045     2.542 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_2/O
                         net (fo=1, routed)           0.285     2.827    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_2_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I4_O)        0.045     2.872 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.659     3.531    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[26]
    SLICE_X99Y81         LUT1 (Prop_lut1_I0_O)        0.042     3.573 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[26]_hold_fix/O
                         net (fo=1, routed)           0.584     4.157    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]_hold_fix_1_alias
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.897     3.231    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X86Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.000     3.231    
                         clock uncertainty            0.035     3.266    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.008     3.274    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.274    
                         arrival time                           4.157    
  -------------------------------------------------------------------
                         slack                                  0.882    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       18.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.681ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[15]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.852ns  (logic 0.580ns (1.880%)  route 30.272ns (98.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 55.729 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.616    36.909    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X140Y146       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.636    55.729    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X140Y146       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[15]/C
                         clock pessimism              0.216    55.945    
                         clock uncertainty           -0.035    55.909    
    SLICE_X140Y146       FDCE (Recov_fdce_C_CLR)     -0.319    55.590    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[15]
  -------------------------------------------------------------------
                         required time                         55.590    
                         arrival time                         -36.909    
  -------------------------------------------------------------------
                         slack                                 18.681    

Slack (MET) :             18.754ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[7]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.633ns  (logic 0.580ns (1.893%)  route 30.053ns (98.107%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.668ns = ( 55.668 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.396    36.689    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X139Y147       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.575    55.668    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X139Y147       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[7]/C
                         clock pessimism              0.216    55.884    
                         clock uncertainty           -0.035    55.848    
    SLICE_X139Y147       FDCE (Recov_fdce_C_CLR)     -0.405    55.443    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[7]
  -------------------------------------------------------------------
                         required time                         55.443    
                         arrival time                         -36.689    
  -------------------------------------------------------------------
                         slack                                 18.754    

Slack (MET) :             18.887ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[31]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.498ns  (logic 0.580ns (1.902%)  route 29.918ns (98.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.667ns = ( 55.667 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.262    36.555    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X138Y146       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.574    55.667    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X138Y146       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[31]/C
                         clock pessimism              0.216    55.883    
                         clock uncertainty           -0.035    55.847    
    SLICE_X138Y146       FDCE (Recov_fdce_C_CLR)     -0.405    55.442    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[31]
  -------------------------------------------------------------------
                         required time                         55.442    
                         arrival time                         -36.555    
  -------------------------------------------------------------------
                         slack                                 18.887    

Slack (MET) :             18.913ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[21]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.471ns  (logic 0.580ns (1.903%)  route 29.891ns (98.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 55.666 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.235    36.528    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X138Y142       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.573    55.666    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X138Y142       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[21]/C
                         clock pessimism              0.216    55.882    
                         clock uncertainty           -0.035    55.846    
    SLICE_X138Y142       FDCE (Recov_fdce_C_CLR)     -0.405    55.441    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[21]
  -------------------------------------------------------------------
                         required time                         55.441    
                         arrival time                         -36.528    
  -------------------------------------------------------------------
                         slack                                 18.913    

Slack (MET) :             18.980ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[13]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.553ns  (logic 0.580ns (1.898%)  route 29.973ns (98.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 55.729 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.316    36.610    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X140Y144       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.636    55.729    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X140Y144       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[13]/C
                         clock pessimism              0.216    55.945    
                         clock uncertainty           -0.035    55.909    
    SLICE_X140Y144       FDCE (Recov_fdce_C_CLR)     -0.319    55.590    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[13]
  -------------------------------------------------------------------
                         required time                         55.590    
                         arrival time                         -36.610    
  -------------------------------------------------------------------
                         slack                                 18.980    

Slack (MET) :             19.055ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[29]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.330ns  (logic 0.580ns (1.912%)  route 29.750ns (98.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.667ns = ( 55.667 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.094    36.387    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X138Y143       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.574    55.667    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X138Y143       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[29]/C
                         clock pessimism              0.216    55.883    
                         clock uncertainty           -0.035    55.847    
    SLICE_X138Y143       FDCE (Recov_fdce_C_CLR)     -0.405    55.442    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[29]
  -------------------------------------------------------------------
                         required time                         55.442    
                         arrival time                         -36.387    
  -------------------------------------------------------------------
                         slack                                 19.055    

Slack (MET) :             19.131ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[29]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.317ns  (logic 0.580ns (1.913%)  route 29.737ns (98.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 55.729 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.080    36.374    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X141Y103       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.636    55.729    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/POUT_EHS_OBUF_BUFG
    SLICE_X141Y103       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[29]/C
                         clock pessimism              0.216    55.945    
                         clock uncertainty           -0.035    55.909    
    SLICE_X141Y103       FDCE (Recov_fdce_C_CLR)     -0.405    55.504    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[29]
  -------------------------------------------------------------------
                         required time                         55.504    
                         arrival time                         -36.374    
  -------------------------------------------------------------------
                         slack                                 19.131    

Slack (MET) :             19.191ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[5]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.195ns  (logic 0.580ns (1.921%)  route 29.615ns (98.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.667ns = ( 55.667 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      28.958    36.252    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X139Y144       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.574    55.667    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/POUT_EHS_OBUF_BUFG
    SLICE_X139Y144       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[5]/C
                         clock pessimism              0.216    55.883    
                         clock uncertainty           -0.035    55.847    
    SLICE_X139Y144       FDCE (Recov_fdce_C_CLR)     -0.405    55.442    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata_reg[5]
  -------------------------------------------------------------------
                         required time                         55.442    
                         arrival time                         -36.252    
  -------------------------------------------------------------------
                         slack                                 19.191    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[13]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.317ns  (logic 0.580ns (1.913%)  route 29.737ns (98.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 55.729 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.080    36.374    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X140Y103       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.636    55.729    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/POUT_EHS_OBUF_BUFG
    SLICE_X140Y103       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[13]/C
                         clock pessimism              0.216    55.945    
                         clock uncertainty           -0.035    55.909    
    SLICE_X140Y103       FDCE (Recov_fdce_C_CLR)     -0.319    55.590    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[13]
  -------------------------------------------------------------------
                         required time                         55.590    
                         arrival time                         -36.374    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[5]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        30.317ns  (logic 0.580ns (1.913%)  route 29.737ns (98.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.729ns = ( 55.729 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730     4.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755     6.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456     6.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657     7.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124     7.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      29.080    36.374    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/fsmc_chregc_htfr_vld_i_d0_reg_0
    SLICE_X140Y103       FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.405    51.405 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.597    54.002    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.093 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.636    55.729    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/POUT_EHS_OBUF_BUFG
    SLICE_X140Y103       FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[5]/C
                         clock pessimism              0.216    55.945    
                         clock uncertainty           -0.035    55.909    
    SLICE_X140Y103       FDCE (Recov_fdce_C_CLR)     -0.319    55.590    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata_reg[5]
  -------------------------------------------------------------------
                         required time                         55.590    
                         arrival time                         -36.374    
  -------------------------------------------------------------------
                         slack                                 19.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[0]/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.145     2.383    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]_0
    SLICE_X38Y138        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/POUT_EHS_OBUF_BUFG
    SLICE_X38Y138        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[0]/C
                         clock pessimism             -0.529     1.833    
    SLICE_X38Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[1]/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.145     2.383    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]_0
    SLICE_X38Y138        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/POUT_EHS_OBUF_BUFG
    SLICE_X38Y138        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[1]/C
                         clock pessimism             -0.529     1.833    
    SLICE_X38Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[2]/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.145     2.383    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]_0
    SLICE_X38Y138        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/POUT_EHS_OBUF_BUFG
    SLICE_X38Y138        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[2]/C
                         clock pessimism             -0.529     1.833    
    SLICE_X38Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sclk_in_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.145     2.383    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]_0
    SLICE_X38Y138        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/POUT_EHS_OBUF_BUFG
    SLICE_X38Y138        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]/C
                         clock pessimism             -0.529     1.833    
    SLICE_X38Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[1]/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.145     2.383    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]_0
    SLICE_X38Y138        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/POUT_EHS_OBUF_BUFG
    SLICE_X38Y138        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[1]/C
                         clock pessimism             -0.529     1.833    
    SLICE_X38Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[2]/PRE
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.060%)  route 0.377ns (66.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.145     2.383    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[0]_0
    SLICE_X38Y138        FDPE                                         f  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/POUT_EHS_OBUF_BUFG
    SLICE_X38Y138        FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[2]/C
                         clock pessimism             -0.529     1.833    
    SLICE_X38Y138        FDPE (Remov_fdpe_C_PRE)     -0.095     1.738    x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/sd1_in_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.318%)  route 0.372ns (66.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.141     2.379    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_2
    SLICE_X39Y138        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]/C
                         clock pessimism             -0.542     1.820    
    SLICE_X39Y138        FDCE (Remov_fdce_C_CLR)     -0.092     1.728    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.318%)  route 0.372ns (66.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.141     2.379    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_2
    SLICE_X39Y138        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                         clock pessimism             -0.542     1.820    
    SLICE_X39Y138        FDCE (Remov_fdce_C_CLR)     -0.092     1.728    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.318%)  route 0.372ns (66.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.141     2.379    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_2
    SLICE_X39Y138        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg/C
                         clock pessimism             -0.542     1.820    
    SLICE_X39Y138        FDCE (Remov_fdce_C_CLR)     -0.092     1.728    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/wdt_int_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[2]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.306%)  route 0.449ns (70.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       0.217     2.455    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_2
    SLICE_X40Y139        FDCE                                         f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.888     2.362    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X40Y139        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[2]/C
                         clock pessimism             -0.526     1.836    
    SLICE_X40Y139        FDCE (Remov_fdce_C_CLR)     -0.067     1.769    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.686    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       33.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.710ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        16.308ns  (logic 0.580ns (3.556%)  route 15.728ns (96.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 1006.472 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      15.072   972.365    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X104Y78        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.716  1006.472    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X104Y78        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000  1006.472    
                         clock uncertainty           -0.035  1006.436    
    SLICE_X104Y78        FDCE (Recov_fdce_C_CLR)     -0.361  1006.075    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.075    
                         arrival time                        -972.365    
  -------------------------------------------------------------------
                         slack                                 33.710    

Slack (MET) :             33.752ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        16.308ns  (logic 0.580ns (3.556%)  route 15.728ns (96.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 1006.472 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      15.072   972.365    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X104Y78        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.716  1006.472    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X104Y78        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000  1006.472    
                         clock uncertainty           -0.035  1006.436    
    SLICE_X104Y78        FDCE (Recov_fdce_C_CLR)     -0.319  1006.117    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.117    
                         arrival time                        -972.365    
  -------------------------------------------------------------------
                         slack                                 33.752    

Slack (MET) :             33.752ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        16.308ns  (logic 0.580ns (3.556%)  route 15.728ns (96.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.472ns = ( 1006.472 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      15.072   972.365    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X104Y78        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.716  1006.472    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X104Y78        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000  1006.472    
                         clock uncertainty           -0.035  1006.436    
    SLICE_X104Y78        FDCE (Recov_fdce_C_CLR)     -0.319  1006.117    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                       1006.117    
                         arrival time                        -972.365    
  -------------------------------------------------------------------
                         slack                                 33.752    

Slack (MET) :             33.921ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        16.091ns  (logic 0.580ns (3.605%)  route 15.511ns (96.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.465ns = ( 1006.465 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.854   972.147    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X102Y78        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.709  1006.465    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y78        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000  1006.465    
                         clock uncertainty           -0.035  1006.429    
    SLICE_X102Y78        FDPE (Recov_fdpe_C_PRE)     -0.361  1006.068    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                       1006.068    
                         arrival time                        -972.147    
  -------------------------------------------------------------------
                         slack                                 33.921    

Slack (MET) :             33.923ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        16.091ns  (logic 0.580ns (3.605%)  route 15.511ns (96.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.465ns = ( 1006.465 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.854   972.147    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X103Y78        FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.709  1006.465    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X103Y78        FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism              0.000  1006.465    
                         clock uncertainty           -0.035  1006.429    
    SLICE_X103Y78        FDPE (Recov_fdpe_C_PRE)     -0.359  1006.070    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.070    
                         arrival time                        -972.147    
  -------------------------------------------------------------------
                         slack                                 33.923    

Slack (MET) :             34.029ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        15.940ns  (logic 0.580ns (3.639%)  route 15.360ns (96.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.466ns = ( 1006.466 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.703   971.997    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X103Y79        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.710  1006.466    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X103Y79        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000  1006.466    
                         clock uncertainty           -0.035  1006.430    
    SLICE_X103Y79        FDCE (Recov_fdce_C_CLR)     -0.405  1006.025    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.025    
                         arrival time                        -971.997    
  -------------------------------------------------------------------
                         slack                                 34.029    

Slack (MET) :             34.115ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        15.940ns  (logic 0.580ns (3.639%)  route 15.360ns (96.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.466ns = ( 1006.466 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.703   971.997    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X102Y79        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.710  1006.466    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y79        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000  1006.466    
                         clock uncertainty           -0.035  1006.430    
    SLICE_X102Y79        FDCE (Recov_fdce_C_CLR)     -0.319  1006.111    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                       1006.111    
                         arrival time                        -971.997    
  -------------------------------------------------------------------
                         slack                                 34.115    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 1006.467 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.585   971.878    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X102Y81        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.711  1006.467    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y81        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000  1006.467    
                         clock uncertainty           -0.035  1006.431    
    SLICE_X102Y81        FDCE (Recov_fdce_C_CLR)     -0.361  1006.070    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                       1006.070    
                         arrival time                        -971.878    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.234ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 1006.467 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.585   971.878    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X102Y81        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.711  1006.467    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y81        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000  1006.467    
                         clock uncertainty           -0.035  1006.431    
    SLICE_X102Y81        FDCE (Recov_fdce_C_CLR)     -0.319  1006.112    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.112    
                         arrival time                        -971.878    
  -------------------------------------------------------------------
                         slack                                 34.234    

Slack (MET) :             34.234ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        15.822ns  (logic 0.580ns (3.666%)  route 15.242ns (96.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.467ns = ( 1006.467 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.057ns = ( 956.057 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.475   951.475 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.730   954.205    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   954.301 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       1.755   956.057    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.456   956.513 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.657   957.169    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.124   957.293 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)      14.585   971.878    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X102Y81        FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.445  1001.445 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.220  1004.665    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1004.756 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.711  1006.467    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X102Y81        FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism              0.000  1006.467    
                         clock uncertainty           -0.035  1006.431    
    SLICE_X102Y81        FDCE (Recov_fdce_C_CLR)     -0.319  1006.112    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                       1006.112    
                         arrival time                        -971.878    
  -------------------------------------------------------------------
                         slack                                 34.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.440ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.186ns (2.722%)  route 6.648ns (97.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.417     8.655    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A18597_reg_0
    SLICE_X98Y80         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.035     3.281    
    SLICE_X98Y80         FDCE (Remov_fdce_C_CLR)     -0.067     3.214    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           8.655    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.186ns (2.722%)  route 6.648ns (97.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.417     8.655    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A18597_reg_0
    SLICE_X98Y80         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/A74/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.035     3.281    
    SLICE_X98Y80         FDCE (Remov_fdce_C_CLR)     -0.067     3.214    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           8.655    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.186ns (2.722%)  route 6.648ns (97.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.417     8.655    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18597_reg_0
    SLICE_X98Y80         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.035     3.281    
    SLICE_X98Y80         FDCE (Remov_fdce_C_CLR)     -0.067     3.214    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           8.655    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.186ns (2.722%)  route 6.648ns (97.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.417     8.655    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X98Y80         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.035     3.281    
    SLICE_X98Y80         FDCE (Remov_fdce_C_CLR)     -0.067     3.214    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           8.655    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 0.186ns (2.722%)  route 6.648ns (97.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.417     8.655    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X98Y80         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.912     3.246    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y80         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism              0.000     3.246    
                         clock uncertainty            0.035     3.281    
    SLICE_X98Y80         FDCE (Remov_fdce_C_CLR)     -0.067     3.214    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           8.655    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.463ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK fall@500.000ns - EHS rise@500.000ns)
  Data Path Delay:        6.835ns  (logic 0.186ns (2.721%)  route 6.649ns (97.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 503.245 - 500.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 501.820 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      500.000   500.000 r  
    B17                                               0.000   500.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   500.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243   500.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936   501.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   501.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616   501.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141   501.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232   502.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045   502.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.417   508.655    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X93Y81         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472   500.472 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834   502.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   502.334 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.911   503.245    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X93Y81         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   503.245    
                         clock uncertainty            0.035   503.280    
    SLICE_X93Y81         FDPE (Remov_fdpe_C_PRE)     -0.088   503.192    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                       -503.192    
                         arrival time                         508.655    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.503ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 0.186ns (2.697%)  route 6.712ns (97.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.480     8.718    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X98Y81         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.035     3.282    
    SLICE_X98Y81         FDCE (Remov_fdce_C_CLR)     -0.067     3.215    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.215    
                         arrival time                           8.718    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.507ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 0.186ns (2.697%)  route 6.712ns (97.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.480     8.718    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X98Y81         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X98Y81         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.035     3.282    
    SLICE_X98Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     3.211    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           8.718    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.535ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.186ns (2.694%)  route 6.719ns (97.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.488     8.726    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X97Y81         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.035     3.282    
    SLICE_X97Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           8.726    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.186ns (2.694%)  route 6.719ns (97.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=24585, routed)       0.616     1.820    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X39Y138        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y138        FDCE (Prop_fdce_C_Q)         0.141     1.961 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=12, routed)          0.232     2.193    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X39Y138        LUT2 (Prop_lut2_I0_O)        0.045     2.238 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i_/O
                         net (fo=11865, routed)       6.488     8.726    x_cpu_top/CPU/x_cr_had_top/A15d/A18597_reg
    SLICE_X97Y81         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.834     2.305    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.334 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.913     3.247    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X97Y81         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000     3.247    
                         clock uncertainty            0.035     3.282    
    SLICE_X97Y81         FDCE (Remov_fdce_C_CLR)     -0.092     3.190    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           8.726    
  -------------------------------------------------------------------
                         slack                                  5.535    





