

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Nov 28 16:11:32 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        start_prj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   62|   64|   62|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   15|   17|         5|          -|          -|     3|    no    |
        |- MAC     |   44|   44|         4|          -|          -|    11|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      3|      0|   281|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   400|
|Register         |        -|      -|    940|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      3|    940|   681|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      7|      5|     8|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp_6_fu_564_p2       |     *    |      3|  0|  21|          32|          32|
    |acc_1_fu_569_p2       |     +    |      0|  0|  39|          32|          32|
    |i_2_1_fu_399_p2       |     +    |      0|  0|  15|           5|           3|
    |i_2_2_cast_fu_440_p2  |     +    |      0|  0|  13|           4|           3|
    |i_2_3_fu_490_p2       |     +    |      0|  0|  15|           5|           4|
    |i_2_fu_329_p2         |     +    |      0|  0|  15|           2|           5|
    |i_3_fu_558_p2         |     +    |      0|  0|  15|           5|           2|
    |ap_condition_216      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_478      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_98       |    and   |      0|  0|   8|           1|           1|
    |sel_tmp4_fu_349_p2    |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp_fu_335_p2     |   icmp   |      0|  0|   9|           4|           2|
    |tmp_1_fu_393_p2       |   icmp   |      0|  0|  11|           5|           1|
    |tmp_3_fu_485_p2       |   icmp   |      0|  0|   9|           4|           1|
    |tmp_fu_319_p2         |   icmp   |      0|  0|  11|           5|           1|
    |tmp_s_fu_435_p2       |   icmp   |      0|  0|  11|           5|           1|
    |sel_tmp1_fu_341_p3    |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_355_p3    |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      3|  0| 281|         117|         157|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |UnifiedRetVal_i1_reg_149                    |  33|          6|   32|        192|
    |UnifiedRetVal_i2_reg_166                    |  33|          6|   32|        192|
    |UnifiedRetVal_i3_reg_207                    |  50|         11|   32|        352|
    |UnifiedRetVal_i_reg_132                     |  33|          6|   32|        192|
    |acc_reg_183                                 |   9|          2|   32|         64|
    |ap_NS_fsm                                   |  53|         12|    1|         12|
    |ap_phi_mux_UnifiedRetVal_i1_phi_fu_152_p12  |  33|          6|   32|        192|
    |ap_phi_mux_UnifiedRetVal_i_phi_fu_135_p12   |  33|          6|   32|        192|
    |i_1_reg_196                                 |   9|          2|    5|         10|
    |i_reg_120                                   |   9|          2|    5|         10|
    |shift_reg_0                                 |   9|          2|   32|         64|
    |shift_reg_1                                 |   9|          2|   32|         64|
    |shift_reg_10                                |  15|          3|   32|         96|
    |shift_reg_2                                 |   9|          2|   32|         64|
    |shift_reg_3                                 |   9|          2|   32|         64|
    |shift_reg_4                                 |   9|          2|   32|         64|
    |shift_reg_5                                 |   9|          2|   32|         64|
    |shift_reg_6                                 |   9|          2|   32|         64|
    |shift_reg_7                                 |   9|          2|   32|         64|
    |shift_reg_8                                 |   9|          2|   32|         64|
    |shift_reg_9                                 |   9|          2|   32|         64|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 400|         82|  587|       2144|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i1_reg_149    |  32|   0|   32|          0|
    |UnifiedRetVal_i2_reg_166    |  32|   0|   32|          0|
    |UnifiedRetVal_i3_reg_207    |  32|   0|   32|          0|
    |UnifiedRetVal_i_reg_132     |  32|   0|   32|          0|
    |acc_reg_183                 |  32|   0|   32|          0|
    |ap_CS_fsm                   |  11|   0|   11|          0|
    |c_load_reg_668              |  32|   0|   32|          0|
    |i_1_reg_196                 |   5|   0|    5|          0|
    |i_2_1_reg_591               |   5|   0|    5|          0|
    |i_2_2_cast_reg_604          |   4|   0|    4|          0|
    |i_2_3_reg_617               |   5|   0|    5|          0|
    |i_3_reg_663                 |   5|   0|    5|          0|
    |i_reg_120                   |   5|   0|    5|          0|
    |reg_289                     |  32|   0|   32|          0|
    |reg_295                     |  32|   0|   32|          0|
    |reg_301                     |  32|   0|   32|          0|
    |reg_307                     |  32|   0|   32|          0|
    |reg_313                     |  32|   0|   32|          0|
    |shift_reg_0                 |  32|   0|   32|          0|
    |shift_reg_1                 |  32|   0|   32|          0|
    |shift_reg_10                |  32|   0|   32|          0|
    |shift_reg_1_load_2_reg_627  |  32|   0|   32|          0|
    |shift_reg_2                 |  32|   0|   32|          0|
    |shift_reg_3                 |  32|   0|   32|          0|
    |shift_reg_3_load_1_reg_632  |  32|   0|   32|          0|
    |shift_reg_4                 |  32|   0|   32|          0|
    |shift_reg_5                 |  32|   0|   32|          0|
    |shift_reg_5_load_2_reg_637  |  32|   0|   32|          0|
    |shift_reg_6                 |  32|   0|   32|          0|
    |shift_reg_7                 |  32|   0|   32|          0|
    |shift_reg_7_load_1_reg_642  |  32|   0|   32|          0|
    |shift_reg_8                 |  32|   0|   32|          0|
    |shift_reg_9                 |  32|   0|   32|          0|
    |shift_reg_9_load_2_reg_647  |  32|   0|   32|          0|
    |tmp_2_reg_583               |   4|   0|    4|          0|
    |tmp_6_reg_673               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 940|   0|  940|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      fir     | return value |
|y           | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld    | out |    1|   ap_vld   |       y      |    pointer   |
|c_address0  | out |    4|  ap_memory |       c      |     array    |
|c_ce0       | out |    1|  ap_memory |       c      |     array    |
|c_q0        |  in |   32|  ap_memory |       c      |     array    |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

