Library ieee;
use ieee.std_logic_1164.all;

entity and_3 is
	port(x: in std_logic_vector (2 downto 0); z: out std_logic);
end and_3;

architecture data of and_3 is 

begin
	z <= x(0) and x(1) and x(2);
end data;	