{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736621559564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736621559564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 01:52:39 2025 " "Processing started: Sun Jan 12 01:52:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736621559564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621559564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621559564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736621560117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736621560117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverseinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverseinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverseinput-rtl " "Found design unit 1: reverseinput-rtl" {  } { { "../reverseinput.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverseinput.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568430 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverseinput " "Found entity 1: reverseinput" {  } { { "../reverseinput.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverseinput.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568432 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_RX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568435 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/top_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/top_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART-rtl " "Found design unit 1: TOP_UART-rtl" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568438 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART " "Found entity 1: TOP_UART" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror5_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror5_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror5_32bit-behavior " "Found design unit 1: ror5_32bit-behavior" {  } { { "../ror5_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror5_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568441 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror5_32bit " "Found entity 1: ror5_32bit" {  } { { "../ror5_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror5_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror3_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror3_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror3_32bit-behavior " "Found design unit 1: ror3_32bit-behavior" {  } { { "../ror3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror3_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568444 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror3_32bit " "Found entity 1: ror3_32bit" {  } { { "../ror3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror3_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol11_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol11_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol11_32bit-behavior " "Found design unit 1: rol11_32bit-behavior" {  } { { "../rol11_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol11_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568446 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol11_32bit " "Found entity 1: rol11_32bit" {  } { { "../rol11_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol11_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol9_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol9_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol9_32bit-behavior " "Found design unit 1: rol9_32bit-behavior" {  } { { "../rol9_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol9_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568449 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol9_32bit " "Found entity 1: rol9_32bit" {  } { { "../rol9_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol9_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol6_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol6_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol6_32bit-behavior " "Found design unit 1: rol6_32bit-behavior" {  } { { "../rol6_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol6_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568451 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol6_32bit " "Found entity 1: rol6_32bit" {  } { { "../rol6_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol6_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol3_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol3_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol3_32bit-behavior " "Found design unit 1: rol3_32bit-behavior" {  } { { "../rol3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol3_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568454 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol3_32bit " "Found entity 1: rol3_32bit" {  } { { "../rol3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol3_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol2_32bit-behavior " "Found design unit 1: rol2_32bit-behavior" {  } { { "../rol2_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol2_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568457 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol2_32bit " "Found entity 1: rol2_32bit" {  } { { "../rol2_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol2_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol1_32bit-behavior " "Found design unit 1: rol1_32bit-behavior" {  } { { "../rol1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol1_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568459 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol1_32bit " "Found entity 1: rol1_32bit" {  } { { "../rol1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol1_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverse_32bit_for_lea_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverse_32bit_for_lea_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_32bit_for_LEA_input-rtl " "Found design unit 1: reverse_32bit_for_LEA_input-rtl" {  } { { "../reverse_32bit_for_LEA_input.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverse_32bit_for_LEA_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568462 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_32bit_for_LEA_input " "Found entity 1: reverse_32bit_for_LEA_input" {  } { { "../reverse_32bit_for_LEA_input.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverse_32bit_for_LEA_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_128bit-behavior " "Found design unit 1: register_128bit-behavior" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568464 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_128bit " "Found entity 1: register_128bit" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bit-behavior " "Found design unit 1: register_32bit-behavior" {  } { { "../register_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568467 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../register_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_128bit-rtl " "Found design unit 1: mux2to1_128bit-rtl" {  } { { "../mux2to1_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_128bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568469 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_128bit " "Found entity 1: mux2to1_128bit" {  } { { "../mux2to1_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_128bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_32bit-rtl " "Found design unit 1: mux2to1_32bit-rtl" {  } { { "../mux2to1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568472 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "../mux2to1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/modular_addition_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/modular_addition_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modular_addition_32bit-rtl " "Found design unit 1: modular_addition_32bit-rtl" {  } { { "../modular_addition_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/modular_addition_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568475 ""} { "Info" "ISGN_ENTITY_NAME" "1 modular_addition_32bit " "Found entity 1: modular_addition_32bit" {  } { { "../modular_addition_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/modular_addition_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/lea_encrypt_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/lea_encrypt_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lea_encrypt_fsm-behavior " "Found design unit 1: lea_encrypt_fsm-behavior" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568477 ""} { "Info" "ISGN_ENTITY_NAME" "1 lea_encrypt_fsm " "Found entity 1: lea_encrypt_fsm" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cypher_block_tb-bench " "Found design unit 1: cypher_block_tb-bench" {  } { { "../cypher_block_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568480 ""} { "Info" "ISGN_ENTITY_NAME" "1 cypher_block_tb " "Found entity 1: cypher_block_tb" {  } { { "../cypher_block_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cypher_block-rtl " "Found design unit 1: cypher_block-rtl" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568485 ""} { "Info" "ISGN_ENTITY_NAME" "1 cypher_block " "Found entity 1: cypher_block" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/counter_24_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/counter_24_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24_32bit-rtl " "Found design unit 1: counter_24_32bit-rtl" {  } { { "../counter_24_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/counter_24_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568490 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_24_32bit " "Found entity 1: counter_24_32bit" {  } { { "../counter_24_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/counter_24_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB_tb-bench " "Found design unit 1: CFB_tb-bench" {  } { { "../CFB_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568494 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB_tb " "Found entity 1: CFB_tb" {  } { { "../CFB_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB-rtl " "Found design unit 1: CFB-rtl" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568498 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB " "Found entity 1: CFB" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/bitwise_xor_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/bitwise_xor_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_xor_32bit-behavior " "Found design unit 1: bitwise_xor_32bit-behavior" {  } { { "../bitwise_xor_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/bitwise_xor_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568502 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor_32bit " "Found entity 1: bitwise_xor_32bit" {  } { { "../bitwise_xor_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/bitwise_xor_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736621568502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UART " "Elaborating entity \"TOP_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736621568571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_DV TOP_UART.vhd(27) " "Verilog HDL or VHDL warning at TOP_UART.vhd(27): object \"s_RX_DV\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736621568573 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_Byte TOP_UART.vhd(29) " "Verilog HDL or VHDL warning at TOP_UART.vhd(29): object \"s_RX_Byte\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736621568573 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Active TOP_UART.vhd(50) " "Verilog HDL or VHDL warning at TOP_UART.vhd(50): object \"s_TX_Active\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736621568573 "|TOP_UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TOP_UART.vhd(227) " "VHDL Process Statement warning at TOP_UART.vhd(227): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736621568581 "|TOP_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../TOP_UART.vhd" "UART_RX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../TOP_UART.vhd" "UART_TX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(34) " "Verilog HDL or VHDL warning at UART_TX.vhd(34): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_TX.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736621568608 "|TOP_UART|UART_TX:UART_TX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFB CFB:CFB_inst " "Elaborating entity \"CFB\" for hierarchy \"CFB:CFB_inst\"" {  } { { "../TOP_UART.vhd" "CFB_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568611 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STOP_LEA CFB.vhd(50) " "VHDL Signal Declaration warning at CFB.vhd(50): used explicit default value for signal \"STOP_LEA\" because signal was never assigned a value" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736621568612 "|TOP_UART|CFB:CFB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_128bit CFB:CFB_inst\|register_128bit:Key " "Elaborating entity \"register_128bit\" for hierarchy \"CFB:CFB_inst\|register_128bit:Key\"" {  } { { "../CFB.vhd" "Key" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_128bit CFB:CFB_inst\|mux2to1_128bit:IVMUX " "Elaborating entity \"mux2to1_128bit\" for hierarchy \"CFB:CFB_inst\|mux2to1_128bit:IVMUX\"" {  } { { "../CFB.vhd" "IVMUX" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cypher_block CFB:CFB_inst\|cypher_block:cypher_block_inst " "Elaborating entity \"cypher_block\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\"" {  } { { "../CFB.vhd" "cypher_block_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568658 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_0 cypher_block.vhd(141) " "VHDL Signal Declaration warning at cypher_block.vhd(141): used explicit default value for signal \"delta_0\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736621568662 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_1 cypher_block.vhd(142) " "VHDL Signal Declaration warning at cypher_block.vhd(142): used explicit default value for signal \"delta_1\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736621568662 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_2 cypher_block.vhd(143) " "VHDL Signal Declaration warning at cypher_block.vhd(143): used explicit default value for signal \"delta_2\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736621568662 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_3 cypher_block.vhd(144) " "VHDL Signal Declaration warning at cypher_block.vhd(144): used explicit default value for signal \"delta_3\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736621568662 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_not_used_signal cypher_block.vhd(239) " "Verilog HDL or VHDL warning at cypher_block.vhd(239): object \"count_not_used_signal\" assigned a value but never read" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736621568662 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_32bit_for_LEA_input CFB:CFB_inst\|cypher_block:cypher_block_inst\|reverse_32bit_for_LEA_input:K_0 " "Elaborating entity \"reverse_32bit_for_LEA_input\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|reverse_32bit_for_LEA_input:K_0\"" {  } { { "../cypher_block.vhd" "K_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lea_encrypt_fsm CFB:CFB_inst\|cypher_block:cypher_block_inst\|lea_encrypt_fsm:CONTROL_CIRCUIT " "Elaborating entity \"lea_encrypt_fsm\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|lea_encrypt_fsm:CONTROL_CIRCUIT\"" {  } { { "../cypher_block.vhd" "CONTROL_CIRCUIT" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P_MUX lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"P_MUX\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "K_MUX lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"K_MUX\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_MUX lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"C_MUX\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "En_Reg_All lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"En_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "En_Counter lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"En_Counter\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Res_Counter lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"Res_Counter\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Res_Reg_All lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"Res_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736621568673 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res_Reg_All lea_encrypt_fsm.vhd(61) " "Inferred latch for \"Res_Reg_All\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res_Counter lea_encrypt_fsm.vhd(61) " "Inferred latch for \"Res_Counter\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En_Counter lea_encrypt_fsm.vhd(61) " "Inferred latch for \"En_Counter\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En_Reg_All lea_encrypt_fsm.vhd(61) " "Inferred latch for \"En_Reg_All\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_MUX lea_encrypt_fsm.vhd(61) " "Inferred latch for \"C_MUX\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K_MUX lea_encrypt_fsm.vhd(61) " "Inferred latch for \"K_MUX\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_MUX lea_encrypt_fsm.vhd(61) " "Inferred latch for \"P_MUX\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621568674 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|counter_24_32bit:counter_24_32bit_inst " "Elaborating entity \"counter_24_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|counter_24_32bit:counter_24_32bit_inst\"" {  } { { "../cypher_block.vhd" "counter_24_32bit_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|register_32bit:REG_C0 " "Elaborating entity \"register_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|register_32bit:REG_C0\"" {  } { { "../cypher_block.vhd" "REG_C0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|mux2to1_32bit:C_MUX0 " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|mux2to1_32bit:C_MUX0\"" {  } { { "../cypher_block.vhd" "C_MUX0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol1_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol1_32bit:ROL1_CMUX_0 " "Elaborating entity \"rol1_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol1_32bit:ROL1_CMUX_0\"" {  } { { "../cypher_block.vhd" "ROL1_CMUX_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol2_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol2_32bit:ROL2_T2 " "Elaborating entity \"rol2_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol2_32bit:ROL2_T2\"" {  } { { "../cypher_block.vhd" "ROL2_T2" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol3_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol3_32bit:ROL3_T3 " "Elaborating entity \"rol3_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol3_32bit:ROL3_T3\"" {  } { { "../cypher_block.vhd" "ROL3_T3" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modular_addition_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|modular_addition_32bit:MOD_ADDITION_T0 " "Elaborating entity \"modular_addition_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|modular_addition_32bit:MOD_ADDITION_T0\"" {  } { { "../cypher_block.vhd" "MOD_ADDITION_T0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol6_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol6_32bit:ROL6_MOD_ADDITION_T2 " "Elaborating entity \"rol6_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol6_32bit:ROL6_MOD_ADDITION_T2\"" {  } { { "../cypher_block.vhd" "ROL6_MOD_ADDITION_T2" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol11_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol11_32bit:ROL11_MOD_ADDITION_T3 " "Elaborating entity \"rol11_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol11_32bit:ROL11_MOD_ADDITION_T3\"" {  } { { "../cypher_block.vhd" "ROL11_MOD_ADDITION_T3" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_xor_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|bitwise_xor_32bit:XOR_X0_RK_0 " "Elaborating entity \"bitwise_xor_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|bitwise_xor_32bit:XOR_X0_RK_0\"" {  } { { "../cypher_block.vhd" "XOR_X0_RK_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol9_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol9_32bit:ROL9_TO_PMUX_0 " "Elaborating entity \"rol9_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol9_32bit:ROL9_TO_PMUX_0\"" {  } { { "../cypher_block.vhd" "ROL9_TO_PMUX_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror5_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror5_32bit:ROR5_TO_PMUX_1 " "Elaborating entity \"ror5_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror5_32bit:ROR5_TO_PMUX_1\"" {  } { { "../cypher_block.vhd" "ROR5_TO_PMUX_1" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror3_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror3_32bit:ROR3_TO_PMUX_2 " "Elaborating entity \"ror3_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror3_32bit:ROR3_TO_PMUX_2\"" {  } { { "../cypher_block.vhd" "ROR3_TO_PMUX_2" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverseinput reverseinput:RX_BLOCK_REVERSE " "Elaborating entity \"reverseinput\" for hierarchy \"reverseinput:RX_BLOCK_REVERSE\"" {  } { { "../TOP_UART.vhd" "RX_BLOCK_REVERSE" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621568730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736621570086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736621570844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736621570844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2003 " "Implemented 2003 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736621570977 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736621570977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1995 " "Implemented 1995 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736621570977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736621570977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736621571006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 01:52:51 2025 " "Processing ended: Sun Jan 12 01:52:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736621571006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736621571006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736621571006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736621571006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736621572370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736621572371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 01:52:51 2025 " "Processing started: Sun Jan 12 01:52:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736621572371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736621572371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736621572371 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736621572544 ""}
{ "Info" "0" "" "Project  = TOP_UART" {  } {  } 0 0 "Project  = TOP_UART" 0 0 "Fitter" 0 0 1736621572544 ""}
{ "Info" "0" "" "Revision = TOP_UART" {  } {  } 0 0 "Revision = TOP_UART" 0 0 "Fitter" 0 0 1736621572544 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736621572614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736621572615 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOP_UART EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"TOP_UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736621572629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736621572666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736621572667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736621572760 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736621572767 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736621572973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736621572973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736621572973 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736621572973 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736621572977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736621572977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736621572977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736621572977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/progams/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736621572977 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736621572977 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736621572979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_UART.sdc " "Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736621573476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736621573476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736621573496 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1736621573496 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736621573497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736621573633 ""}  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736621573633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~0 " "Destination node register_128bit:Plaintext_REG\|temp_data~0" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data\[46\]~1 " "Destination node register_128bit:Plaintext_REG\|temp_data\[46\]~1" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~2 " "Destination node register_128bit:Plaintext_REG\|temp_data~2" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~3 " "Destination node register_128bit:Plaintext_REG\|temp_data~3" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~4 " "Destination node register_128bit:Plaintext_REG\|temp_data~4" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~5 " "Destination node register_128bit:Plaintext_REG\|temp_data~5" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~6 " "Destination node register_128bit:Plaintext_REG\|temp_data~6" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~7 " "Destination node register_128bit:Plaintext_REG\|temp_data~7" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~8 " "Destination node register_128bit:Plaintext_REG\|temp_data~8" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_128bit:Plaintext_REG\|temp_data~9 " "Destination node register_128bit:Plaintext_REG\|temp_data~9" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 2634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736621573633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736621573633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736621573633 ""}  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736621573633 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736621573882 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736621573885 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736621573885 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736621573889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736621573896 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736621573902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736621573902 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736621573905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736621573975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736621573979 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736621573979 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736621574019 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736621574025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736621574413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736621574704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736621574721 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736621577422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736621577422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736621577739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736621578695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736621578695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736621579732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736621579732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736621579735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736621579843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736621579858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736621580092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736621580093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736621580383 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736621580879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/output_files/TOP_UART.fit.smsg " "Generated suppressed messages file D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/output_files/TOP_UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736621581228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5509 " "Peak virtual memory: 5509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736621581705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 01:53:01 2025 " "Processing ended: Sun Jan 12 01:53:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736621581705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736621581705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736621581705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736621581705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736621582718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736621582718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 01:53:02 2025 " "Processing started: Sun Jan 12 01:53:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736621582718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736621582718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736621582718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736621583109 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736621583364 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736621583375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736621583493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 01:53:03 2025 " "Processing ended: Sun Jan 12 01:53:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736621583493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736621583493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736621583493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736621583493 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736621584125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736621584779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736621584780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 01:53:04 2025 " "Processing started: Sun Jan 12 01:53:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736621584780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736621584780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TOP_UART -c TOP_UART " "Command: quartus_sta TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736621584780 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736621584956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736621585239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736621585239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621585278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621585278 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_UART.sdc " "Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736621585458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621585459 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736621585465 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621585465 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736621585476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621585476 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736621585477 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736621585485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736621585572 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736621585572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.664 " "Worst-case setup slack is -10.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.664           -4959.314 i_clk  " "  -10.664           -4959.314 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621585575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 i_clk  " "    0.452               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621585582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736621585590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736621585593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1848.367 i_clk  " "   -3.000           -1848.367 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621585600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621585600 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736621585646 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621585646 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736621585650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736621585666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736621586003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621586132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736621586149 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736621586149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.654 " "Worst-case setup slack is -9.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.654           -4572.080 i_clk  " "   -9.654           -4572.080 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621586152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 i_clk  " "    0.401               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621586160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736621586167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736621586170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1848.367 i_clk  " "   -3.000           -1848.367 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621586178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736621586225 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621586225 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736621586228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621586341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736621586347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736621586347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.209 " "Worst-case setup slack is -4.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.209           -1523.350 i_clk  " "   -4.209           -1523.350 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621586349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 i_clk  " "    0.186               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621586358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736621586365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736621586369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1325.750 i_clk  " "   -3.000           -1325.750 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736621586377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736621586377 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736621586427 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736621586427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736621586684 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736621586685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736621586752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 01:53:06 2025 " "Processing ended: Sun Jan 12 01:53:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736621586752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736621586752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736621586752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736621586752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1736621587689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736621587690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 01:53:07 2025 " "Processing started: Sun Jan 12 01:53:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736621587690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736621587690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736621587690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736621588288 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TOP_UART.vo D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/simulation/questa/ simulation " "Generated file TOP_UART.vo in folder \"D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/QUARTUS/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736621588503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736621588535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 01:53:08 2025 " "Processing ended: Sun Jan 12 01:53:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736621588535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736621588535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736621588535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736621588535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736621589139 ""}
