This was to be implemented in Verilog using ModelSim.

![alt text](Lab 1/lab1.png "Description goes here")
