# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# DFF.v  DL.v  transcript            
vlog DFF.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:23:17 on Sep 10,2025
# vlog -reportprogress 300 DFF.v "+acc" 
# -- Compiling module DFF
# -- Compiling module DFF_tb
# 
# Top level modules:
# 	DFF_tb
# End time: 19:23:18 on Sep 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim DFF_tb
# vsim DFF_tb 
# Start time: 19:23:27 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: DFF.v(7): Module 'DL' is not defined.
# ** Error: DFF.v(8): Module 'DL' is not defined.
# Optimization failed
# Error loading design
# End time: 19:23:27 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog DFF.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:24:03 on Sep 10,2025
# vlog -reportprogress 300 DFF.v "+acc" 
# -- Compiling module DL
# -- Compiling module DL_tb
# -- Compiling module DFF
# -- Compiling module DFF_tb
# 
# Top level modules:
# 	DL_tb
# 	DFF_tb
# End time: 19:24:03 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim DFF_tb
# vsim DFF_tb 
# Start time: 19:24:04 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.DFF_tb(fast)
# Loading work.DFF(fast)
# Loading work.DL(fast)
add wave *
run -all
# clk=0 d=x Q=0 Qbar=1 rst=0 Time=                   0
# clk=1 d=1 Q=0 Qbar=1 rst=1 Time=                  10
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  20
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  30
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  40
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  50
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  60
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  70
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  80
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  90
# ** Note: $stop    : DFF.v(35)
#    Time: 100 ns  Iteration: 0  Instance: /DFF_tb
# Break in Module DFF_tb at DFF.v line 35
vlog DFF.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:25:53 on Sep 10,2025
# vlog -reportprogress 300 DFF.v "+acc" 
# -- Compiling module DL
# -- Compiling module DL_tb
# -- Compiling module DFF
# -- Compiling module DFF_tb
# 
# Top level modules:
# 	DL_tb
# 	DFF_tb
# End time: 19:25:54 on Sep 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim DFF_tb
# End time: 19:26:02 on Sep 10,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim DFF_tb 
# Start time: 19:26:02 on Sep 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.DFF_tb(fast)
# Loading work.DFF(fast)
# Loading work.DL(fast)
add wave *
run -all
# clk=0 d=x Q=0 Qbar=1 rst=0 Time=                   0
# clk=0 d=x Q=0 Qbar=1 rst=1 Time=                   7
# clk=0 d=0 Q=0 Qbar=1 rst=1 Time=                   9
# clk=1 d=0 Q=0 Qbar=1 rst=1 Time=                  10
# clk=1 d=1 Q=0 Qbar=1 rst=1 Time=                  11
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  20
# clk=0 d=0 Q=1 Qbar=0 rst=1 Time=                  23
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  25
# clk=0 d=0 Q=1 Qbar=0 rst=1 Time=                  29
# clk=1 d=0 Q=1 Qbar=0 rst=1 Time=                  30
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  31
# clk=1 d=0 Q=1 Qbar=0 rst=1 Time=                  35
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  37
# clk=1 d=0 Q=1 Qbar=0 rst=1 Time=                  39
# clk=0 d=0 Q=0 Qbar=1 rst=1 Time=                  40
# clk=0 d=1 Q=0 Qbar=1 rst=1 Time=                  41
# clk=0 d=0 Q=0 Qbar=1 rst=1 Time=                  43
# clk=0 d=1 Q=0 Qbar=1 rst=1 Time=                  45
# clk=1 d=1 Q=0 Qbar=1 rst=1 Time=                  50
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  60
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  70
# clk=0 d=1 Q=1 Qbar=0 rst=1 Time=                  80
# clk=1 d=1 Q=1 Qbar=0 rst=1 Time=                  90
# ** Note: $stop    : DFF.v(36)
#    Time: 100 ns  Iteration: 0  Instance: /DFF_tb
# Break in Module DFF_tb at DFF.v line 36
quit -sim
# End time: 19:37:21 on Sep 10,2025, Elapsed time: 0:11:19
# Errors: 0, Warnings: 0
