static inline u32\r\ngm204_sor_soff(struct nvkm_output_dp *outp)\r\n{\r\nreturn (ffs(outp->base.info.or) - 1) * 0x800;\r\n}\r\nstatic inline u32\r\ngm204_sor_loff(struct nvkm_output_dp *outp)\r\n{\r\nreturn gm204_sor_soff(outp) + !(outp->base.info.sorconf.link & 1) * 0x80;\r\n}\r\nvoid\r\ngm204_sor_magic(struct nvkm_output *outp)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nvkm_disp(outp);\r\nconst u32 soff = outp->or * 0x100;\r\nconst u32 data = outp->or + 1;\r\nif (outp->info.sorconf.link & 1)\r\nnv_mask(priv, 0x612308 + soff, 0x0000001f, 0x00000000 | data);\r\nif (outp->info.sorconf.link & 2)\r\nnv_mask(priv, 0x612388 + soff, 0x0000001f, 0x00000010 | data);\r\n}\r\nstatic inline u32\r\ngm204_sor_dp_lane_map(struct nv50_disp_priv *priv, u8 lane)\r\n{\r\nreturn lane * 0x08;\r\n}\r\nstatic int\r\ngm204_sor_dp_pattern(struct nvkm_output_dp *outp, int pattern)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nvkm_disp(outp);\r\nconst u32 soff = gm204_sor_soff(outp);\r\nconst u32 data = 0x01010101 * pattern;\r\nif (outp->base.info.sorconf.link & 1)\r\nnv_mask(priv, 0x61c110 + soff, 0x0f0f0f0f, data);\r\nelse\r\nnv_mask(priv, 0x61c12c + soff, 0x0f0f0f0f, data);\r\nreturn 0;\r\n}\r\nstatic int\r\ngm204_sor_dp_lnk_pwr(struct nvkm_output_dp *outp, int nr)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nvkm_disp(outp);\r\nconst u32 soff = gm204_sor_soff(outp);\r\nconst u32 loff = gm204_sor_loff(outp);\r\nu32 mask = 0, i;\r\nfor (i = 0; i < nr; i++)\r\nmask |= 1 << (gm204_sor_dp_lane_map(priv, i) >> 3);\r\nnv_mask(priv, 0x61c130 + loff, 0x0000000f, mask);\r\nnv_mask(priv, 0x61c034 + soff, 0x80000000, 0x80000000);\r\nnv_wait(priv, 0x61c034 + soff, 0x80000000, 0x00000000);\r\nreturn 0;\r\n}\r\nstatic int\r\ngm204_sor_dp_drv_ctl(struct nvkm_output_dp *outp,\r\nint ln, int vs, int pe, int pc)\r\n{\r\nstruct nv50_disp_priv *priv = (void *)nvkm_disp(outp);\r\nstruct nvkm_bios *bios = nvkm_bios(priv);\r\nconst u32 shift = gm204_sor_dp_lane_map(priv, ln);\r\nconst u32 loff = gm204_sor_loff(outp);\r\nu32 addr, data[4];\r\nu8 ver, hdr, cnt, len;\r\nstruct nvbios_dpout info;\r\nstruct nvbios_dpcfg ocfg;\r\naddr = nvbios_dpout_match(bios, outp->base.info.hasht,\r\noutp->base.info.hashm,\r\n&ver, &hdr, &cnt, &len, &info);\r\nif (!addr)\r\nreturn -ENODEV;\r\naddr = nvbios_dpcfg_match(bios, addr, pc, vs, pe,\r\n&ver, &hdr, &cnt, &len, &ocfg);\r\nif (!addr)\r\nreturn -EINVAL;\r\ndata[0] = nv_rd32(priv, 0x61c118 + loff) & ~(0x000000ff << shift);\r\ndata[1] = nv_rd32(priv, 0x61c120 + loff) & ~(0x000000ff << shift);\r\ndata[2] = nv_rd32(priv, 0x61c130 + loff);\r\nif ((data[2] & 0x0000ff00) < (ocfg.tx_pu << 8) || ln == 0)\r\ndata[2] = (data[2] & ~0x0000ff00) | (ocfg.tx_pu << 8);\r\nnv_wr32(priv, 0x61c118 + loff, data[0] | (ocfg.dc << shift));\r\nnv_wr32(priv, 0x61c120 + loff, data[1] | (ocfg.pe << shift));\r\nnv_wr32(priv, 0x61c130 + loff, data[2] | (ocfg.tx_pu << 8));\r\ndata[3] = nv_rd32(priv, 0x61c13c + loff) & ~(0x000000ff << shift);\r\nnv_wr32(priv, 0x61c13c + loff, data[3] | (ocfg.pc << shift));\r\nreturn 0;\r\n}
