{:input (genetic.crossover/dumb-crossover 1381248800 (genetic.mutation/change-constant-value 400638114 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif"))) (genetic.mutation/change-constant-value 1188062121 (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_24, wire1_28, wire2_35, wire3_46, wire4_56, \\wire:missing_edge , wire6_60, wire7_90, wire8_29, wire10_90, wire11_90, wire12_57, \\wire58_39_54_50_31_33_36_43_25_66_:missing , wire62_87, wire63_90, wire67_90, wire69_90, wire70_92, wire72_90, wire73_90);\n  wire \\:missing_edge ;\n  input wire0_24;\n  wire wire0_24;\n  wire wire103_104;\n  output wire10_90;\n  wire wire10_90;\n  output wire11_90;\n  wire wire11_90;\n  output wire12_57;\n  wire wire12_57;\n  wire wire14;\n  wire wire15_51;\n  wire wire15_53;\n  wire wire15_54;\n  wire wire16_58;\n  wire wire16_90;\n  wire wire17_60;\n  wire wire17_90;\n  wire \\wire17_:missing ;\n  wire wire18_31;\n  wire wire19_35;\n  wire wire19_36;\n  input wire1_28;\n  wire wire1_28;\n  wire wire20_40;\n  wire wire20_42;\n  wire wire20_43;\n  wire wire21_44;\n  wire wire21_46;\n  wire wire21_90;\n  wire wire22_48;\n  wire \\wire23_:missing ;\n  input wire2_35;\n  wire wire2_35;\n  wire \\wire37_:missing ;\n  input wire3_46;\n  wire wire3_46;\n  wire wire40_41;\n  wire wire44_45;\n  wire \\wire48_:missing ;\n  input wire4_56;\n  wire wire4_56;\n  wire wire51_52;\n  input \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  wire \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  input wire62_87;\n  wire wire62_87;\n  input wire63_90;\n  wire wire63_90;\n  wire wire66_105;\n  output wire67_90;\n  wire wire67_90;\n  output wire69_90;\n  wire wire69_90;\n  input wire6_60;\n  wire wire6_60;\n  output wire70_92;\n  wire wire70_92;\n  output wire72_90;\n  wire wire72_90;\n  output wire73_90;\n  wire wire73_90;\n  wire wire77_90;\n  wire wire78_100;\n  wire wire78_102;\n  wire wire79_103;\n  wire wire79_105;\n  output wire7_90;\n  wire wire7_90;\n  wire wire80_86;\n  wire wire80_88;\n  wire wire81_90;\n  wire wire82_102;\n  wire wire82_106;\n  wire wire82_107;\n  wire wire82_109;\n  wire wire82_23;\n  wire wire82_26;\n  wire wire82_29;\n  wire wire82_30;\n  wire wire82_37;\n  wire wire82_38;\n  wire wire82_42;\n  wire wire82_47;\n  wire wire82_53;\n  wire wire82_55;\n  wire wire82_59;\n  wire wire82_90;\n  wire wire82_94;\n  wire wire82_95;\n  wire wire83_90;\n  wire wire83_99;\n  wire \\wire86_:missing ;\n  wire \\wire89_:missing ;\n  output wire8_29;\n  wire wire8_29;\n  wire \\wire96_90_88_:missing_85_112_108 ;\n  wire \\wire97_:missing ;\n  wire \\wire99_:missing ;\n  wire \\wire:missing_101 ;\n  wire \\wire:missing_107 ;\n  wire \\wire:missing_111 ;\n  wire \\wire:missing_112 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_34 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_56 ;\n  wire \\wire:missing_59 ;\n  wire \\wire:missing_84 ;\n  wire \\wire:missing_93 ;\n  wire \\wire:missing_94 ;\n  wire \\wire:missing_98 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire15_51 = 4'h8 >> { wire15_54, wire15_53 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire16_58, wire16_90 };\n  assign \\wire17_:missing  = 4'h8 >> { wire17_90, wire17_60 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire18_31, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire77_90, \\wire:missing_edge  };\n  assign wire78_100 = 4'h8 >> { \\wire:missing_edge , wire78_102 };\n  assign wire79_103 = 4'h8 >> { \\wire:missing_edge , wire79_105 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire19_36, wire19_35 };\n  assign wire80_86 = 4'h8 >> { wire80_88, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire81_90, wire81_90 };\n  assign wire82_42 = 4'h8 >> { wire82_90, wire82_90 };\n  assign wire83_99 = 4'h8 >> { wire83_90, wire83_90 };\n  assign wire20_40 = 4'h8 >> { wire20_43, wire20_42 };\n  assign wire21_44 = 4'h8 >> { wire21_90, wire21_46 };\n  assign wire22_48 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire14 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_112  = \\wire96_90_88_:missing_85_112_108 ;\n  assign \\wire:missing_111  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire82_109;\n  assign \\wire:missing_edge  = \\wire96_90_88_:missing_85_112_108 ;\n  assign \\wire:missing_107  = wire82_107;\n  assign \\wire:missing_edge  = wire82_106;\n  assign wire79_105 = wire66_105;\n  assign \\wire:missing_edge  = wire103_104;\n  assign wire103_104 = wire79_103;\n  assign wire78_102 = wire82_102;\n  assign \\wire:missing_101  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire78_100;\n  assign \\wire99_:missing  = wire83_99;\n  assign \\wire:missing_98  = \\wire:missing_edge ;\n  assign \\wire97_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire96_90_88_:missing_85_112_108 ;\n  assign \\wire:missing_edge  = wire82_95;\n  assign \\wire:missing_94  = wire82_94;\n  assign \\wire:missing_93  = \\wire:missing_edge ;\n  assign wire70_92 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire7_90 = wire63_90;\n  assign \\wire89_:missing  = \\wire:missing_edge ;\n  assign wire80_88 = \\wire96_90_88_:missing_85_112_108 ;\n  assign \\wire:missing_edge  = wire62_87;\n  assign \\wire86_:missing  = wire80_86;\n  assign \\wire:missing_edge  = \\wire96_90_88_:missing_85_112_108 ;\n  assign \\wire:missing_84  = \\wire:missing_edge ;\n  assign wire17_60 = wire6_60;\n  assign \\wire:missing_59  = wire82_59;\n  assign wire16_58 = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign wire12_57 = \\wire:missing_edge ;\n  assign \\wire:missing_56  = wire4_56;\n  assign \\wire:missing_edge  = wire82_55;\n  assign wire15_54 = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign wire15_53 = wire82_53;\n  assign \\wire:missing_52  = wire51_52;\n  assign wire51_52 = wire15_51;\n  assign \\wire:missing_edge  = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire48_:missing  = wire22_48;\n  assign \\wire:missing_edge  = wire82_47;\n  assign wire21_46 = wire3_46;\n  assign \\wire:missing_edge  = wire44_45;\n  assign wire44_45 = wire21_44;\n  assign wire20_43 = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign wire20_42 = wire82_42;\n  assign \\wire:missing_41  = wire40_41;\n  assign wire40_41 = wire20_40;\n  assign \\wire:missing_39  = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign \\wire:missing_38  = wire82_38;\n  assign \\wire37_:missing  = wire82_37;\n  assign wire19_36 = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign wire19_35 = wire2_35;\n  assign \\wire:missing_34  = \\wire:missing_edge ;\n  assign \\wire:missing_33  = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign \\wire:missing_32  = \\wire:missing_edge ;\n  assign wire18_31 = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign \\wire:missing_edge  = wire82_30;\n  assign wire8_29 = wire82_29;\n  assign \\wire:missing_28  = wire1_28;\n  assign \\wire:missing_27  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire82_26;\n  assign \\wire:missing_25  = \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  assign \\wire:missing_24  = wire0_24;\n  assign \\wire23_:missing  = wire82_23;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:3.1-212.10\" *)\nmodule postsynth(wire0_24, wire1_28, wire2_35, wire3_46, wire4_56, \\wire:missing_edge , wire6_60, wire7_90, wire8_29, wire10_90, wire11_90, wire12_57, \\wire58_39_54_50_31_33_36_43_25_66_:missing , wire62_87, wire63_90, wire67_90, wire69_90, wire70_92, wire72_90, wire73_90);\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:5.9-5.17\" *)\n  input wire0_24;\n  wire wire0_24;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:7.8-7.19\" *)\n  wire wire103_104;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:8.10-8.19\" *)\n  output wire10_90;\n  wire wire10_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:10.10-10.19\" *)\n  output wire11_90;\n  wire wire11_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:12.10-12.19\" *)\n  output wire12_57;\n  wire wire12_57;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:14.8-14.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:17.8-17.17\" *)\n  wire wire15_54;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:18.8-18.17\" *)\n  wire wire16_58;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:20.8-20.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire17_60;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:23.8-23.17\" *)\n  wire wire18_31;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:24.8-24.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire19_35;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:25.8-25.17\" *)\n  wire wire19_36;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:26.9-26.17\" *)\n  input wire1_28;\n  wire wire1_28;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:30.8-30.17\" *)\n  wire wire20_43;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:31.8-31.17\" *)\n  wire wire21_44;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:32.8-32.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire21_46;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:34.8-34.17\" *)\n  wire wire22_48;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:36.9-36.17\" *)\n  input wire2_35;\n  wire wire2_35;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:39.9-39.17\" *)\n  input wire3_46;\n  wire wire3_46;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:42.8-42.17\" *)\n  wire wire44_45;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:43.8-43.24\" *)\n  wire \\wire48_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:44.9-44.17\" *)\n  input wire4_56;\n  wire wire4_56;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:47.9-47.52\" *)\n  input \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  wire \\wire58_39_54_50_31_33_36_43_25_66_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:49.9-49.18\" *)\n  input wire62_87;\n  wire wire62_87;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:51.9-51.18\" *)\n  input wire63_90;\n  wire wire63_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:54.10-54.19\" *)\n  output wire67_90;\n  wire wire67_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:56.10-56.19\" *)\n  output wire69_90;\n  wire wire69_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:58.9-58.17\" *)\n  input wire6_60;\n  wire wire6_60;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:60.10-60.19\" *)\n  output wire70_92;\n  wire wire70_92;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:62.10-62.19\" *)\n  output wire72_90;\n  wire wire72_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:64.10-64.19\" *)\n  output wire73_90;\n  wire wire73_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:67.8-67.18\" *)\n  wire wire78_100;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:69.8-69.18\" *)\n  wire wire79_103;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:71.10-71.18\" *)\n  output wire7_90;\n  wire wire7_90;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:73.8-73.17\" *)\n  wire wire80_86;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:74.8-74.17\" *)\n  wire wire80_88;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:77.8-77.18\" *)\n  wire wire82_106;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:79.8-79.18\" *)\n  wire wire82_109;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:81.8-81.17\" *)\n  wire wire82_26;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:82.8-82.17\" *)\n  wire wire82_29;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:83.8-83.17\" *)\n  wire wire82_30;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:87.8-87.17\" *)\n  wire wire82_47;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:89.8-89.17\" *)\n  wire wire82_55;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:93.8-93.17\" *)\n  wire wire82_95;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:96.8-96.24\" *)\n  wire \\wire86_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:97.8-97.24\" *)\n  wire \\wire89_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:98.10-98.18\" *)\n  output wire8_29;\n  wire wire8_29;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:100.8-100.41\" *)\n  wire \\wire96_90_88_:missing_85_112_108 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:101.8-101.24\" *)\n  wire \\wire97_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:103.8-103.25\" *)\n  wire \\wire:missing_101 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:105.8-105.25\" *)\n  wire \\wire:missing_111 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:106.8-106.25\" *)\n  wire \\wire:missing_112 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:107.8-107.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:108.8-108.24\" *)\n  wire \\wire:missing_25 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:109.8-109.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:110.8-110.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_28 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:111.8-111.24\" *)\n  wire \\wire:missing_32 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:112.8-112.24\" *)\n  wire \\wire:missing_33 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:113.8-113.24\" *)\n  wire \\wire:missing_34 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:115.8-115.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:118.8-118.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_56 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:120.8-120.24\" *)\n  wire \\wire:missing_84 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:121.8-121.24\" *)\n  wire \\wire:missing_93 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:123.8-123.24\" *)\n  wire \\wire:missing_98 ;\n  (* src = \"/tmp/fuzzmount745B5940/B5A3A22B.v:124.9-124.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire103_104 = 1'h1;\n  assign wire10_90 = 1'hx;\n  assign wire11_90 = 1'hx;\n  assign wire12_57 = 1'h1;\n  assign wire14 = 1'h0;\n  assign wire15_54 = 1'h1;\n  assign wire16_58 = 1'h1;\n  assign wire17_60 = wire6_60;\n  assign wire18_31 = 1'h1;\n  assign wire19_35 = wire2_35;\n  assign wire19_36 = 1'h1;\n  assign wire20_43 = 1'h1;\n  assign wire21_44 = 1'h1;\n  assign wire21_46 = wire3_46;\n  assign wire22_48 = 1'h1;\n  assign wire44_45 = 1'h1;\n  assign \\wire48_:missing  = 1'h1;\n  assign \\wire58_39_54_50_31_33_36_43_25_66_:missing  = 1'h1;\n  assign wire62_87 = 1'h1;\n  assign wire67_90 = 1'hx;\n  assign wire69_90 = 1'hx;\n  assign wire70_92 = 1'h1;\n  assign wire72_90 = 1'hx;\n  assign wire73_90 = 1'hx;\n  assign wire78_100 = 1'h1;\n  assign wire79_103 = 1'h1;\n  assign wire7_90 = wire63_90;\n  assign wire80_86 = 1'h1;\n  assign wire80_88 = 1'h1;\n  assign wire82_106 = 1'h1;\n  assign wire82_109 = 1'h1;\n  assign wire82_26 = 1'h1;\n  assign wire82_29 = 1'hx;\n  assign wire82_30 = 1'h1;\n  assign wire82_47 = 1'h1;\n  assign wire82_55 = 1'h1;\n  assign wire82_95 = 1'h1;\n  assign \\wire86_:missing  = 1'h1;\n  assign \\wire89_:missing  = 1'h1;\n  assign wire8_29 = 1'hx;\n  assign \\wire96_90_88_:missing_85_112_108  = 1'h1;\n  assign \\wire97_:missing  = 1'h1;\n  assign \\wire:missing_101  = 1'h1;\n  assign \\wire:missing_111  = 1'h1;\n  assign \\wire:missing_112  = 1'h1;\n  assign \\wire:missing_24  = wire0_24;\n  assign \\wire:missing_25  = 1'h1;\n  assign \\wire:missing_27  = 1'h1;\n  assign \\wire:missing_28  = wire1_28;\n  assign \\wire:missing_32  = 1'h1;\n  assign \\wire:missing_33  = 1'h1;\n  assign \\wire:missing_34  = 1'h1;\n  assign \\wire:missing_39  = 1'h1;\n  assign \\wire:missing_56  = wire4_56;\n  assign \\wire:missing_84  = 1'h1;\n  assign \\wire:missing_93  = 1'h1;\n  assign \\wire:missing_98  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:44:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h/src/top.v'.\nSBY 23:44:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] Copy '/tmp/fuzzmount745B5940/B5A3A22B.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h/src/B5A3A22B.v'.\nSBY 23:44:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] Copy '/tmp/fuzzmount745B5940/B5A3A22B.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h/src/B5A3A22B.post.v'.\nSBY 23:44:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: abc pdr\nSBY 23:44:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: /tmp/fuzzmount745B5940/top.v:47: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:135$116_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:135$116.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:139$120_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:139$120.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:133$114_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:133$114.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:132$113_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:132$113.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:131$112_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:131$112.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:130$111_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:130$111.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:127$108_Y [0] between cell $shr$/tmp/fuzzmount745B5940/B5A3A22B.v:127$108.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire8_29 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire73_90 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire72_90 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire69_90 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire67_90 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire11_90 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire presynth.\\wire10_90 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_post_13 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_pre_13 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_post_10 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_pre_10 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_post_7 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_pre_7 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:45:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:45:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] base: finished (returncode=0)\nSBY 23:45:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire8_29 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire73_90 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire72_90 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire69_90 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire67_90 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire11_90 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire presynth.\\wire10_90 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_post_13 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_pre_13 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_post_10 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_pre_10 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_post_7 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_pre_7 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:45:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] aig: finished (returncode=0)\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: Warning: The network has no constraints.\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: finished (returncode=0)\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] engine_0: Status returned by engine: FAIL\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h'.\nSBY 23:45:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6wfcvr4h] DONE (FAIL, rc=2)\n", :err ""}}}