library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ALUFull_P is
    port(A , B: in std_logic_vector (7 downto 0);
		   Alu_Sel: in std_logic_vector(3 downto 0);
			Sal: out std_logic_vector (8 downto 0));
end entity;	 

architecture ALUFull_P_arch of ALUFull_P is

begin

   component ALU_P is
       port(A , B: in std_logic_vector (7 downto 0);
		      Alu_Sel: in std_logic_vector(3 downto 0);
				Result : out std_logic_vector(8 downto 0);
				NZVC: out std_logic_vector (3 downto 0));    
   end component
			            
	component BCD
		port (A, B, C, D: in std_logic;
				F : out std_logic_vector(6 downto 0));
	end component;			    
	
	ALUtest : process (Result, NZVC)
		variable SumaUnitaria : '0'&'0'&'0'&'0'&'0'&'0'&'0'&'0'&'1'&;
			if (NZVC(3) <= '1') then
				Sal <= not Result or SumaUnitaria
			end if;
	
			if (NZVC(2) <= '1' ) then
				Sal(8)<='0';
			end if;
	
			if (NZVC(0)<='1') then 
				Sal(8)<='0';
			end if;
	end process;
end architecture;