;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-30
	MOV -16, <-20
	DJN -1, @-20
	SUB @0, @0
	DJN -1, @-20
	SUB @17, <-128
	SPL -100, -301
	SUB @17, <-128
	SPL -100, -301
	SUB @0, @0
	SUB @0, @0
	SUB #0, -176
	SUB @0, @0
	MOV -16, <-20
	CMP -207, <-126
	MOV -16, <-20
	CMP -207, <-126
	SLT 172, @280
	MOV 210, 660
	CMP <0, @2
	CMP <0, @2
	DJN @-300, 90
	DJN @-300, 90
	SUB -7, <-104
	SUB 210, 460
	SUB -7, <-104
	SUB -7, <-104
	SUB -7, <-104
	DJN -127, 101
	DJN -127, 101
	SUB -7, <-104
	DJN -1, @-20
	SUB <0, @2
	MOV <-300, 90
	MOV <-300, 90
	JMN -207, @-126
	JMN -207, @-126
	JMN 0, #2
	ADD <300, 90
	JMN 0, -176
	JMN 0, -176
	DAT <270, #1
	ADD <300, 90
	MOV -1, <-30
	MOV -1, <-30
	DJN -1, @-20
	JMN 0, -176
	SLT -207, <-504
	MOV -1, <-30
	MOV -16, <-20
	DJN -1, @-20
