// inferred single port RAM with read-first behaviour
always @ (posedge <<clock>>)
begin
	if (<<write_enable>>)
		<<ram>>[<<addr>>] <= <<write_data>>;

	<<read_data>> <= <<ram>>[<<addr>>];
end