<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_logical_bus_op" family="Cyclone"
    style="SUPERSET" fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_logical_bus_op_GNAIUQX2FS">
        <generic name="LPM_WIDTH" value="10"/>
        <generic name="LOGICAL_OP" value="AltNOT"/>
        <generic name="SHIFT_AMOUNT" value="1"/>
        <generic name="MASK_VALUE" value="1111111011"/>
        <generic name="SIGNEXTENDRSHIFT" value="1"/>
        <port name="dataa" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="result" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBusLogical.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_logical_bus_op_GNZIK3BHQU">
        <generic name="LPM_WIDTH" value="10"/>
        <generic name="LOGICAL_OP" value="AltShiftLeft"/>
        <generic name="SHIFT_AMOUNT" value="1"/>
        <generic name="MASK_VALUE" value="1111111011"/>
        <generic name="SIGNEXTENDRSHIFT" value="1"/>
        <port name="dataa" dir="Input"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <port name="result" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SBusLogical.vhd"/>
    </instance>
    <supersetport name="result" dir="Output"
        vhdl-type="std_logic_vector(lpm_width-1 downto 0)" lowerbound="0"/>
    <supersetport name="dataa" dir="Input"
        vhdl-type="std_logic_vector(lpm_width-1 downto 0)" lowerbound="0"/>
    <parameter-static name="LPM_WIDTH" default="8" type="POSITIVE"/>
    <parameter-static name="LOGICAL_OP" default="AltAND" type="STRING"/>
    <parameter-static name="SHIFT_AMOUNT" default="3" type="NATURAL"/>
    <parameter-static name="MASK_VALUE" default="10101010" type="STRING"/>
    <parameter-static name="SIGNEXTENDRSHIFT" default="1" type="NATURAL"/>
</jvgen>
