// Seed: 1281611878
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wand id_3
);
  logic [7:0] id_5;
  assign id_5 = {id_5[1'b0], !1'b0};
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wand id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign id_16 = id_18;
  assign id_20 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri id_4,
    input tri id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10
);
  assign id_3 = id_10;
  module_0(
      id_2, id_3, id_2, id_2
  );
endmodule
