## Generated SDC file "cxltyp2_ed.out.sdc"

## Copyright (C) 2023  Intel Corporation. All rights reserved.
## Your use of Intel Corporation's design tools, logic functions 
## and other software and tools, and any partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Intel Program License 
## Subscription Agreement, the Intel Quartus Prime License Agreement,
## the Intel FPGA IP License Agreement, or other applicable license
## agreement, including, without limitation, that your use is for
## the sole purpose of programming logic devices manufactured by
## Intel and sold by Intel or its authorized distributors.  Please
## refer to the Intel FPGA Software License Subscription Agreements 
## on the Quartus Prime software download page.


## VENDOR  "Intel Corporation"
## PROGRAM "Quartus Prime"
## VERSION "Version 23.3.0 Build 104 09/20/2023 SC Pro Edition"

## DATE    "Thu May 23 17:06:39 2024"

##
## DEVICE  "AGIB027R29A1E2VR3"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock} -period 30.003 -waveform { 0.000 15.000 } [get_ports {mem_refclk[0]}]
create_clock -name {mem_dqs[0][0]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][0]}]
create_clock -name {mem_dqs[0][1]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][1]}]
create_clock -name {mem_dqs[0][2]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][2]}]
create_clock -name {mem_dqs[0][3]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][3]}]
create_clock -name {mem_dqs[0][4]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][4]}]
create_clock -name {mem_dqs[0][5]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][5]}]
create_clock -name {mem_dqs[0][6]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][6]}]
create_clock -name {mem_dqs[0][7]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][7]}]
create_clock -name {mem_dqs[0][8]_IN} -period 0.750 -waveform { 0.000 0.375 } [get_ports {mem_dqs[0][8]}]
create_clock -name {internal_clk} -period 10.000 -waveform { 0.000 5.000 } [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }]
create_clock -name {refclk0} -period 10.000 -waveform { 0.000 5.000 } [get_ports {refclk0}]
create_clock -name {refclk1} -period 10.000 -waveform { 0.000 5.000 } [get_ports {refclk1}]
create_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch15} -period 1.250 -waveform { 0.000 0.625 } [get_nodes {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_tx_clk_out_ch15_ref}]
create_clock -name {altera_int_osc_clk} -period 4.000 -waveform { 0.000 2.000 } [get_nodes {*|intosc|oscillator_dut~oscillator_clock}]
create_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch12} -period 4.000 -waveform { 0.000 2.000 } [get_nodes {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_rx_clk_out_ch12_ref}]
create_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {refclk4}]
create_clock -name {altera_reserved_tck} -period 62.500 -waveform { 0.000 31.250 } [get_ports {altera_reserved_tck}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} -source [get_ports {mem_refclk[0]}] -multiply_by 40 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|phy_clk_phs[0]}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} -source [get_ports {mem_refclk[0]}] -multiply_by 40 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} -source [get_ports {mem_refclk[0]}] -multiply_by 40 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 2 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|phy_clk[0]}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] -divide_by 2 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LOADEN0}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 2 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|phy_clk[1]}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] -divide_by 4 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LVDS_CLK0}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2} -source [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 4 -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} [get_nets {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11} -source [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2} [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg}] 
create_generated_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip} -source [get_nodes {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_tx_clk_out_ch15_ref}] -divide_by 2 -master_clock {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch15} [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_tx_clk_out_ch15.reg}] 
create_generated_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow} -source [get_nodes {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_rx_clk_out_ch12_ref}] -master_clock {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch12} [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_rx_clk_out_ch12.reg}] 
create_generated_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk} -source [get_ports {refclk4}] -duty_cycle 50/1 -multiply_by 1 -master_clock {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk} [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll|tennm_pll~ncntr_reg}] 
create_generated_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk} -source [get_ports {refclk4}] -duty_cycle 50/1 -multiply_by 1 -divide_by 15 -master_clock {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk} [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll|tennm_pll~mcntr_reg}] 
create_generated_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk} -source [get_ports {refclk4}] -duty_cycle 50/1 -multiply_by 15 -divide_by 12 -master_clock {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk} [get_pins {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll|tennm_pll|outclk[1]}] 
create_generated_clock -name {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk} -source [get_ports {refclk4}] -duty_cycle 50/1 -multiply_by 15 -divide_by 10 -master_clock {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk} [get_pins {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll|tennm_pll|outclk[2]}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_0}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_1}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -setup 0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}]  0.366  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -setup 0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_phy_clk_l_2}] -hold 0.020  -enable_same_physical_edge
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][0]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][0]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][1]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][1]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][2]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][2]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][3]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][3]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][4]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][4]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][5]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][5]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][6]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][6]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][7]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][7]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][8]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][8]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][0]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][0]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][1]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][1]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][2]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][2]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][3]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][3]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][4]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][4]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][5]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][5]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][6]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][6]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][7]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][7]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -rise_to [get_clocks {mem_dqs[0][8]_IN}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}] -fall_to [get_clocks {mem_dqs[0][8]_IN}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_vco_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_10}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_11}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_8}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.320  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -rise_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}] -fall_to [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_wf_clk_9}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}] -rise_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.060  
set_clock_uncertainty -fall_from [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}] -fall_to [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}]  0.060  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][0]_IN}] -rise_to [get_clocks {mem_dqs[0][0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][0]_IN}] -fall_to [get_clocks {mem_dqs[0][0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][0]_IN}] -rise_to [get_clocks {mem_dqs[0][0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][0]_IN}] -fall_to [get_clocks {mem_dqs[0][0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][1]_IN}] -rise_to [get_clocks {mem_dqs[0][1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][1]_IN}] -fall_to [get_clocks {mem_dqs[0][1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][1]_IN}] -rise_to [get_clocks {mem_dqs[0][1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][1]_IN}] -fall_to [get_clocks {mem_dqs[0][1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][2]_IN}] -rise_to [get_clocks {mem_dqs[0][2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][2]_IN}] -fall_to [get_clocks {mem_dqs[0][2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][2]_IN}] -rise_to [get_clocks {mem_dqs[0][2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][2]_IN}] -fall_to [get_clocks {mem_dqs[0][2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][3]_IN}] -rise_to [get_clocks {mem_dqs[0][3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][3]_IN}] -fall_to [get_clocks {mem_dqs[0][3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][3]_IN}] -rise_to [get_clocks {mem_dqs[0][3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][3]_IN}] -fall_to [get_clocks {mem_dqs[0][3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][4]_IN}] -rise_to [get_clocks {mem_dqs[0][4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][4]_IN}] -fall_to [get_clocks {mem_dqs[0][4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][4]_IN}] -rise_to [get_clocks {mem_dqs[0][4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][4]_IN}] -fall_to [get_clocks {mem_dqs[0][4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][5]_IN}] -rise_to [get_clocks {mem_dqs[0][5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][5]_IN}] -fall_to [get_clocks {mem_dqs[0][5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][5]_IN}] -rise_to [get_clocks {mem_dqs[0][5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][5]_IN}] -fall_to [get_clocks {mem_dqs[0][5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][6]_IN}] -rise_to [get_clocks {mem_dqs[0][6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][6]_IN}] -fall_to [get_clocks {mem_dqs[0][6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][6]_IN}] -rise_to [get_clocks {mem_dqs[0][6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][6]_IN}] -fall_to [get_clocks {mem_dqs[0][6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][7]_IN}] -rise_to [get_clocks {mem_dqs[0][7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][7]_IN}] -fall_to [get_clocks {mem_dqs[0][7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][7]_IN}] -rise_to [get_clocks {mem_dqs[0][7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][7]_IN}] -fall_to [get_clocks {mem_dqs[0][7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][8]_IN}] -rise_to [get_clocks {mem_dqs[0][8]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem_dqs[0][8]_IN}] -fall_to [get_clocks {mem_dqs[0][8]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][8]_IN}] -rise_to [get_clocks {mem_dqs[0][8]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem_dqs[0][8]_IN}] -fall_to [get_clocks {mem_dqs[0][8]_IN}]  0.030  


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_dq[0][0]} {mem_dq[0][1]} {mem_dq[0][2]} {mem_dq[0][3]} {mem_dq[0][4]} {mem_dq[0][5]} {mem_dq[0][6]} {mem_dq[0][7]} {mem_dq[0][8]} {mem_dq[0][9]} {mem_dq[0][10]} {mem_dq[0][11]} {mem_dq[0][12]} {mem_dq[0][13]} {mem_dq[0][14]} {mem_dq[0][15]} {mem_dq[0][16]} {mem_dq[0][17]} {mem_dq[0][18]} {mem_dq[0][19]} {mem_dq[0][20]} {mem_dq[0][21]} {mem_dq[0][22]} {mem_dq[0][23]} {mem_dq[0][24]} {mem_dq[0][25]} {mem_dq[0][26]} {mem_dq[0][27]} {mem_dq[0][28]} {mem_dq[0][29]} {mem_dq[0][30]} {mem_dq[0][31]} {mem_dq[0][32]} {mem_dq[0][33]} {mem_dq[0][34]} {mem_dq[0][35]} {mem_dq[0][36]} {mem_dq[0][37]} {mem_dq[0][38]} {mem_dq[0][39]} {mem_dq[0][40]} {mem_dq[0][41]} {mem_dq[0][42]} {mem_dq[0][43]} {mem_dq[0][44]} {mem_dq[0][45]} {mem_dq[0][46]} {mem_dq[0][47]} {mem_dq[0][48]} {mem_dq[0][49]} {mem_dq[0][50]} {mem_dq[0][51]} {mem_dq[0][52]} {mem_dq[0][53]} {mem_dq[0][54]} {mem_dq[0][55]} {mem_dq[0][56]} {mem_dq[0][57]} {mem_dq[0][58]} {mem_dq[0][59]} {mem_dq[0][60]} {mem_dq[0][61]} {mem_dq[0][62]} {mem_dq[0][63]} {mem_dq[0][64]} {mem_dq[0][65]} {mem_dq[0][66]} {mem_dq[0][67]} {mem_dq[0][68]} {mem_dq[0][69]} {mem_dq[0][70]} {mem_dq[0][71]}}]
set_input_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_dbi_n[0][0]} {mem_dbi_n[0][1]} {mem_dbi_n[0][2]} {mem_dbi_n[0][3]} {mem_dbi_n[0][4]} {mem_dbi_n[0][5]} {mem_dbi_n[0][6]} {mem_dbi_n[0][7]} {mem_dbi_n[0][8]}}]
set_input_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {mem_alert_n[0]}]
set_input_delay -add_delay -max -clock_fall -clock [get_clocks {altera_reserved_tck}]  -3.108 [get_ports {altera_reserved_tms}]
set_input_delay -add_delay -min -clock_fall -clock [get_clocks {altera_reserved_tck}]  -7.162 [get_ports {altera_reserved_tms}]
set_input_delay -add_delay -max -clock_fall -clock [get_clocks {altera_reserved_tck}]  -4.025 [get_ports {altera_reserved_tdi}]
set_input_delay -add_delay -min -clock_fall -clock [get_clocks {altera_reserved_tck}]  -8.079 [get_ports {altera_reserved_tdi}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_a[0][0]} {mem_a[0][1]} {mem_a[0][2]} {mem_a[0][3]} {mem_a[0][4]} {mem_a[0][5]} {mem_a[0][6]} {mem_a[0][7]} {mem_a[0][8]} {mem_a[0][9]} {mem_a[0][10]} {mem_a[0][11]} {mem_a[0][12]} {mem_a[0][13]} {mem_a[0][14]} {mem_a[0][15]} {mem_a[0][16]} {mem_act_n[0]} {mem_ba[0][0]} {mem_ba[0][1]} {mem_bg[0][0]} {mem_bg[0][1]} {mem_cke[0][0]} {mem_cs_n[0][0]} {mem_odt[0][0]} {mem_par[0]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_dq[0][0]} {mem_dq[0][1]} {mem_dq[0][2]} {mem_dq[0][3]} {mem_dq[0][4]} {mem_dq[0][5]} {mem_dq[0][6]} {mem_dq[0][7]} {mem_dq[0][8]} {mem_dq[0][9]} {mem_dq[0][10]} {mem_dq[0][11]} {mem_dq[0][12]} {mem_dq[0][13]} {mem_dq[0][14]} {mem_dq[0][15]} {mem_dq[0][16]} {mem_dq[0][17]} {mem_dq[0][18]} {mem_dq[0][19]} {mem_dq[0][20]} {mem_dq[0][21]} {mem_dq[0][22]} {mem_dq[0][23]} {mem_dq[0][24]} {mem_dq[0][25]} {mem_dq[0][26]} {mem_dq[0][27]} {mem_dq[0][28]} {mem_dq[0][29]} {mem_dq[0][30]} {mem_dq[0][31]} {mem_dq[0][32]} {mem_dq[0][33]} {mem_dq[0][34]} {mem_dq[0][35]} {mem_dq[0][36]} {mem_dq[0][37]} {mem_dq[0][38]} {mem_dq[0][39]} {mem_dq[0][40]} {mem_dq[0][41]} {mem_dq[0][42]} {mem_dq[0][43]} {mem_dq[0][44]} {mem_dq[0][45]} {mem_dq[0][46]} {mem_dq[0][47]} {mem_dq[0][48]} {mem_dq[0][49]} {mem_dq[0][50]} {mem_dq[0][51]} {mem_dq[0][52]} {mem_dq[0][53]} {mem_dq[0][54]} {mem_dq[0][55]} {mem_dq[0][56]} {mem_dq[0][57]} {mem_dq[0][58]} {mem_dq[0][59]} {mem_dq[0][60]} {mem_dq[0][61]} {mem_dq[0][62]} {mem_dq[0][63]} {mem_dq[0][64]} {mem_dq[0][65]} {mem_dq[0][66]} {mem_dq[0][67]} {mem_dq[0][68]} {mem_dq[0][69]} {mem_dq[0][70]} {mem_dq[0][71]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_dbi_n[0][0]} {mem_dbi_n[0][1]} {mem_dbi_n[0][2]} {mem_dbi_n[0][3]} {mem_dbi_n[0][4]} {mem_dbi_n[0][5]} {mem_dbi_n[0][6]} {mem_dbi_n[0][7]} {mem_dbi_n[0][8]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_dqs[0][0]} {mem_dqs[0][1]} {mem_dqs[0][2]} {mem_dqs[0][3]} {mem_dqs[0][4]} {mem_dqs[0][5]} {mem_dqs[0][6]} {mem_dqs[0][7]} {mem_dqs[0][8]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_dqs_n[0][0]} {mem_dqs_n[0][1]} {mem_dqs_n[0][2]} {mem_dqs_n[0][3]} {mem_dqs_n[0][4]} {mem_dqs_n[0][5]} {mem_dqs_n[0][6]} {mem_dqs_n[0][7]} {mem_dqs_n[0][8]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_ck[0][0]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {{mem_ck_n[0][0]}}]
set_output_delay -add_delay  -clock [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_ref_clock}]  0.000 [get_ports {mem_reset_n[0]}]
set_output_delay -add_delay -max -clock_fall -clock [get_clocks {altera_reserved_tck}]  44.688 [get_ports {altera_reserved_tdo}]
set_output_delay -add_delay -min -clock_fall -clock [get_clocks {altera_reserved_tck}]  36.454 [get_ports {altera_reserved_tdo}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {internal_clk}] 
set_clock_groups -asynchronous -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -group [get_clocks {altera_int_osc_clk}] 
set_clock_groups -asynchronous -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -group [get_clocks {altera_int_osc_clk}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}] -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}] -group [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {*|cxl_ip|rtile_cxl_ip.coreclkout_hip}] -group [get_clocks {*|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk}] -group [get_clocks {*|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk}] -group [get_clocks {altera_reserved_tck}] -group [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif_core_usr_clk}] -group [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[1].emif_inst|emif_core_usr_clk}] -group [get_clocks {*|cxl_ip|rtile_cxl_ip.pld_clkout_slow}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_73e52:dffpipe12|dffe13a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_63e52:dffpipe9|dffe10a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_b3e52:dffpipe10|dffe11a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_a3e52:dffpipe7|dffe8a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_d3e52:dffpipe8|dffe9a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_c3e52:dffpipe5|dffe6a*}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_93e52:dffpipe10|dffe11a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_83e52:dffpipe7|dffe8a*}]
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
set_false_path -to [get_keepers {{mem_a[0][0]} {mem_a[0][1]} {mem_a[0][2]} {mem_a[0][3]} {mem_a[0][4]} {mem_a[0][5]} {mem_a[0][6]} {mem_a[0][7]} {mem_a[0][8]} {mem_a[0][9]} {mem_a[0][10]} {mem_a[0][11]} {mem_a[0][12]} {mem_a[0][13]} {mem_a[0][14]} {mem_a[0][15]} {mem_a[0][16]} {mem_act_n[0]} {mem_ba[0][0]} {mem_ba[0][1]} {mem_bg[0][0]} {mem_bg[0][1]} {mem_cke[0][0]} {mem_cs_n[0][0]} {mem_odt[0][0]} {mem_par[0]}}]
set_false_path -through [get_pins {{ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|din_s1|d} {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|din_s1|*data}}]  -to [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|din_s1}]
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}]
set_false_path -through [get_pins {{ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|din_s1|d} {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|din_s1|*data}}]  -to [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|din_s1}]
set_false_path -through [get_pins {{ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|din_s1|d} {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|din_s1|*data}}]  -to [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|din_s1}]
set_false_path -through [get_pins {{ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|din_s1|d} {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|din_s1|*data}}]  -to [get_registers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|din_s1}]
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_bg.inst[1].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b|no_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[64].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[65].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[66].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[67].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[68].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[69].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[70].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[71].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[8].b|cal_oct.obuf|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf_bar|oe}]  
set_false_path -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf_bar|oe}]  
set_false_path -to [get_keepers {{mem_dq[0][0]} {mem_dq[0][1]} {mem_dq[0][2]} {mem_dq[0][3]} {mem_dq[0][4]} {mem_dq[0][5]} {mem_dq[0][6]} {mem_dq[0][7]} {mem_dq[0][8]} {mem_dq[0][9]} {mem_dq[0][10]} {mem_dq[0][11]} {mem_dq[0][12]} {mem_dq[0][13]} {mem_dq[0][14]} {mem_dq[0][15]} {mem_dq[0][16]} {mem_dq[0][17]} {mem_dq[0][18]} {mem_dq[0][19]} {mem_dq[0][20]} {mem_dq[0][21]} {mem_dq[0][22]} {mem_dq[0][23]} {mem_dq[0][24]} {mem_dq[0][25]} {mem_dq[0][26]} {mem_dq[0][27]} {mem_dq[0][28]} {mem_dq[0][29]} {mem_dq[0][30]} {mem_dq[0][31]} {mem_dq[0][32]} {mem_dq[0][33]} {mem_dq[0][34]} {mem_dq[0][35]} {mem_dq[0][36]} {mem_dq[0][37]} {mem_dq[0][38]} {mem_dq[0][39]} {mem_dq[0][40]} {mem_dq[0][41]} {mem_dq[0][42]} {mem_dq[0][43]} {mem_dq[0][44]} {mem_dq[0][45]} {mem_dq[0][46]} {mem_dq[0][47]} {mem_dq[0][48]} {mem_dq[0][49]} {mem_dq[0][50]} {mem_dq[0][51]} {mem_dq[0][52]} {mem_dq[0][53]} {mem_dq[0][54]} {mem_dq[0][55]} {mem_dq[0][56]} {mem_dq[0][57]} {mem_dq[0][58]} {mem_dq[0][59]} {mem_dq[0][60]} {mem_dq[0][61]} {mem_dq[0][62]} {mem_dq[0][63]} {mem_dq[0][64]} {mem_dq[0][65]} {mem_dq[0][66]} {mem_dq[0][67]} {mem_dq[0][68]} {mem_dq[0][69]} {mem_dq[0][70]} {mem_dq[0][71]}}]
set_false_path -from [get_keepers {{mem_dq[0][0]} {mem_dq[0][1]} {mem_dq[0][2]} {mem_dq[0][3]} {mem_dq[0][4]} {mem_dq[0][5]} {mem_dq[0][6]} {mem_dq[0][7]} {mem_dq[0][8]} {mem_dq[0][9]} {mem_dq[0][10]} {mem_dq[0][11]} {mem_dq[0][12]} {mem_dq[0][13]} {mem_dq[0][14]} {mem_dq[0][15]} {mem_dq[0][16]} {mem_dq[0][17]} {mem_dq[0][18]} {mem_dq[0][19]} {mem_dq[0][20]} {mem_dq[0][21]} {mem_dq[0][22]} {mem_dq[0][23]} {mem_dq[0][24]} {mem_dq[0][25]} {mem_dq[0][26]} {mem_dq[0][27]} {mem_dq[0][28]} {mem_dq[0][29]} {mem_dq[0][30]} {mem_dq[0][31]} {mem_dq[0][32]} {mem_dq[0][33]} {mem_dq[0][34]} {mem_dq[0][35]} {mem_dq[0][36]} {mem_dq[0][37]} {mem_dq[0][38]} {mem_dq[0][39]} {mem_dq[0][40]} {mem_dq[0][41]} {mem_dq[0][42]} {mem_dq[0][43]} {mem_dq[0][44]} {mem_dq[0][45]} {mem_dq[0][46]} {mem_dq[0][47]} {mem_dq[0][48]} {mem_dq[0][49]} {mem_dq[0][50]} {mem_dq[0][51]} {mem_dq[0][52]} {mem_dq[0][53]} {mem_dq[0][54]} {mem_dq[0][55]} {mem_dq[0][56]} {mem_dq[0][57]} {mem_dq[0][58]} {mem_dq[0][59]} {mem_dq[0][60]} {mem_dq[0][61]} {mem_dq[0][62]} {mem_dq[0][63]} {mem_dq[0][64]} {mem_dq[0][65]} {mem_dq[0][66]} {mem_dq[0][67]} {mem_dq[0][68]} {mem_dq[0][69]} {mem_dq[0][70]} {mem_dq[0][71]}}] 
set_false_path -to [get_keepers {{mem_dbi_n[0][0]} {mem_dbi_n[0][1]} {mem_dbi_n[0][2]} {mem_dbi_n[0][3]} {mem_dbi_n[0][4]} {mem_dbi_n[0][5]} {mem_dbi_n[0][6]} {mem_dbi_n[0][7]} {mem_dbi_n[0][8]}}]
set_false_path -from [get_keepers {{mem_dbi_n[0][0]} {mem_dbi_n[0][1]} {mem_dbi_n[0][2]} {mem_dbi_n[0][3]} {mem_dbi_n[0][4]} {mem_dbi_n[0][5]} {mem_dbi_n[0][6]} {mem_dbi_n[0][7]} {mem_dbi_n[0][8]}}] 
set_false_path -to [get_keepers {{mem_dqs[0][0]} {mem_dqs[0][1]} {mem_dqs[0][2]} {mem_dqs[0][3]} {mem_dqs[0][4]} {mem_dqs[0][5]} {mem_dqs[0][6]} {mem_dqs[0][7]} {mem_dqs[0][8]}}]
set_false_path -to [get_keepers {{mem_dqs_n[0][0]} {mem_dqs_n[0][1]} {mem_dqs_n[0][2]} {mem_dqs_n[0][3]} {mem_dqs_n[0][4]} {mem_dqs_n[0][5]} {mem_dqs_n[0][6]} {mem_dqs_n[0][7]} {mem_dqs_n[0][8]}}]
set_false_path -from [get_keepers {{mem_dqs[0][0]} {mem_dqs[0][1]} {mem_dqs[0][2]} {mem_dqs[0][3]} {mem_dqs[0][4]} {mem_dqs[0][5]} {mem_dqs[0][6]} {mem_dqs[0][7]} {mem_dqs[0][8]}}] 
set_false_path -from [get_keepers {{mem_dqs_n[0][0]} {mem_dqs_n[0][1]} {mem_dqs_n[0][2]} {mem_dqs_n[0][3]} {mem_dqs_n[0][4]} {mem_dqs_n[0][5]} {mem_dqs_n[0][6]} {mem_dqs_n[0][7]} {mem_dqs_n[0][8]}}] 
set_false_path -to [get_keepers {{mem_ck[0][0]}}]
set_false_path -to [get_keepers {{mem_ck_n[0][0]}}]
set_false_path -to [get_keepers {{mem_reset_n[0]} {mem_alert_n[0]}}]
set_false_path -from [get_keepers {{mem_reset_n[0]} {mem_alert_n[0]}}] 
set_false_path -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_tx_clk_out_ch15.reg}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|rnr_cxl_reset_ctrl_inst|upi_pld_in_use_i_sync|din_s1}]
set_false_path -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|hdpldadapt_rx_chnl_1~pld_sclk1_rowclk.reg}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|rnr_cxl_reset_ctrl_inst|upi_pld_in_use_i_sync|din_s1}]
set_false_path -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|z1578a~pld_pcs_tx_clk_out_ch15.reg}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|rnr_cxl_reset_ctrl_inst|upi_pld_link_req_i_sync|din_s1}]
set_false_path -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_z1578a_MD|inst_quartus|hdpldadapt_rx_chnl_1~pld_sclk1_rowclk.reg}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|rnr_cxl_reset_ctrl_inst|upi_pld_link_req_i_sync|din_s1}]
set_false_path -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|u_cxl_pld_dskew_en_sync|din_s1}]
set_false_path -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|rnr_cxl_reset_ctrl_inst|upi_pld_core_rst_n_r}]
set_false_path -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|rnr_cxl_reset_ctrl_inst|cxl_pld_core_warm_rst_n_r}]
set_false_path -through [get_nets {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|u_rtile_mdx1|*s0_112_1__core_periphery__data_to_core[99]*}]  
set_false_path -to [get_pins -nocase -compatibility_mode {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|write_reset_sync|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -to [get_pins -nocase -compatibility_mode {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|read_reset_sync|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -to [get_pins {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|*_rstn_pipe*|clrn}]
set_false_path -to [get_pins {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|*_rstn_pipe[0]|d}]
set_false_path -from [get_ports {altera_reserved_tdi}] -to [get_ports {altera_reserved_tdo}]
set_false_path -from [get_ports {resetn}] -to [all_registers]
set_false_path -from [get_registers {*altera_jtag_src_crosser:*|sink_data_buffer*}] -to [get_registers {*altera_jtag_src_crosser:*|src_data*}]
set_false_path -to [get_pins -nocase -compatibility_mode {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|write_reset_sync|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|read_reset_sync|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -from [get_keepers -no_duplicates {ed_top_wrapper_typ2_inst|ip2hdm_reset_n_f}] -to [all_registers]
set_false_path -from [get_keepers -no_duplicates {ed_top_wrapper_typ2_inst|ip2hdm_reset_n_ff}] -to [all_registers]
set_false_path -from [get_keepers -no_duplicates {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|GenBBSSlice[0].inst_devmem_ooo_resps|inst_devmem_requests|ar_req_state.AR_VALIDS}] -to [get_keepers -no_duplicates {ed_top_wrapper_typ2_inst|afu_top_inst|page_hot_tracker_top|ar_entry[8]~RTM_7}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -from [get_keepers {*reset*}] -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|afi_core2ctl[6]}]  -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] 3
set_multicycle_path -hold -end -from [get_keepers {*reset*}] -through [get_pins {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|afi_core2ctl[6]}]  -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] 2
set_multicycle_path -setup -end -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|rnr_cxl_reset_ctrl_inst|pld_adapter_rx_pld_rst_n_r_ch[*]}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|hdpldadapt_rx_chnl_*~pld_rx_clk1_dcm.reg}] 2
set_multicycle_path -hold -end -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|rnr_cxl_reset_ctrl_inst|pld_adapter_rx_pld_rst_n_r_ch[*]}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|hdpldadapt_rx_chnl_*~pld_rx_clk1_dcm.reg}] 1
set_multicycle_path -setup -end -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|rnr_cxl_reset_ctrl_inst|pld_adapter_tx_pld_rst_n_r_ch[*]}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|hdpldadapt_tx_chnl_*~pld_tx_clk1_dcm.reg}] 2
set_multicycle_path -hold -end -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|rnr_cxl_reset_ctrl_inst|pld_adapter_tx_pld_rst_n_r_ch[*]}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip*|hdpldadapt_tx_chnl_*~pld_tx_clk1_dcm.reg}] 1


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[3].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[4].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[3].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[4].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[3].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[4].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[3].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[4].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_1|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_2|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_3|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_4|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_5|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[0].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[10].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[11].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[12].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[13].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[14].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[15].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[16].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[17].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[18].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[19].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[1].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[20].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[21].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[22].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[23].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[24].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[25].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[26].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[27].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[28].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[29].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[2].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[30].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[31].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[3].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[4].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[5].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[6].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[7].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[8].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[9].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[0].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[10].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[11].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[12].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[13].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[14].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[15].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[16].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[17].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[18].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[19].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[1].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[20].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[21].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[22].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[23].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[24].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[25].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[26].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[27].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[28].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[29].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[2].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[30].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[31].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[3].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[4].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[5].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[6].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[7].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[8].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[9].bus_synchronizer_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_csr_avmm_slave_inst|doe_poisoned_wr_err_sync_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_req_pulse_sync|handshake_sync_wr_clk_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_resp_sync_inst|handshake_sync_wr_clk_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_resp_sync_inst|hold_sync_rd_clk_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_rst_sync_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|active_sync|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|gen_async_rst_blk.agent_rst_sync|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[0].i_syncwptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[1].i_syncwptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[2].i_syncwptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[0].i_syncrptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[1].i_syncrptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[2].i_syncrptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[0].i_syncwptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[1].i_syncwptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[2].i_syncwptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[0].i_syncrptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[1].i_syncrptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[2].i_syncrptr|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sbcasyncclkreq_side_clk|i_sbc_doublesync_clkack|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_clkgaten|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_idlecnt3|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_jta_force_creditreq|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_jta_force_idle|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_jta_force_notidle|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[0].i_sync_idlecnt1|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[1].i_sync_idlecnt1|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[2].i_sync_idlecnt1|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[3].i_sync_idlecnt1|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt2[5].i_sync_idlecnt2|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt2[6].i_sync_idlecnt2|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt2[7].i_sync_idlecnt2|u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|u_altera_std_synchronizer_nocut|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|u_reconfig_link_req_rst_sync|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|RstPrep_ext_out_sync|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[0].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[1].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[2].u|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|pm_init_sync|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_reset_ctrl|ccl_cxlreset_complete_sync|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_reset_ctrl|ccl_cxlreset_error_sync|din_s1}] 100.000 
set_max_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_reset_ctrl|ccl_cxlreset_init_sync|din_s1}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000 
set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_3|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_3|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 
set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_5|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_5|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 
set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_6|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_6|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 
set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_7|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_7|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 
set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_8|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_8|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 
set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_9|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_9|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 62.500 
set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200.000 
set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200.000 


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[3].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[4].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[3].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[4].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[3].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[4].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[3].u|din_s1}] -100.000
set_min_delay -to [get_keepers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[4].u|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_1|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_2|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_3|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_4|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_CHAN_ADAPT[0].mc_channel_adapter_inst|synchronizer_nocut_5|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|non_hps.core_clks_rsts_inst|local_reset_req_sync_gen_master.local_reset_req_sync_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_fail_sync_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.afi_cal_success_sync_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|seq_if_inst|non_hps.seq2core_reset_done_sync_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[0].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[10].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[11].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[12].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[13].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[14].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[15].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[16].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[17].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[18].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[19].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[1].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[20].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[21].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[22].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[23].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[24].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[25].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[26].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[27].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[28].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[29].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[2].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[30].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[31].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[3].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[4].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[5].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[6].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[7].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[8].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_cache_query_rate_inst|bus_synchronizer_generate_block[9].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[0].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[10].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[11].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[12].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[13].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[14].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[15].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[16].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[17].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[18].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[19].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[1].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[20].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[21].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[22].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[23].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[24].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[25].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[26].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[27].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[28].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[29].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[2].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[30].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[31].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[3].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[4].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[5].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[6].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[7].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[8].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|bus_synchronizer_page_query_rate_inst|bus_synchronizer_generate_block[9].bus_synchronizer_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_csr_avmm_slave_inst|doe_poisoned_wr_err_sync_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_req_pulse_sync|handshake_sync_wr_clk_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_req_pulse_sync|hold_sync_rd_clk_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_resp_sync_inst|handshake_sync_wr_clk_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_resp_sync_inst|hold_sync_rd_clk_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|mmio_rst_sync_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|avmm_inst|req_pulse_sync_inst|hold_sync_rd_clk_inst|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|active_sync|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|gen_async_rst_blk.agent_rst_sync|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[0].i_syncwptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[1].i_syncwptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[2].i_syncwptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[0].i_syncrptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[1].i_syncrptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncegress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[2].i_syncrptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[0].i_syncwptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[1].i_syncwptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncegress|i_gen_gray_wptr_async_doubleflop.syncwptrs[2].i_syncwptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[0].i_syncrptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[1].i_syncrptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|gen_async_blk2.sbcasyncingress|sbcasyncingress|i_gen_gray_rptr_usync_doubleflop.syncptrs[2].i_syncrptr|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sbcasyncclkreq_side_clk|i_sbc_doublesync_clkack|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_clkgaten|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_idlecnt3|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_jta_force_creditreq|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_jta_force_idle|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|i_sync_jta_force_notidle|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[0].i_sync_idlecnt1|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[1].i_sync_idlecnt1|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[2].i_sync_idlecnt1|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt1[3].i_sync_idlecnt1|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt2[5].i_sync_idlecnt2|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt2[6].i_sync_idlecnt2|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|p0_csb2wire_inst|csb_ep_inst|csbendpoint|sbebase|syncidlcnt2[7].i_sync_idlecnt2|u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|u_altera_std_synchronizer_nocut|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip|u_rtile_mdx1|u_rnr_cxl_soft_wrapper|u_rnr_cxl_soft_rx_tx_wrapper|u_reconfig_link_req_rst_sync|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|RstPrep_ext_out_sync|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_master|ccl_master|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|ccl_slave|ccl_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|cmd_fifo|my_altera_avalon_dc_fifo_cmd_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|read_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[0].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[1].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|avmm_interconnect_inst|hip_recfg_slave|hip_recfg_slave|rsp_fifo|my_altera_avalon_dc_fifo_rsp_fifo|write_crosser|sync[2].u|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|pm_init_sync|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_reset_ctrl|ccl_cxlreset_complete_sync|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_reset_ctrl|ccl_cxlreset_error_sync|din_s1}] -100.000
set_min_delay -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_reset_ctrl|ccl_cxlreset_init_sync|din_s1}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200.000
set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200.000


#**************************************************************
# Set Input Transition
#**************************************************************



#**************************************************************
# Set Net Delay
#**************************************************************

set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]


#**************************************************************
# Set Max Skew
#**************************************************************

set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|cfg_to_iosf_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cafu_csr0_avmm_wrapper_inst|ccv_afu_cdc_fifo_inst|iosf_to_cfg_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|cfg_to_iosf_fifo|cfg_to_iosf_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|fme|cxl_memexp_sip_fifo_inst|iosf_to_cfg_fifo|iosf_to_cfg_fifo_vcd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|hip_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|ip2pm_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|csb2wire_cdc_bridge_inst|pm2ip_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|user2ip_error_intf_cdc_bridge_inst|app_err_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[0].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[1].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s1_s0|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s0_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|crd_type_rx_data_fifos[2].rx_data_fifos_s3_s2|s1_data_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|fifo_hdr_ctrl|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|hdr_data_crd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s0_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s1_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s2_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|s3_hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|rx_side_inst|rx_hdr_data_fifos_inst|rx_core_fifos_logic[0].rx_core_fifos|tlp_eop|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_crd_lmt_inst|pld_prim_clkx|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_data_crd|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tx_core_fifos[0].tx_core_fifos|hdr_seq|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pmirror1|WrLUTHit_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|custom_sb_top|csbb_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|status_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|afu_to_csr_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {ed_top_wrapper_typ2_inst|cache_mig_cdc_fifo_inst|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 


#**************************************************************
# Set Disable Timing
#**************************************************************

set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_bg.inst[1].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b|no_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[64].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[65].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[66].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[67].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[68].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[69].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[70].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dq.inst[71].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[8].b|cal_oct.obuf}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf_bar}]
set_disable_timing -from oe -to o [get_cells {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst|emif|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf_bar}]


#**************************************************************
# Disable Min Pulse Width
#**************************************************************

disable_min_pulse_width [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch12}]
disable_min_pulse_width [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow}]
disable_min_pulse_width [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch15}]
disable_min_pulse_width [get_clocks {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip}]
disable_min_pulse_width [get_clocks {refclk0}]
disable_min_pulse_width [get_clocks {refclk1}]
