# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Execute test/Execute test/Execute test.srcs/sources_1/new/Execute_Cycle.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Memory_Cyle/Memory_Cyle.srcs/sources_1/new/Memory_Cycle.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Execute test/Execute test/Execute test.srcs/sources_1/new/PC_Src_logic.v" \
"../../../../RiscV_Pipe.srcs/sources_1/new/RiscV_Pipe.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/WriteBack_Cycle/WriteBack_Cycle.srcs/sources_1/new/WriteBack_Cycle.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Fetch_Cycle/Fetch_Cycle.srcs/sources_1/imports/Fetch/adder.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/components/alu.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/sources_1/new/alu_decoder.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/sources_1/new/controller.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Memory_Cyle/Memory_Cyle.srcs/sources_1/imports/t2b_riscv_cpu_tutorial/data_mem.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/sources_1/new/dec.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Fetch_Cycle/Fetch_Cycle.srcs/sources_1/new/fetch_cycle.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/sources_1/imports/components/imm_extend.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Fetch_Cycle/Fetch_Cycle.srcs/sources_1/imports/Fetch/instr_mem.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/WriteBack_Cycle/WriteBack_Cycle.srcs/sources_1/imports/components/load_extend.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/sources_1/new/main_decoder.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Fetch_Cycle/Fetch_Cycle.srcs/sources_1/imports/Fetch/mux2.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/WriteBack_Cycle/WriteBack_Cycle.srcs/sources_1/imports/components/mux4.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/sources_1/imports/components/reg_file.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Fetch_Cycle/Fetch_Cycle.srcs/sources_1/imports/Fetch/reset_ff.v" \
"../../../../RiscV_Pipe.srcs/sources_1/imports/New folder/Memory_Cyle/Memory_Cyle.srcs/sources_1/imports/components/store_extend.v" \
"../../../../RiscV_Pipe.srcs/sim_1/imports/.testbench/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
