--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\HanWei\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2094 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.228ns.
--------------------------------------------------------------------------------
Slack:                  15.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_position_q_103 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.710 - 0.821)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_position_q_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y37.SR       net (fanout=13)       3.151   M_reset_cond_out
    SLICE_X9Y37.CLK      Tsrck                 0.413   M_position_q[103]
                                                       M_position_q_103
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (0.931ns logic, 3.151ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_position_q_102 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (0.710 - 0.821)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_position_q_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y37.SR       net (fanout=13)       3.151   M_reset_cond_out
    SLICE_X9Y37.CLK      Tsrck                 0.410   M_position_q[103]
                                                       M_position_q_102
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (0.928ns logic, 3.151ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=13)       3.018   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.461   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (0.979ns logic, 3.018ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.958ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y23.SR      net (fanout=13)       2.972   M_reset_cond_out
    SLICE_X15Y23.CLK     Tsrck                 0.468   display/M_time_q[10]
                                                       display/M_time_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.958ns (0.986ns logic, 2.972ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=13)       3.018   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.415   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (0.933ns logic, 3.018ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.928ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y23.SR      net (fanout=13)       2.972   M_reset_cond_out
    SLICE_X15Y23.CLK     Tsrck                 0.438   display/M_time_q[10]
                                                       display/M_time_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.928ns (0.956ns logic, 2.972ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y23.SR      net (fanout=13)       3.018   M_reset_cond_out
    SLICE_X16Y23.CLK     Tsrck                 0.375   display/M_state_q_FSM_FFd3
                                                       display/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.893ns logic, 3.018ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y23.SR      net (fanout=13)       2.972   M_reset_cond_out
    SLICE_X15Y23.CLK     Tsrck                 0.410   display/M_time_q[10]
                                                       display/M_time_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.928ns logic, 2.972ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_j_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_j_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=13)       2.866   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.461   display/M_j_q[3]
                                                       display/M_j_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (0.979ns logic, 2.866ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_j_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_j_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=13)       2.866   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.429   display/M_j_q[3]
                                                       display/M_j_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (0.947ns logic, 2.866ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  16.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_k_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_k_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y22.SR      net (fanout=13)       2.831   M_reset_cond_out
    SLICE_X16Y22.CLK     Tsrck                 0.461   display/M_k_q[0]
                                                       display/M_k_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (0.979ns logic, 2.831ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_j_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_j_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=13)       2.866   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.418   display/M_j_q[3]
                                                       display/M_j_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (0.936ns logic, 2.866ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_6 (FF)
  Destination:          display/M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.187 - 0.196)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_6 to display/M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_6
    SLICE_X16Y21.D2      net (fanout=2)        0.819   display/M_time_q[6]
    SLICE_X16Y21.D       Tilo                  0.254   display/M_i_q[0]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>2
    SLICE_X15Y23.B1      net (fanout=10)       0.973   display/M_time_q[15]_GND_7_o_equal_14_o<15>1
    SLICE_X15Y23.B       Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>3
    SLICE_X15Y21.A1      net (fanout=17)       0.811   display/M_time_q[15]_GND_7_o_equal_14_o
    SLICE_X15Y21.CLK     Tas                   0.373   display/M_time_q[3]
                                                       display/Mmux_M_time_d11
                                                       display/M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.919ns (1.316ns logic, 2.603ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_j_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.589 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_j_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y23.SR      net (fanout=13)       2.866   M_reset_cond_out
    SLICE_X18Y23.CLK     Tsrck                 0.395   display/M_j_q[3]
                                                       display/M_j_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (0.913ns logic, 2.866ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  16.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_6 (FF)
  Destination:          display/M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.187 - 0.196)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_6 to display/M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   display/M_time_q[7]
                                                       display/M_time_q_6
    SLICE_X16Y21.D2      net (fanout=2)        0.819   display/M_time_q[6]
    SLICE_X16Y21.D       Tilo                  0.254   display/M_i_q[0]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>2
    SLICE_X15Y23.B1      net (fanout=10)       0.973   display/M_time_q[15]_GND_7_o_equal_14_o<15>1
    SLICE_X15Y23.B       Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>3
    SLICE_X15Y21.D2      net (fanout=17)       0.800   display/M_time_q[15]_GND_7_o_equal_14_o
    SLICE_X15Y21.CLK     Tas                   0.373   display/M_time_q[3]
                                                       display/Mmux_M_time_d101
                                                       display/M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.316ns logic, 2.592ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_0 (FF)
  Destination:          display/M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_0 to display/M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_0
    SLICE_X16Y21.D1      net (fanout=2)        0.812   display/M_time_q[0]
    SLICE_X16Y21.D       Tilo                  0.254   display/M_i_q[0]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>2
    SLICE_X15Y23.B1      net (fanout=10)       0.973   display/M_time_q[15]_GND_7_o_equal_14_o<15>1
    SLICE_X15Y23.B       Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>3
    SLICE_X15Y21.A1      net (fanout=17)       0.811   display/M_time_q[15]_GND_7_o_equal_14_o
    SLICE_X15Y21.CLK     Tas                   0.373   display/M_time_q[3]
                                                       display/Mmux_M_time_d11
                                                       display/M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.316ns logic, 2.596ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.771ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=13)       2.785   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.468   display/M_time_q[7]
                                                       display/M_time_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.986ns logic, 2.785ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_0 (FF)
  Destination:          display/M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_0 to display/M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_0
    SLICE_X16Y21.D1      net (fanout=2)        0.812   display/M_time_q[0]
    SLICE_X16Y21.D       Tilo                  0.254   display/M_i_q[0]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>2
    SLICE_X15Y23.B1      net (fanout=10)       0.973   display/M_time_q[15]_GND_7_o_equal_14_o<15>1
    SLICE_X15Y23.B       Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>3
    SLICE_X15Y21.D2      net (fanout=17)       0.800   display/M_time_q[15]_GND_7_o_equal_14_o
    SLICE_X15Y21.CLK     Tas                   0.373   display/M_time_q[3]
                                                       display/Mmux_M_time_d101
                                                       display/M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.316ns logic, 2.585ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=13)       2.785   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.438   display/M_time_q[7]
                                                       display/M_time_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.956ns logic, 2.785ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=13)       2.785   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.413   display/M_time_q[7]
                                                       display/M_time_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (0.931ns logic, 2.785ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  16.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.590 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y22.SR      net (fanout=13)       2.785   M_reset_cond_out
    SLICE_X15Y22.CLK     Tsrck                 0.410   display/M_time_q[7]
                                                       display/M_time_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (0.928ns logic, 2.785ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  16.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_9 (FF)
  Destination:          display/M_time_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.187 - 0.194)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_9 to display/M_time_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.CQ      Tcko                  0.430   display/M_time_q[10]
                                                       display/M_time_q_9
    SLICE_X16Y21.D5      net (fanout=2)        0.701   display/M_time_q[9]
    SLICE_X16Y21.D       Tilo                  0.254   display/M_i_q[0]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>2
    SLICE_X15Y23.B1      net (fanout=10)       0.973   display/M_time_q[15]_GND_7_o_equal_14_o<15>1
    SLICE_X15Y23.B       Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>3
    SLICE_X15Y21.A1      net (fanout=17)       0.811   display/M_time_q[15]_GND_7_o_equal_14_o
    SLICE_X15Y21.CLK     Tas                   0.373   display/M_time_q[3]
                                                       display/Mmux_M_time_d11
                                                       display/M_time_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (1.316ns logic, 2.485ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y24.SR      net (fanout=13)       2.680   M_reset_cond_out
    SLICE_X15Y24.CLK     Tsrck                 0.468   display/M_time_q[14]
                                                       display/M_time_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (0.986ns logic, 2.680ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_9 (FF)
  Destination:          display/M_time_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.187 - 0.194)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_9 to display/M_time_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.CQ      Tcko                  0.430   display/M_time_q[10]
                                                       display/M_time_q_9
    SLICE_X16Y21.D5      net (fanout=2)        0.701   display/M_time_q[9]
    SLICE_X16Y21.D       Tilo                  0.254   display/M_i_q[0]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>2
    SLICE_X15Y23.B1      net (fanout=10)       0.973   display/M_time_q[15]_GND_7_o_equal_14_o<15>1
    SLICE_X15Y23.B       Tilo                  0.259   display/M_time_q[10]
                                                       display/M_time_q[15]_GND_7_o_equal_14_o<15>3
    SLICE_X15Y21.D2      net (fanout=17)       0.800   display/M_time_q[15]_GND_7_o_equal_14_o
    SLICE_X15Y21.CLK     Tas                   0.373   display/M_time_q[3]
                                                       display/Mmux_M_time_d101
                                                       display/M_time_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.316ns logic, 2.474ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  16.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y24.SR      net (fanout=13)       2.680   M_reset_cond_out
    SLICE_X15Y24.CLK     Tsrck                 0.438   display/M_time_q[14]
                                                       display/M_time_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (0.956ns logic, 2.680ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  16.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_k_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.639ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (0.596 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_k_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X18Y20.SR      net (fanout=13)       2.692   M_reset_cond_out
    SLICE_X18Y20.CLK     Tsrck                 0.429   display/M_k_q[1]
                                                       display/M_k_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (0.947ns logic, 2.692ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  16.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.611ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y24.SR      net (fanout=13)       2.680   M_reset_cond_out
    SLICE_X15Y24.CLK     Tsrck                 0.413   display/M_time_q[14]
                                                       display/M_time_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (0.931ns logic, 2.680ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  16.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          display/M_time_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 0)
  Clock Path Skew:      -0.140ns (0.588 - 0.728)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to display/M_time_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X15Y24.SR      net (fanout=13)       2.680   M_reset_cond_out
    SLICE_X15Y24.CLK     Tsrck                 0.410   display/M_time_q[14]
                                                       display/M_time_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (0.928ns logic, 2.680ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_1 (FF)
  Destination:          display/M_time_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_1 to display/M_time_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_1
    SLICE_X14Y21.B1      net (fanout=2)        0.737   display/M_time_q[1]
    SLICE_X14Y21.COUT    Topcyb                0.448   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[3]
                                                       display/M_time_q[1]_rt
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[3]
    SLICE_X14Y22.COUT    Tbyp                  0.091   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[7]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[7]
    SLICE_X14Y23.COUT    Tbyp                  0.091   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[11]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[11]
    SLICE_X14Y24.CMUX    Tcinc                 0.289   display/M_time_q[15]_GND_7_o_add_12_OUT[14]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_xor<14>
    SLICE_X15Y24.D1      net (fanout=1)        1.178   display/M_time_q[15]_GND_7_o_add_12_OUT[14]
    SLICE_X15Y24.CLK     Tas                   0.373   display/M_time_q[14]
                                                       display/Mmux_M_time_d61
                                                       display/M_time_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.722ns logic, 2.003ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  16.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/M_time_q_0 (FF)
  Destination:          display/M_time_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.284 - 0.305)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/M_time_q_0 to display/M_time_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.430   display/M_time_q[3]
                                                       display/M_time_q_0
    SLICE_X14Y21.A2      net (fanout=2)        0.712   display/M_time_q[0]
    SLICE_X14Y21.COUT    Topcya                0.472   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[3]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_lut<0>_INV_0
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy<3>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[3]
    SLICE_X14Y22.COUT    Tbyp                  0.091   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[7]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy<7>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[7]
    SLICE_X14Y23.COUT    Tbyp                  0.091   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[11]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy<11>
    SLICE_X14Y24.CIN     net (fanout=1)        0.082   display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_cy[11]
    SLICE_X14Y24.CMUX    Tcinc                 0.289   display/M_time_q[15]_GND_7_o_add_12_OUT[14]
                                                       display/Madd_M_time_q[15]_GND_7_o_add_12_OUT_xor<14>
    SLICE_X15Y24.D1      net (fanout=1)        1.178   display/M_time_q[15]_GND_7_o_add_12_OUT[14]
    SLICE_X15Y24.CLK     Tas                   0.373   display/M_time_q[14]
                                                       display/Mmux_M_time_d61
                                                       display/M_time_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.746ns logic, 1.978ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_sync_out/CLK
  Logical resource: move_condition_gen_0[2].move_condition/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_sync_out/CLK
  Logical resource: move_condition_gen_0[3].move_condition/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[3]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_1/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[3]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_2/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[3]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_3/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[7]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_4/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[7]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_5/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[7]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_6/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[7]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_7/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[11]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_8/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[11]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_9/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[11]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_10/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[11]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_11/CK
  Location pin: SLICE_X8Y39.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[15]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_12/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[15]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_13/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[15]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_14/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[15]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_15/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[19]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_16/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[19]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_17/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[19]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_18/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_ctr_q[19]/CLK
  Logical resource: move_condition_gen_0[3].move_condition/M_ctr_q_19/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_sync_out/CLK
  Logical resource: move_condition_gen_0[2].move_condition/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: move_condition_gen_0[3].move_condition/M_sync_out/CLK
  Logical resource: move_condition_gen_0[3].move_condition/sync/M_pipe_q_1/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_k_q[3]/CLK
  Logical resource: display/M_k_q_3/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_i_q[0]/CLK
  Logical resource: display/M_i_q_0/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_k_q[0]/CLK
  Logical resource: display/M_k_q_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_state_q_FSM_FFd3/CLK
  Logical resource: display/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_state_q_FSM_FFd3/CLK
  Logical resource: display/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/M_state_q_FSM_FFd3/CLK
  Logical resource: display/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.228|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2094 paths, 0 nets, and 424 connections

Design statistics:
   Minimum period:   4.228ns{1}   (Maximum frequency: 236.518MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 07 16:46:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



