/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "MPR" of TriCore TC1766B (28 SFRs) */

#ifndef _HAVE_TRICORE_MPR_ADDRESSES_H_
#define _HAVE_TRICORE_MPR_ADDRESSES_H_

#define MPR_DPR0_0L_ADDR      0xF7E1C000     /* "Data Segment Protection Register Set 0, Range 0, Lower" */
#define MPR_DPR0_0U_ADDR      0xF7E1C004     /* "Data Segment Protection Register Set 0, Range 0, Upper" */
#define MPR_DPR0_1L_ADDR      0xF7E1C008     /* "Data Segment Protection Register Set 0, Range 1, Lower" */
#define MPR_DPR0_1U_ADDR      0xF7E1C00C     /* "Data Segment Protection Register Set 0, Range 1, Upper" */
#define MPR_DPR0_2L_ADDR      0xF7E1C010     /* "Data Segment Protection Register Set 0, Range 2, Lower" */
#define MPR_DPR0_2U_ADDR      0xF7E1C014     /* "Data Segment Protection Register Set 0, Range 2, Upper" */
#define MPR_DPR0_3L_ADDR      0xF7E1C018     /* "Data Segment Protection Register Set 0, Range 3, Lower" */
#define MPR_DPR0_3U_ADDR      0xF7E1C01C     /* "Data Segment Protection Register Set 0, Range 3, Upper" */
#define MPR_DPR1_0L_ADDR      0xF7E1C400     /* "Data Segment Protection Register Set 1, Range 0, Lower" */
#define MPR_DPR1_0U_ADDR      0xF7E1C404     /* "Data Segment Protection Register Set 1, Range 0, Upper" */
#define MPR_DPR1_1L_ADDR      0xF7E1C408     /* "Data Segment Protection Register Set 1, Range 1, Lower" */
#define MPR_DPR1_1U_ADDR      0xF7E1C40C     /* "Data Segment Protection Register Set 1, Range 1, Upper" */
#define MPR_DPR1_2L_ADDR      0xF7E1C410     /* "Data Segment Protection Register Set 1, Range 2, Lower" */
#define MPR_DPR1_2U_ADDR      0xF7E1C414     /* "Data Segment Protection Register Set 1, Range 2, Upper" */
#define MPR_DPR1_3L_ADDR      0xF7E1C418     /* "Data Segment Protection Register Set 1, Range 3, Lower" */
#define MPR_DPR1_3U_ADDR      0xF7E1C41C     /* "Data Segment Protection Register Set 1, Range 0, Upper" */
#define MPR_CPR0_0L_ADDR      0xF7E1D000     /* "Code Segment Protection Register Set 0, Range 0, Lower" */
#define MPR_CPR0_0U_ADDR      0xF7E1D004     /* "Code Segment Protection Register Set 0, Range 0, Upper" */
#define MPR_CPR0_1L_ADDR      0xF7E1D008     /* "Code Segment Protection Register Set 0, Range 1, Lower" */
#define MPR_CPR0_1U_ADDR      0xF7E1D00C     /* "Code Segment Protection Register Set 0, Range 1, Upper" */
#define MPR_CPR1_0L_ADDR      0xF7E1D400     /* "Code Segment Protection Register Set 1, Range 0, Lower" */
#define MPR_CPR1_0U_ADDR      0xF7E1D404     /* "Code Segment Protection Register Set 1, Range 0, Upper" */
#define MPR_CPR1_1L_ADDR      0xF7E1D408     /* "Code Segment Protection Register Set 1, Range 1, Lower" */
#define MPR_CPR1_1U_ADDR      0xF7E1D40C     /* "Code Segment Protection Register Set 1, Range 1, Upper" */
#define MPR_DPM0_ADDR         0xF7E1E000     /* "Data Memory Protection Mode Register 0" */
#define MPR_DPM1_ADDR         0xF7E1E080     /* "Data Memory Protection Mode Register 1" */
#define MPR_CPM0_ADDR         0xF7E1E200     /* "Code Memory Protection Mode Register 0" */
#define MPR_CPM1_ADDR         0xF7E1E280     /* "Code Memory Protection Mode Register 1" */


#endif /* _HAVE_TRICORE_MPR_ADDRESSES_H_ (block "MPR") */


