{"vcs1":{"timestamp_begin":1735306316.591627818, "rt":1.75, "ut":0.78, "st":0.28}}
{"vcselab":{"timestamp_begin":1735306318.422859930, "rt":1.00, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1735306319.509032166, "rt":0.41, "ut":0.17, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306315.889714726}
{"VCS_COMP_START_TIME": 1735306315.889714726}
{"VCS_COMP_END_TIME": 1735306323.160079786}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D12"}
{"vcs1": {"peak_mem": 332620}}
{"stitch_vcselab": {"peak_mem": 223372}}
