#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000028c3334d7d0 .scope module, "tb_cordic_serial" "tb_cordic_serial" 2 4;
 .timescale -9 -12;
v0000028c3334a510_0 .var "clk", 0 0;
v0000028c3334a010_0 .net "phase", 31 0, v0000028c3334a970_0;  1 drivers
v0000028c3334aab0_0 .var/s "x", 31 0;
v0000028c3334ac90_0 .var/s "y", 31 0;
S_0000028c33351ae0 .scope module, "uut" "cordic_serial" 2 15, 3 23 0, S_0000028c3334d7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 32 "y";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "phase";
P_0000028c33359650 .param/l "DONE" 1 3 33, C4<10>;
P_0000028c33359688 .param/l "IDLE" 1 3 31, C4<00>;
P_0000028c333596c0 .param/l "WORK" 1 3 32, C4<01>;
L_0000028c33361fa0 .functor NOT 1, L_0000028c33349ed0, C4<0>, C4<0>, C4<0>;
v0000028c3334a650_0 .net "D_sign", 0 0, L_0000028c33361fa0;  1 drivers
v0000028c3334abf0_0 .net *"_ivl_49", 0 0, L_0000028c33349ed0;  1 drivers
v0000028c3334a6f0_0 .net "clk", 0 0, v0000028c3334a510_0;  1 drivers
v0000028c3334a790_0 .var "counter", 6 0;
v0000028c3334a8d0_0 .var "next_state", 1 0;
v0000028c3334a970_0 .var "phase", 31 0;
L_0000028c333bb418 .functor BUFT 1, C4<00000000001011010000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0 .array "rot", 0 15;
v0000028c3334add0_0 .net v0000028c3334add0 0, 31 0, L_0000028c333bb418; 1 drivers
L_0000028c333bb460 .functor BUFT 1, C4<00000000000110101001000011000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_1 .net v0000028c3334add0 1, 31 0, L_0000028c333bb460; 1 drivers
L_0000028c333bb4a8 .functor BUFT 1, C4<00000000000011100000100101000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_2 .net v0000028c3334add0 2, 31 0, L_0000028c333bb4a8; 1 drivers
L_0000028c333bb4f0 .functor BUFT 1, C4<00000000000001110010000000000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_3 .net v0000028c3334add0 3, 31 0, L_0000028c333bb4f0; 1 drivers
L_0000028c333bb538 .functor BUFT 1, C4<00000000000000111001001110000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_4 .net v0000028c3334add0 4, 31 0, L_0000028c333bb538; 1 drivers
L_0000028c333bb580 .functor BUFT 1, C4<00000000000000011100101001000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_5 .net v0000028c3334add0 5, 31 0, L_0000028c333bb580; 1 drivers
L_0000028c333bb5c8 .functor BUFT 1, C4<00000000000000001110010101000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_6 .net v0000028c3334add0 6, 31 0, L_0000028c333bb5c8; 1 drivers
L_0000028c333bb610 .functor BUFT 1, C4<00000000000000000111001010000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_7 .net v0000028c3334add0 7, 31 0, L_0000028c333bb610; 1 drivers
L_0000028c333bb658 .functor BUFT 1, C4<00000000000000000011100101000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_8 .net v0000028c3334add0 8, 31 0, L_0000028c333bb658; 1 drivers
L_0000028c333bb6a0 .functor BUFT 1, C4<00000000000000000001110011000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_9 .net v0000028c3334add0 9, 31 0, L_0000028c333bb6a0; 1 drivers
L_0000028c333bb6e8 .functor BUFT 1, C4<00000000000000000000111001000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_10 .net v0000028c3334add0 10, 31 0, L_0000028c333bb6e8; 1 drivers
L_0000028c333bb730 .functor BUFT 1, C4<00000000000000000000011101000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_11 .net v0000028c3334add0 11, 31 0, L_0000028c333bb730; 1 drivers
L_0000028c333bb778 .functor BUFT 1, C4<00000000000000000000001110000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_12 .net v0000028c3334add0 12, 31 0, L_0000028c333bb778; 1 drivers
L_0000028c333bb7c0 .functor BUFT 1, C4<00000000000000000000000111000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_13 .net v0000028c3334add0 13, 31 0, L_0000028c333bb7c0; 1 drivers
L_0000028c333bb808 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_14 .net v0000028c3334add0 14, 31 0, L_0000028c333bb808; 1 drivers
L_0000028c333bb850 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000028c3334add0_15 .net v0000028c3334add0 15, 31 0, L_0000028c333bb850; 1 drivers
v0000028c3334aa10_0 .var "state", 1 0;
v0000028c3334a3d0_0 .net/s "x", 31 0, v0000028c3334aab0_0;  1 drivers
v0000028c3334a470_0 .var/s "x_shift", 31 0;
v0000028c3334a1f0_0 .net/s "y", 31 0, v0000028c3334ac90_0;  1 drivers
v0000028c33349f70_0 .var/s "y_shift", 31 0;
v0000028c3334a830_0 .var/s "z_rot", 31 0;
E_0000028c33351420 .event posedge, v0000028c3334a6f0_0;
L_0000028c33349ed0 .part v0000028c33349f70_0, 31, 1;
    .scope S_0000028c33351ae0;
T_0 ;
    %wait E_0000028c33351420;
    %load/vec4 v0000028c3334a8d0_0;
    %assign/vec4 v0000028c3334aa10_0, 0;
    %load/vec4 v0000028c3334aa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c3334a8d0_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028c3334a8d0_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000028c3334a790_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.5, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_0.6, 8;
T_0.5 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.6, 8;
 ; End of false expr.
    %blend;
T_0.6;
    %assign/vec4 v0000028c3334a8d0_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028c3334a8d0_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028c33351ae0;
T_1 ;
    %wait E_0000028c33351420;
    %load/vec4 v0000028c3334aa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000028c3334a3d0_0;
    %assign/vec4 v0000028c3334a470_0, 0;
    %load/vec4 v0000028c3334a1f0_0;
    %assign/vec4 v0000028c33349f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028c3334a830_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000028c3334a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0000028c3334a470_0;
    %load/vec4 v0000028c33349f70_0;
    %ix/getv 4, v0000028c3334a790_0;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0000028c3334a470_0, 0;
    %load/vec4 v0000028c33349f70_0;
    %load/vec4 v0000028c3334a470_0;
    %ix/getv 4, v0000028c3334a790_0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0000028c33349f70_0, 0;
    %load/vec4 v0000028c3334a830_0;
    %ix/getv 4, v0000028c3334a790_0;
    %load/vec4a v0000028c3334add0, 4;
    %add;
    %assign/vec4 v0000028c3334a830_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000028c3334a470_0;
    %load/vec4 v0000028c33349f70_0;
    %ix/getv 4, v0000028c3334a790_0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0000028c3334a470_0, 0;
    %load/vec4 v0000028c33349f70_0;
    %load/vec4 v0000028c3334a470_0;
    %ix/getv 4, v0000028c3334a790_0;
    %shiftr/s 4;
    %add;
    %assign/vec4 v0000028c33349f70_0, 0;
    %load/vec4 v0000028c3334a830_0;
    %ix/getv 4, v0000028c3334a790_0;
    %load/vec4a v0000028c3334add0, 4;
    %sub;
    %assign/vec4 v0000028c3334a830_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000028c3334a830_0;
    %assign/vec4 v0000028c3334a970_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028c33351ae0;
T_2 ;
    %wait E_0000028c33351420;
    %load/vec4 v0000028c3334aa10_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0000028c3334a8d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000028c3334a790_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028c3334aa10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.3, 4;
    %load/vec4 v0000028c3334a790_0;
    %cmpi/u 14, 0, 7;
    %jmp/0xz  T_2.5, 5;
    %load/vec4 v0000028c3334a790_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000028c3334a790_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000028c3334a790_0;
    %assign/vec4 v0000028c3334a790_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000028c3334a790_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028c3334d7d0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000028c3334a510_0;
    %inv;
    %store/vec4 v0000028c3334a510_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028c3334d7d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028c3334a510_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c3334aab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c3334ac90_0, 0, 32;
    %vpi_call 2 33 "$display", "Starting CORDIC Test..." {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0000028c3334aab0_0, 0, 32;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0000028c3334ac90_0, 0, 32;
    %vpi_call 2 39 "$display", "Test 1: X = %d, Y = %d", v0000028c3334aab0_0, v0000028c3334ac90_0 {0 0 0};
    %delay 300000, 0;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0000028c3334aab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c3334ac90_0, 0, 32;
    %vpi_call 2 45 "$display", "Test 2: X = %d, Y = %d", v0000028c3334aab0_0, v0000028c3334ac90_0 {0 0 0};
    %delay 300000, 0;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0000028c3334aab0_0, 0, 32;
    %pushi/vec4 4293967296, 0, 32;
    %store/vec4 v0000028c3334ac90_0, 0, 32;
    %vpi_call 2 51 "$display", "Test 3: X = %d, Y = %d", v0000028c3334aab0_0, v0000028c3334ac90_0 {0 0 0};
    %delay 300000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c3334aab0_0, 0, 32;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v0000028c3334ac90_0, 0, 32;
    %vpi_call 2 57 "$display", "Test 4: X = %d, Y = %d", v0000028c3334aab0_0, v0000028c3334ac90_0 {0 0 0};
    %delay 300000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028c3334aab0_0, 0, 32;
    %pushi/vec4 4293967296, 0, 32;
    %store/vec4 v0000028c3334ac90_0, 0, 32;
    %vpi_call 2 63 "$display", "Test 5: X = %d, Y = %d", v0000028c3334aab0_0, v0000028c3334ac90_0 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 67 "$display", "CORDIC Calculation Finished!" {0 0 0};
    %vpi_call 2 68 "$display", "Final Output Phase: %d", v0000028c3334a010_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000028c3334d7d0;
T_5 ;
    %vpi_call 2 74 "$dumpfile", "waveform/cordic_serial_tb.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028c3334d7d0 {0 0 0};
    %delay 50000000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "user/sim/tb_cordic_serial.v";
    "user/src/cordic_serial.v";
