package pipeline.mem

import chisel3._
import chisel3.util._
import spec._

class MemResStage extends Module {
  val io = IO(new Bundle {})
}
