<div align="center">

<img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=32&duration=2500&pause=1800&color=61DAFB&center=true&vCenter=true&width=950&lines=Hi+There!+%F0%9F%91%8B+I'm+Pranjal+Upadhyay;Electronics+%26+VLSI+Design+Enthusiast;Building+Efficient+Hardware+Architectures" alt="Typing SVG" />

<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=160&section=header&text=Welcome+to+My+GitHub&fontSize=42&fontColor=ffffff&animation=twinkling" width="100%"/>

</div>

---

## ğŸ‘¨â€ğŸ“ About Me

I am pursuing an **Integrated B.Tech + M.Tech program in Electronics and Communication Engineering (ECE)** at the **Indian Institute of Information Technology, Design and Manufacturing, Kurnool (IIITDM Kurnool)**.

I work across **VLSI Design**, **Digital Logic Architecture**, and **Processor Development** â€” building hardware with a balance of performance, efficiency, and scalability.

```typescript
const Pranjal = {
  Program: "Integrated B.Tech + M.Tech in ECE",
  FocusAreas: ["VLSI Design", "Processor Architecture", "Digital Logic", "SoC Design"],
  CurrentlyWorkingOn: "Designing a 64-bit High Performance Processor",
  Philosophy: "Hardware is where ideas meet reality.",
  FunFact: "I turn coffee into circuits! â˜•âš¡"
};
```

---

## ğŸš€ Featured Projects

<div align="center">

<table>
<tr>
<td width="50%">

### ğŸ”¹ 32-Bit Kogge-Stone Adder (High-Speed)

<a href="https://github.com/upadhyaypranjal/8-Bit-Kogge-Stone-Adder">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=upadhyaypranjal&repo=8-Bit-Kogge-Stone-Adder&theme=radical&hide_border=true" />
</a>

High-performance **parallel prefix adder** designed for minimal carry propagation delay.

**Tech:** Verilog â€¢ Synthesis â€¢ Timing Optimization

</td>
<td width="50%">

### ğŸ”¹ ESP32 Electronic Voting Machine

<a href="https://github.com/upadhyaypranjal/ESP32-based-Electronic-Voting-Machine">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=upadhyaypranjal&repo=ESP32-based-Electronic-Voting-Machine&theme=radical&hide_border=true" />
</a>

Secure IoT-based voting system with real-time encrypted data transmission.

**Tech:** ESP32 â€¢ MQTT â€¢ Embedded C++

</td>
</tr>
</table>

</div>

---

## ğŸ“Š GitHub Analytics

<div align="center">

<img height="170em" src="https://github-readme-stats.vercel.app/api?username=upadhyaypranjal&show_icons=true&theme=radical&hide_border=true" />
<img height="170em" src="https://github-readme-streak-stats.herokuapp.com/?user=upadhyaypranjal&theme=radical&hide_border=true" />

</div>

---

## ğŸ› ï¸ Skills & Tools

**Languages:** C, C++, Python, Verilog HDL
**Hardware:** FPGA, Embedded Systems, Digital Logic Design
**Tools:** Vivado, Cadence Innovus, Linux, Git, VS Code

---

## ğŸ¤ Connect With Me

<div align="center">

[<img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" />](https://www.linkedin.com/in/pranjalupadhyay0142/)
[<img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" />](https://github.com/upadhyaypranjal)
[<img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" />](https://mail.google.com/mail/?view=cm&fs=1&to=pranjal2004upadhyay@gmail.com)

</div>

---

<div align="center">

### ğŸ’« "Engineering the future, one circuit at a time."

<img src="https://capsule-render.vercel.app/api?type=waving&color=gradient&height=140&section=footer&animation=twinkling" width="100%"/>

</div>
