$date
	Mon May 19 21:54:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pe $end
$var wire 1 ! clk $end
$var wire 32 " input_in [31:0] $end
$var wire 1 # load_weight $end
$var wire 1 $ reset $end
$var wire 1 % start $end
$var wire 32 & sum_in [31:0] $end
$var wire 32 ' weight_in [31:0] $end
$var reg 32 ( input_out [31:0] $end
$var reg 32 ) sum_out [31:0] $end
$var reg 32 * weight_reg [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
0%
1$
0#
b0 "
1!
$end
#500
0!
#1000
1!
#1500
0!
#2000
1!
#2500
0!
#3000
1!
#3500
0!
#4000
b11 '
1#
0$
1!
#4500
0!
#5000
b100 &
b11 "
1%
0#
b0 '
b11 *
1!
#5500
0!
#6000
b1101 )
b11 (
1!
#6500
0!
#7000
1!
#7500
0!
#8000
1!
#8500
0!
#9000
1!
#9500
0!
#10000
1!
#10500
0!
#11000
1!
#11500
0!
#12000
1!
#12500
0!
#13000
1!
#13500
0!
#14000
1!
#14500
0!
#15000
1!
#15500
0!
#16000
1!
#16500
0!
#17000
1!
#17500
0!
#18000
1!
#18500
0!
#19000
1!
#19500
0!
#20000
1!
#20500
0!
#21000
1!
#21500
0!
#22000
1!
#22500
0!
#23000
1!
#23500
0!
#24000
1!
#24500
0!
#25000
1!
#25500
0!
#26000
1!
#26500
0!
#27000
1!
#27500
0!
#28000
1!
#28500
0!
#29000
1!
#29500
0!
#30000
1!
#30500
0!
#31000
1!
#31500
0!
#32000
1!
#32500
0!
#33000
1!
#33500
0!
#34000
1!
#34500
0!
#35000
1!
#35500
0!
#36000
1!
#36500
0!
#37000
1!
#37500
0!
#38000
1!
#38500
0!
#39000
1!
#39500
0!
#40000
1!
#40500
0!
#41000
1!
#41500
0!
#42000
1!
#42500
0!
#43000
1!
#43500
0!
#44000
1!
#44500
0!
#45000
1!
#45001
