/*
 * Copyright (c) 2025 Renesas Electronics Corporation
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;

#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>
#include <zephyr/dt-bindings/gpio/renesas-rz-gpio.h>
#include <freq.h>
#include <arm64/renesas/rz/rza/r9a07g063.dtsi>
#include "rza3ul_smarc-pinctrl.dtsi"

/ {
	model = "Renesas RZ/A3UL SMARC";
	compatible = "renesas,rza3ul-smarc";

	chosen {
		zephyr,sram = &ddr;
		zephyr,flash = &at25ql128a;
		zephyr,console = &scif0;
		zephyr,shell-uart = &scif0;
		zephyr,code-partition = &slot0_partition;
	};

	aliases {
		watchdog0 = &wdt0;
	};

	ddr: memory@40200000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0x40200000 (DT_SIZE_M(1024) - 0x200000)>;
		zephyr,memory-region = "DDR";
	};

	sram: memory@1e000 {
		compatible = "zephyr,memory-region", "mmio-sram";
		reg = <0x1e000 DT_SIZE_K(72)>;
		zephyr,memory-region = "SRAM";
	};

};

&scif0 {
	current-speed = <115200>;
	pinctrl-0 = <&scif0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&adc {
	status = "okay";
};

&i2c1 {
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&spi0 {
	pinctrl-0 = <&spi0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&wdt0 {
	status = "okay";
};

&spibsc {
	status = "okay";

	at25ql128a: qspi-nor-flash@20000000 {
		compatible = "renesas,rz-qspi-spibsc";
		reg = <0x20000000 DT_SIZE_M(16)>; /* 128 Mbits */
		write-block-size = <1>;
		erase-block-size = <4096>;
		status = "okay";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			reserved: partition@0 {
				reg = <0x00000000 0x20000>;
				read-only;
			};

			header: partition@20000 {
				label = "header";
				reg = <0x00020000 0x200>;
				read-only;
			};

			slot0_partition: partition@20200 {
				label = "image-0";
				reg = <0x00020200 (DT_SIZE_M(16) - 0x20200)>;
				read-only;
			};
		};
	};
};
