##### START OF AREA REPORT #####[
Design view:work.udp_top(verilog)
Selecting part EP4CE6E22A7

Total combinational functions 184 of 6272 ( 2%)
Logic element usage by number of inputs
		  4 input functions 	 87
		  3 input functions 	 30
		  <=2 input functions 	 67
Logic elements by mode
		  normal mode            150
		  arithmetic mode        34
Total registers 78 of 6272 ( 1%)
I/O pins 24 of 180 (13%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Total ESB:      576 bits 

##### END OF AREA REPORT #####]

