{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "472156aa_7e5a0381",
        "filename": "plat/intel/soc/agilex/include/socfpga_plat_def.h",
        "patchSetId": 1
      },
      "lineNbr": 3,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 3,
        "startChar": 22,
        "endLine": 3,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "4a87c562_e9142b34",
        "filename": "plat/intel/soc/agilex5/bl2_plat_setup.c",
        "patchSetId": 1
      },
      "lineNbr": 96,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "socfpga_get_handoff(\u0026reverse_handoff_ptr) !\u003d 0",
      "range": {
        "startLine": 96,
        "startChar": 5,
        "endLine": 96,
        "endChar": 46
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "f4a30396_f4ca8a55",
        "filename": "plat/intel/soc/agilex5/include/agilex5_power_manager.h",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 22,
        "endLine": 2,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "d3c17800_16bafaae",
        "filename": "plat/intel/soc/agilex5/soc/agilex5_pinmux.c",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 22,
        "endLine": 2,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "3424a41a_bc96738d",
        "filename": "plat/intel/soc/common/soc/socfpga_reset_manager.c",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 22,
        "endLine": 2,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "2eccd149_7bef75a1",
        "filename": "plat/intel/soc/common/socfpga_delay_timer.c",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 22,
        "endLine": 2,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "0f4ec7c2_5fb3a635",
        "filename": "plat/intel/soc/common/socfpga_image_load.c",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 17,
        "endLine": 2,
        "endChar": 21
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "843ff05d_15c56d06",
        "filename": "plat/intel/soc/n5x/include/n5x_clock_manager.h",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 22,
        "endLine": 2,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "604295ac_9d42553f",
        "filename": "plat/intel/soc/n5x/include/socfpga_plat_def.h",
        "patchSetId": 1
      },
      "lineNbr": 3,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 3,
        "startChar": 22,
        "endLine": 3,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "051f9f43_1cd1f1f3",
        "filename": "plat/intel/soc/stratix10/include/socfpga_plat_def.h",
        "patchSetId": 1
      },
      "lineNbr": 2,
      "author": {
        "id": 1000124
      },
      "writtenOn": "2024-08-28T19:36:45Z",
      "side": 1,
      "message": "2024?",
      "range": {
        "startLine": 2,
        "startChar": 22,
        "endLine": 2,
        "endChar": 26
      },
      "revId": "a6f6f7b9f8e18143f9d8499e2f69dc70f69a32a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}