›|CLV|0  V|››Clear Overflow Flag›››|8 4 2 1|8 4 2 1|››|N V   B|D I Z C|›|- 0 - -|- - - -|›››| ADDR MODE |  SYNTAX   |HEX|BYT|CYC|››|Implied    |CLV        |$88| 1 | 2 |›››CLV clears the overflow flag to a 0.››Overflow Signaling›------------------›With signed arithmetic, the range›interpreted in the registers is›+127 to -128. Overflow is signaled ›using the signs of the operands of an›operation *and* the final result.››The CPU recognizes that for any two ›POSITIVE integers, the sign bit (7) ›will be 0, and for any arithmetic ›operation yielding a result <= +127,›the resultant sign bit *must* be 0. ›If the resultant sign bit is a 1,›then the overflow flag is set.››Similary, when two NEGATIVE numbers›are added, the sign bit of each›number will be 1 and for any result›<= -128, the sign bit *must* be 1.›If the resultant sign bit is a 0, ›then the overflow flag is set.›