[info] Loading settings for project aca-riscv-build from metals.sbt ...
[info] Loading project definition from /mnt/c/git/aca-riscv/project
[info] Loading settings for project aca-riscv from build.sbt ...
[info] Set current project to aca-riscv (in build file:/mnt/c/git/aca-riscv/)
[[35minfo[0m] [0.002] Elaborating design...
[[35minfo[0m] [0.395] Done elaborating.
Total FIRRTL Compile Time: 2234.7 ms
file loaded in 0.3789576 seconds, 2832 symbols, 1786 statements
[[35minfo[0m] [0.002] SEED 1586970184495
- Start of cycle 0: 
------------------------------
IF/ID: 1100010000000010010011 -- Instruction: 0 
------------------------------
ID/EX: 0 0 -- Instruction: -1 
-- MemWbRegWrite: 0 
-- MemWbAddress: 0 
-- MemWbData: 0 
------------------------------
EX/MEM: 0 -- Instruction: -2 
------------------------------
MEM/WB: 0 -- Instruction: -3 
------------------------------
WB WD: 0 -- Instruction: -3 
------------------------------
-****************************-
------------------------------
- Start of cycle 1: 
------------------------------
IF/ID: 10000000000001100010000000010010011 -- Instruction: 1 
------------------------------
ID/EX: 1000011 110000000000000100001100001 -- Instruction: 0 
-- MemWbRegWrite: 0 
-- MemWbAddress: 0 
-- MemWbData: 0 
------------------------------
EX/MEM: 0 -- Instruction: -1 
------------------------------
MEM/WB: 0 -- Instruction: -2 
------------------------------
WB WD: 0 -- Instruction: -2 
------------------------------
-****************************-
------------------------------
- Start of cycle 2: 
------------------------------
IF/ID: 100000000000101000011000000100010011 -- Instruction: 2 
------------------------------
ID/EX: 1000011 110000000000000100001100001 -- Instruction: 1 
-- MemWbRegWrite: 0 
-- MemWbAddress: 0 
-- MemWbData: 0 
------------------------------
EX/MEM: 1000000000000000000000000000000000110000000000000000000000000000000000001 -- Instruction: 0 
------------------------------
MEM/WB: 0 -- Instruction: -1 
------------------------------
WB WD: 0 -- Instruction: -1 
------------------------------
-****************************-
------------------------------
- Start of cycle 3: 
------------------------------
IF/ID: 110000000010100000100000000110010011 -- Instruction: 3 
------------------------------
ID/EX: 1000011 10100000000000000110101000010 -- Instruction: 2 
-- MemWbRegWrite: 1 
-- MemWbAddress: 1 
-- MemWbData: 3 
------------------------------
EX/MEM: 1000000000000000000000000000000000110000000000000000000000000000000000001 -- Instruction: 1 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000001100001 -- Instruction: 0 
------------------------------
WB WD: 3 -- Instruction: 0 
------------------------------
-****************************-
------------------------------
- Start of cycle 4: 
------------------------------
IF/ID: 1000011111111111100101000001000010011 -- Instruction: 4 
------------------------------
ID/EX: 1000011 1010000000001000001000100000011 -- Instruction: 3 
-- MemWbRegWrite: 1 
-- MemWbAddress: 1 
-- MemWbData: 3 
------------------------------
EX/MEM: 1000000000000000000000000000000010100000000000000000000000000000000000010 -- Instruction: 2 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000001100001 -- Instruction: 1 
------------------------------
WB WD: 3 -- Instruction: 1 
------------------------------
-****************************-
------------------------------
- Start of cycle 5: 
------------------------------
IF/ID: 1010000000000001000001000001010110011 -- Instruction: 5 
------------------------------
ID/EX: 1000011 111111111111111111111111111111111111111000001011111100100 -- Instruction: 4 
-- MemWbRegWrite: 1 
-- MemWbAddress: 2 
-- MemWbData: 10 
------------------------------
EX/MEM: 1000000000000000000000000000001010000000000000000000000000000000000000011 -- Instruction: 3 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000101000010 -- Instruction: 2 
------------------------------
WB WD: 10 -- Instruction: 2 
------------------------------
-****************************-
------------------------------
- Start of cycle 6: 
------------------------------
IF/ID: 1100001000000001100010000001100110011 -- Instruction: 6 
------------------------------
ID/EX: 1000100 1100000000000000000000000000001010000000000000000000000010000010000000000000000010001000101 -- Instruction: 5 
-- MemWbRegWrite: 1 
-- MemWbAddress: 3 
-- MemWbData: 40 
------------------------------
EX/MEM: 1000111111111111111111111111111111110000000000000000000000000000000000100 -- Instruction: 4 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000010100000011 -- Instruction: 3 
------------------------------
WB WD: 40 -- Instruction: 3 
------------------------------
-****************************-
------------------------------
- Start of cycle 7: 
------------------------------
IF/ID: 1110000000000010000001000001110110011 -- Instruction: 7 
------------------------------
ID/EX: 1000100 101000000000000000000000000000101000000000000000010000000011000100000100000000000100001100110 -- Instruction: 6 
-- MemWbRegWrite: 1 
-- MemWbAddress: 4 
-- MemWbData: 4294967295 
------------------------------
EX/MEM: 1000000000000000000000000000000011010000000000000000000000000000101000101 -- Instruction: 5 
------------------------------
MEM/WB: 10000000000000000000000000000000001111111111111111111111111111111100100 -- Instruction: 4 
------------------------------
WB WD: 4294967295 -- Instruction: 4 
------------------------------
-****************************-
------------------------------
- Start of cycle 8: 
------------------------------
IF/ID: 10000001000000010000001000010000110011 -- Instruction: 8 
------------------------------
ID/EX: 1000100 1111111111111111111111111111111111000000000000000000000100000010000000000000000010010000111 -- Instruction: 7 
-- MemWbRegWrite: 1 
-- MemWbAddress: 5 
-- MemWbData: 13 
------------------------------
EX/MEM: 1000111111111111111111111111111000100000000000000000000000000010100000110 -- Instruction: 6 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000110100101 -- Instruction: 5 
------------------------------
WB WD: 13 -- Instruction: 5 
------------------------------
-****************************-
------------------------------
- Start of cycle 9: 
------------------------------
IF/ID: 10010000000000001000001111010010110011 -- Instruction: 9 
------------------------------
ID/EX: 1000100 1111111111111111111111111111111111000000000000010000000100000010000100000000000010010001000 -- Instruction: 8 
-- MemWbRegWrite: 1 
-- MemWbAddress: 6 
-- MemWbData: 4294967266 
------------------------------
EX/MEM: 1000000000000000000000000000000000101111111111111111111111111111111100111 -- Instruction: 7 
------------------------------
MEM/WB: 10000000000000000000000000000000001111111111111111111111111110001000110 -- Instruction: 6 
------------------------------
WB WD: 4294967266 -- Instruction: 6 
------------------------------
-****************************-
------------------------------
- Start of cycle 10: 
------------------------------
IF/ID: 10100000000000010000001111010100110011 -- Instruction: 10 
------------------------------
ID/EX: 1000100 1100000000000000000000000000001010000000000000000000000010000011110000000111000010001001001 -- Instruction: 9 
-- MemWbRegWrite: 1 
-- MemWbAddress: 7 
-- MemWbData: 2 
------------------------------
EX/MEM: 1000000000000000000000000000000001001111111111111111111111111111111101000 -- Instruction: 8 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000001000111 -- Instruction: 7 
------------------------------
WB WD: 2 -- Instruction: 7 
------------------------------
-****************************-
------------------------------
- Start of cycle 11: 
------------------------------
IF/ID: 10110000000000000000000000000000000000 -- Instruction: 11 
------------------------------
ID/EX: 1000100 1111111111111111111111111111111111000000000000000000000100000011110000000111000010010001010 -- Instruction: 10 
-- MemWbRegWrite: 1 
-- MemWbAddress: 8 
-- MemWbData: 4 
------------------------------
EX/MEM: 1000000000000000000000000000000000100000000000000000000000000000101001001 -- Instruction: 9 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000010001000 -- Instruction: 8 
------------------------------
WB WD: 4 -- Instruction: 8 
------------------------------
-****************************-
------------------------------
- Start of cycle 12: 
------------------------------
IF/ID: 11000000000000000000000000000000000000 -- Instruction: 12 
------------------------------
ID/EX: 0 0 -- Instruction: 11 
-- MemWbRegWrite: 1 
-- MemWbAddress: 9 
-- MemWbData: 2 
------------------------------
EX/MEM: 1000000000000000000000000000000000111111111111111111111111111111111101010 -- Instruction: 10 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000001001001 -- Instruction: 9 
------------------------------
WB WD: 2 -- Instruction: 9 
------------------------------
-****************************-
------------------------------
- Start of cycle 13: 
------------------------------
IF/ID: 11010000000000000000000000000000000000 -- Instruction: 13 
------------------------------
ID/EX: 0 0 -- Instruction: 12 
-- MemWbRegWrite: 1 
-- MemWbAddress: 10 
-- MemWbData: 3 
------------------------------
EX/MEM: 0 -- Instruction: 11 
------------------------------
MEM/WB: 10000000000000000000000000000000000000000000000000000000000000001101010 -- Instruction: 10 
------------------------------
WB WD: 3 -- Instruction: 10 
------------------------------
-****************************-
------------------------------
test Riscv Success: 0 tests passed in 19 cycles in 0.311501 seconds 61.00 Hz
[[35minfo[0m] [0.182] RAN 14 CYCLES PASSED
[info] RiscvTest:
[info] Riscv
[info] - should pass *** FAILED ***
[info]   true was not false (RiscvTest.scala:53)
[info] ScalaTest
[info] Run completed in 5 seconds, 16 milliseconds.
[info] Total number of tests run: 1
[info] Suites: completed 1, aborted 0
[info] Tests: succeeded 0, failed 1, canceled 0, ignored 0, pending 0
[info] *** 1 TEST FAILED ***
[error] Failed: Total 1, Failed 1, Errors 0, Passed 0
[error] Failed tests:
[error] 	riscv.RiscvTest
[error] (Test / testOnly) sbt.TestsFailedException: Tests unsuccessful
[error] Total time: 7 s, completed Apr 15, 2020, 7:03:08 PM
