{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638832578775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  6 17:16:18 2021 " "Processing started: Mon Dec  6 17:16:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638832578776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638832578776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638832578776 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638832578837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638832580178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638832580178 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1638832580237 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1638832580237 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638832583272 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638832584836 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "Node: IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:CONTROL\|Jump IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "Latch control_unit:CONTROL\|Jump is being clocked by IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638832585282 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638832585282 "|MIPS_Processor|IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638832585643 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638832585822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638832587591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638832587591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.574 " "Worst-case setup slack is -5.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832587669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832587669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.574            -144.126 iCLK  " "   -5.574            -144.126 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832587669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832587669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832587946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832587946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 iCLK  " "    0.360               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832587946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832587946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.682 " "Worst-case recovery slack is 17.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.682               0.000 iCLK  " "   17.682               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832588043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.726 " "Worst-case removal slack is 1.726" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.726               0.000 iCLK  " "    1.726               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832588117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832588181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832588181 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832590663 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832590663 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.574 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832590935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -5.574 (VIOLATED) " "Path #1: Setup slack is -5.574 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc32Bit:PCReg\|s_Q\[7\] " "To Node      : pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.395      3.395  R        clock network delay " "     3.395      3.395  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.658      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.507      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.507      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.223      0.716 RR    IC  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|datad " "     7.223      0.716 RR    IC  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.378      0.155 RR  CELL  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|combout " "     7.378      0.155 RR  CELL  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.033      0.655 RR    IC  forwarded_rs\[0\]~60\|datad " "     8.033      0.655 RR    IC  forwarded_rs\[0\]~60\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.188      0.155 RR  CELL  forwarded_rs\[0\]~60\|combout " "     8.188      0.155 RR  CELL  forwarded_rs\[0\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.392      0.204 RR    IC  forwarded_rs\[0\]~61\|datad " "     8.392      0.204 RR    IC  forwarded_rs\[0\]~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.547      0.155 RR  CELL  forwarded_rs\[0\]~61\|combout " "     8.547      0.155 RR  CELL  forwarded_rs\[0\]~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.297      0.750 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|dataa " "     9.297      0.750 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.697      0.400 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.697      0.400 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.923      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.923      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.078      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|combout " "    10.078      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.307      0.229 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|datad " "    10.307      0.229 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.462      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|combout " "    10.462      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.690      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|datad " "    10.690      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.845      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout " "    10.845      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.072      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|datad " "    11.072      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.227      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|combout " "    11.227      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.454      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|datad " "    11.454      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.609      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|combout " "    11.609      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.837      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|datad " "    11.837      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.992      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|combout " "    11.992      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.219      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.219      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.374      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.374      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.601      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.601      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.756      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.756      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.524      0.768 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.524      0.768 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.679      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout " "    13.679      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.906      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.906      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.061      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.061      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.289      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|datad " "    14.289      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.444      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.444      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.668      0.224 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datac " "    14.668      0.224 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.955      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.955      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.182      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.182      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.337      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.337      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.565      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.565      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.720      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.720      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.946      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.946      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.101      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.101      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.327      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad " "    16.327      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.482      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.482      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.711      0.229 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad " "    16.711      0.229 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.866      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.866      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.093      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad " "    17.093      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.248      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.248      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.473      0.225 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datac " "    17.473      0.225 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.760      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.760      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.988      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad " "    17.988      0.228 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.143      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout " "    18.143      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.367      0.224 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datac " "    18.367      0.224 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.654      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout " "    18.654      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.880      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad " "    18.880      0.226 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.035      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.035      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.666      0.631 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datac " "    19.666      0.631 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.953      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.953      0.287 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.180      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|datad " "    20.180      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.335      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout " "    20.335      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.562      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|datad " "    20.562      0.227 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.717      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout " "    20.717      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.946      0.229 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad " "    20.946      0.229 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.101      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout " "    21.101      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.326      0.225 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad " "    21.326      0.225 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.481      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout " "    21.481      0.155 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.696      0.215 RR    IC  ALU_UNIT\|o_S\[29\]~339\|datad " "    21.696      0.215 RR    IC  ALU_UNIT\|o_S\[29\]~339\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.851      0.155 RR  CELL  ALU_UNIT\|o_S\[29\]~339\|combout " "    21.851      0.155 RR  CELL  ALU_UNIT\|o_S\[29\]~339\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.533      0.682 RR    IC  ALU_UNIT\|o_S\[29\]~340\|datac " "    22.533      0.682 RR    IC  ALU_UNIT\|o_S\[29\]~340\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.820      0.287 RR  CELL  ALU_UNIT\|o_S\[29\]~340\|combout " "    22.820      0.287 RR  CELL  ALU_UNIT\|o_S\[29\]~340\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.025      0.205 RR    IC  ALU_UNIT\|o_S\[29\]~343\|datad " "    23.025      0.205 RR    IC  ALU_UNIT\|o_S\[29\]~343\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.180      0.155 RR  CELL  ALU_UNIT\|o_S\[29\]~343\|combout " "    23.180      0.155 RR  CELL  ALU_UNIT\|o_S\[29\]~343\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.384      0.204 RR    IC  ALU_UNIT\|o_S\[29\]~344\|datad " "    23.384      0.204 RR    IC  ALU_UNIT\|o_S\[29\]~344\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.523      0.139 RF  CELL  ALU_UNIT\|o_S\[29\]~344\|combout " "    23.523      0.139 RF  CELL  ALU_UNIT\|o_S\[29\]~344\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.761      0.238 FF    IC  forwarded_equal_rs\[29\]~5\|datad " "    23.761      0.238 FF    IC  forwarded_equal_rs\[29\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.886      0.125 FF  CELL  forwarded_equal_rs\[29\]~5\|combout " "    23.886      0.125 FF  CELL  forwarded_equal_rs\[29\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.154      0.268 FF    IC  Equal6~21\|datab " "    24.154      0.268 FF    IC  Equal6~21\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.595      0.441 FR  CELL  Equal6~21\|combout " "    24.595      0.441 FR  CELL  Equal6~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.541      0.946 RR    IC  Equal6~82\|datab " "    25.541      0.946 RR    IC  Equal6~82\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.886      0.345 RR  CELL  Equal6~82\|combout " "    25.886      0.345 RR  CELL  Equal6~82\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.097      0.211 RR    IC  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|datad " "    26.097      0.211 RR    IC  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.252      0.155 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|combout " "    26.252      0.155 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.471      0.219 RR    IC  PCReg\|s_Q\[5\]~2\|datad " "    26.471      0.219 RR    IC  PCReg\|s_Q\[5\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.626      0.155 RR  CELL  PCReg\|s_Q\[5\]~2\|combout " "    26.626      0.155 RR  CELL  PCReg\|s_Q\[5\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.452      0.826 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|datad " "    27.452      0.826 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.591      0.139 RF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|combout " "    27.591      0.139 RF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.823      0.232 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|datac " "    27.823      0.232 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.104      0.281 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|combout " "    28.104      0.281 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.331      0.227 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|datad " "    28.331      0.227 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.456      0.125 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|combout " "    28.456      0.125 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.456      0.000 FF    IC  PCReg\|s_Q\[7\]\|d " "    28.456      0.000 FF    IC  PCReg\|s_Q\[7\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.560      0.104 FF  CELL  pc32Bit:PCReg\|s_Q\[7\] " "    28.560      0.104 FF  CELL  pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.956      2.956  R        clock network delay " "    22.956      2.956  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.988      0.032           clock pessimism removed " "    22.988      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.968     -0.020           clock uncertainty " "    22.968     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.986      0.018     uTsu  pc32Bit:PCReg\|s_Q\[7\] " "    22.986      0.018     uTsu  pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.560 " "Data Arrival Time  :    28.560" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.986 " "Data Required Time :    22.986" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -5.574 (VIOLATED) " "Slack              :    -5.574 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832590937 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832590937 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.360 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.360" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832591300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.360  " "Path #1: Hold slack is 0.360 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\] " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.960      2.960  R        clock network delay " "     2.960      2.960  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\] " "     3.192      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe3a\[0\]\|q " "     3.192      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe3a\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.718 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portbaddr\[0\] " "     3.910      0.718 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portbaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      0.068 RR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0 " "     3.978      0.068 RR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.428      3.428  R        clock network delay " "     3.428      3.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396     -0.032           clock pessimism removed " "     3.396     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396      0.000           clock uncertainty " "     3.396      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.618      0.222      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0 " "     3.618      0.222      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.978 " "Data Arrival Time  :     3.978" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.618 " "Data Required Time :     3.618" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.360  " "Slack              :     0.360 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832591301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.682 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.682" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832591366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.682  " "Path #1: Recovery slack is 17.682 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      3.072  R        clock network delay " "     3.072      3.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.304      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.304      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.275      0.971 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.275      0.971 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.555      1.280 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.555      1.280 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.283      3.283  R        clock network delay " "    23.283      3.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.315      0.032           clock pessimism removed " "    23.315      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.295     -0.020           clock uncertainty " "    23.295     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.237     -0.058     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    23.237     -0.058     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.555 " "Data Arrival Time  :     5.555" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.237 " "Data Required Time :    23.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.682  " "Slack              :    17.682 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832591366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.726 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.726" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832591421 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.726  " "Path #1: Removal slack is 1.726 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.960      2.960  R        clock network delay " "     2.960      2.960  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.192      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.192      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.103      0.911 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.103      0.911 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.269      1.166 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.269      1.166 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      3.389  R        clock network delay " "     3.389      3.389  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357     -0.032           clock pessimism removed " "     3.357     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.000           clock uncertainty " "     3.357      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.543      0.186      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.543      0.186      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.269 " "Data Arrival Time  :     5.269" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.543 " "Data Required Time :     3.543" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.726  " "Slack              :     1.726 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832591421 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832591421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638832591424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638832591577 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638832596274 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "Node: IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:CONTROL\|Jump IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "Latch control_unit:CONTROL\|Jump is being clocked by IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638832598685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638832598685 "|MIPS_Processor|IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638832599652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638832599652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.602 " "Worst-case setup slack is -3.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832599658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832599658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.602             -84.953 iCLK  " "   -3.602             -84.953 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832599658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832599658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832599988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832599988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 iCLK  " "    0.339               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832599988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832599988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.877 " "Worst-case recovery slack is 17.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.877               0.000 iCLK  " "   17.877               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832600074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.558 " "Worst-case removal slack is 1.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.558               0.000 iCLK  " "    1.558               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832600145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 iCLK  " "    9.644               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832600245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832600245 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832602655 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832602655 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.602 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.602" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602918 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832602918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.602 (VIOLATED) " "Path #1: Setup slack is -3.602 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc32Bit:PCReg\|s_Q\[7\] " "To Node      : pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      3.073  R        clock network delay " "     3.073      3.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.309      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.894      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.894      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.563      0.669 RR    IC  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|datad " "     6.563      0.669 RR    IC  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.707      0.144 RR  CELL  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|combout " "     6.707      0.144 RR  CELL  MUX_MEM_TO_REG\|\\G_NBit_MUX1:0:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.323      0.616 RR    IC  forwarded_rs\[0\]~60\|datad " "     7.323      0.616 RR    IC  forwarded_rs\[0\]~60\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467      0.144 RR  CELL  forwarded_rs\[0\]~60\|combout " "     7.467      0.144 RR  CELL  forwarded_rs\[0\]~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.655      0.188 RR    IC  forwarded_rs\[0\]~61\|datad " "     7.655      0.188 RR    IC  forwarded_rs\[0\]~61\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.799      0.144 RR  CELL  forwarded_rs\[0\]~61\|combout " "     7.799      0.144 RR  CELL  forwarded_rs\[0\]~61\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.511      0.712 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|dataa " "     8.511      0.712 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.878      0.367 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.878      0.367 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.086      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.086      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.230      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.230      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.441      0.211 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.441      0.211 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.585      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.585      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.795      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.795      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.939      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.939      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.148      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|datad " "    10.148      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.292      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|combout " "    10.292      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|datad " "    10.501      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.645      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|combout " "    10.645      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.855      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|datad " "    10.855      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.999      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|combout " "    10.999      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.208      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad " "    11.208      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.352      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout " "    11.352      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.561      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|datad " "    11.561      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.705      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|combout " "    11.705      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.424      0.719 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.424      0.719 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.568      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.568      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.777      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.777      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.921      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.921      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.131      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.131      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.275      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|combout " "    13.275      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.481      0.206 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datac " "    13.481      0.206 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.746      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout " "    13.746      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.955      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.955      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.099      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.099      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.309      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad " "    14.309      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.453      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.661      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad " "    14.661      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.805      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.805      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.013      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.013      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.157      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.157      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.368      0.211 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.368      0.211 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.512      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.512      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.722      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.722      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.866      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.866      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.072      0.206 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datac " "    16.072      0.206 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.337      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.337      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.547      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad " "    16.547      0.210 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.691      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.691      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.896      0.205 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datac " "    16.896      0.205 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.161      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.161      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.369      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad " "    17.369      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.513      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.513      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.113      0.600 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datac " "    18.113      0.600 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.378      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout " "    18.378      0.265 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.587      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|datad " "    18.587      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.731      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout " "    18.731      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.940      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|datad " "    18.940      0.209 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.084      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.084      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.295      0.211 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad " "    19.295      0.211 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.439      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.439      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.647      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad " "    19.647      0.208 RR    IC  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.791      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.791      0.144 RR  CELL  ALU_UNIT\|SUBTRACTOR\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.989      0.198 RR    IC  ALU_UNIT\|o_S\[29\]~339\|datad " "    19.989      0.198 RR    IC  ALU_UNIT\|o_S\[29\]~339\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.133      0.144 RR  CELL  ALU_UNIT\|o_S\[29\]~339\|combout " "    20.133      0.144 RR  CELL  ALU_UNIT\|o_S\[29\]~339\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.773      0.640 RR    IC  ALU_UNIT\|o_S\[29\]~340\|datac " "    20.773      0.640 RR    IC  ALU_UNIT\|o_S\[29\]~340\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.038      0.265 RR  CELL  ALU_UNIT\|o_S\[29\]~340\|combout " "    21.038      0.265 RR  CELL  ALU_UNIT\|o_S\[29\]~340\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.227      0.189 RR    IC  ALU_UNIT\|o_S\[29\]~343\|datad " "    21.227      0.189 RR    IC  ALU_UNIT\|o_S\[29\]~343\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.371      0.144 RR  CELL  ALU_UNIT\|o_S\[29\]~343\|combout " "    21.371      0.144 RR  CELL  ALU_UNIT\|o_S\[29\]~343\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.559      0.188 RR    IC  ALU_UNIT\|o_S\[29\]~344\|datad " "    21.559      0.188 RR    IC  ALU_UNIT\|o_S\[29\]~344\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.684      0.125 RF  CELL  ALU_UNIT\|o_S\[29\]~344\|combout " "    21.684      0.125 RF  CELL  ALU_UNIT\|o_S\[29\]~344\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.900      0.216 FF    IC  forwarded_equal_rs\[29\]~5\|datad " "    21.900      0.216 FF    IC  forwarded_equal_rs\[29\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.010      0.110 FF  CELL  forwarded_equal_rs\[29\]~5\|combout " "    22.010      0.110 FF  CELL  forwarded_equal_rs\[29\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.253      0.243 FF    IC  Equal6~21\|datab " "    22.253      0.243 FF    IC  Equal6~21\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.644      0.391 FR  CELL  Equal6~21\|combout " "    22.644      0.391 FR  CELL  Equal6~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.545      0.901 RR    IC  Equal6~82\|datab " "    23.545      0.901 RR    IC  Equal6~82\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.858      0.313 RR  CELL  Equal6~82\|combout " "    23.858      0.313 RR  CELL  Equal6~82\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.052      0.194 RR    IC  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|datad " "    24.052      0.194 RR    IC  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.196      0.144 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|combout " "    24.196      0.144 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.397      0.201 RR    IC  PCReg\|s_Q\[5\]~2\|datad " "    24.397      0.201 RR    IC  PCReg\|s_Q\[5\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.541      0.144 RR  CELL  PCReg\|s_Q\[5\]~2\|combout " "    24.541      0.144 RR  CELL  PCReg\|s_Q\[5\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.310      0.769 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|datad " "    25.310      0.769 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.454      0.144 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|combout " "    25.454      0.144 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.638      0.184 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|datac " "    25.638      0.184 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.903      0.265 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|combout " "    25.903      0.265 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.090      0.187 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|datad " "    26.090      0.187 RR    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.234      0.144 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|combout " "    26.234      0.144 RR  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.234      0.000 RR    IC  PCReg\|s_Q\[7\]\|d " "    26.234      0.000 RR    IC  PCReg\|s_Q\[7\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.314      0.080 RR  CELL  pc32Bit:PCReg\|s_Q\[7\] " "    26.314      0.080 RR  CELL  pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.685      2.685  R        clock network delay " "    22.685      2.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.713      0.028           clock pessimism removed " "    22.713      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.693     -0.020           clock uncertainty " "    22.693     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.712      0.019     uTsu  pc32Bit:PCReg\|s_Q\[7\] " "    22.712      0.019     uTsu  pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.314 " "Data Arrival Time  :    26.314" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.712 " "Data Required Time :    22.712" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.602 (VIOLATED) " "Slack              :    -3.602 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832602920 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832602920 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832603207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.339  " "Path #1: Hold slack is 0.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc32Bit:PCReg\|s_Q\[18\] " "From Node    : pc32Bit:PCReg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc32Bit:PCReg\|s_Q\[18\] " "To Node      : pc32Bit:PCReg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.052      3.052  R        clock network delay " "     3.052      3.052  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.213     uTco  pc32Bit:PCReg\|s_Q\[18\] " "     3.265      0.213     uTco  pc32Bit:PCReg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.000 FF  CELL  PCReg\|s_Q\[18\]\|q " "     3.265      0.000 FF  CELL  PCReg\|s_Q\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.265      0.000 FF    IC  PCSrcMux\|\\G_NBit_MUX1:18:MUXI1\|g_or_final\|o_F~2\|datac " "     3.265      0.000 FF    IC  PCSrcMux\|\\G_NBit_MUX1:18:MUXI1\|g_or_final\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.319 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:18:MUXI1\|g_or_final\|o_F~2\|combout " "     3.584      0.319 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:18:MUXI1\|g_or_final\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.584      0.000 FF    IC  PCReg\|s_Q\[18\]\|d " "     3.584      0.000 FF    IC  PCReg\|s_Q\[18\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.649      0.065 FF  CELL  pc32Bit:PCReg\|s_Q\[18\] " "     3.649      0.065 FF  CELL  pc32Bit:PCReg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      3.167  R        clock network delay " "     3.167      3.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139     -0.028           clock pessimism removed " "     3.139     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.139      0.000           clock uncertainty " "     3.139      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.310      0.171      uTh  pc32Bit:PCReg\|s_Q\[18\] " "     3.310      0.171      uTh  pc32Bit:PCReg\|s_Q\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.649 " "Data Arrival Time  :     3.649" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.310 " "Data Required Time :     3.310" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.339  " "Slack              :     0.339 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832603207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.877 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.877" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832603256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.877  " "Path #1: Recovery slack is 17.877 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.789      2.789  R        clock network delay " "     2.789      2.789  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.002      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.002      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.002      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.002      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.906      0.904 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.906      0.904 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.054      1.148 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.054      1.148 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.972      2.972  R        clock network delay " "    22.972      2.972  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.000      0.028           clock pessimism removed " "    23.000      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980     -0.020           clock uncertainty " "    22.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.931     -0.049     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    22.931     -0.049     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.054 " "Data Arrival Time  :     5.054" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.931 " "Data Required Time :    22.931" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.877  " "Slack              :    17.877 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832603256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.558 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.558" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832603305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.558  " "Path #1: Removal slack is 1.558 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      2.689  R        clock network delay " "     2.689      2.689  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     2.902      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.902      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.902      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.819 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.721      0.819 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.770      1.049 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     4.770      1.049 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      3.072  R        clock network delay " "     3.072      3.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.044     -0.028           clock pessimism removed " "     3.044     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.044      0.000           clock uncertainty " "     3.044      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.168      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.212      0.168      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.770 " "Data Arrival Time  :     4.770" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.212 " "Data Required Time :     3.212" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.558  " "Slack              :     1.558 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832603305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832603305 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638832603307 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "Node: IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:CONTROL\|Jump IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "Latch control_unit:CONTROL\|Jump is being clocked by IF_ID_register:IF_REG\|N_Bit_Register:ImemReg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638832604959 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638832604959 "|MIPS_Processor|IF_ID_register:IF_REG|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:0:RegI|s_Q"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.713 " "Worst-case setup slack is 3.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.713               0.000 iCLK  " "    3.713               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832605346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 iCLK  " "    0.152               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832605688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.842 " "Worst-case recovery slack is 18.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.842               0.000 iCLK  " "   18.842               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832605750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 iCLK  " "    0.830               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832605823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.366 " "Worst-case minimum pulse width slack is 9.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.366               0.000 iCLK  " "    9.366               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638832605869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638832605869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832608254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832608254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832608254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832608254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.719 ns " "Worst Case Available Settling Time: 26.719 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832608254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638832608254 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.713 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.713" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.713  " "Path #1: Setup slack is 3.713 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mips_register_file:MIPS_REGISTER_FILE0\|N_Bit_Register:\\G_32Bit_Reg:20:RegI\|dffg:\\G_NBit_Reg:18:RegI\|s_Q " "From Node    : mips_register_file:MIPS_REGISTER_FILE0\|N_Bit_Register:\\G_32Bit_Reg:20:RegI\|dffg:\\G_NBit_Reg:18:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc32Bit:PCReg\|s_Q\[7\] " "To Node      : pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.980      1.980  F        clock network delay " "    11.980      1.980  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.085      0.105     uTco  mips_register_file:MIPS_REGISTER_FILE0\|N_Bit_Register:\\G_32Bit_Reg:20:RegI\|dffg:\\G_NBit_Reg:18:RegI\|s_Q " "    12.085      0.105     uTco  mips_register_file:MIPS_REGISTER_FILE0\|N_Bit_Register:\\G_32Bit_Reg:20:RegI\|dffg:\\G_NBit_Reg:18:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.085      0.000 FF  CELL  MIPS_REGISTER_FILE0\|\\G_32Bit_Reg:20:RegI\|\\G_NBit_Reg:18:RegI\|s_Q\|q " "    12.085      0.000 FF  CELL  MIPS_REGISTER_FILE0\|\\G_32Bit_Reg:20:RegI\|\\G_NBit_Reg:18:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.464      0.379 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~277\|datad " "    12.464      0.379 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~277\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.527      0.063 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~277\|combout " "    12.527      0.063 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~277\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.712      0.185 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~278\|datad " "    12.712      0.185 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~278\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.775      0.063 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~278\|combout " "    12.775      0.063 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~278\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.961      0.186 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~279\|datac " "    12.961      0.186 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~279\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.094      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~279\|combout " "    13.094      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~279\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.733      0.639 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~280\|datac " "    13.733      0.639 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~280\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.866      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~280\|combout " "    13.866      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.977      0.111 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~281\|datac " "    13.977      0.111 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~281\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.110      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~281\|combout " "    14.110      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~281\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      0.204 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~284\|datac " "    14.314      0.204 FF    IC  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~284\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.447      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~284\|combout " "    14.447      0.133 FF  CELL  MIPS_REGISTER_FILE0\|G_OutMux2\|o_O\[18\]~284\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.555      0.108 FF    IC  Equal6~27\|datad " "    14.555      0.108 FF    IC  Equal6~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.618      0.063 FF  CELL  Equal6~27\|combout " "    14.618      0.063 FF  CELL  Equal6~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.980      0.362 FF    IC  Equal6~28\|datad " "    14.980      0.362 FF    IC  Equal6~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.052      0.072 FR  CELL  Equal6~28\|combout " "    15.052      0.072 FR  CELL  Equal6~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.158      0.106 RR    IC  Equal6~31\|datab " "    15.158      0.106 RR    IC  Equal6~31\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.355      0.197 RF  CELL  Equal6~31\|combout " "    15.355      0.197 RF  CELL  Equal6~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.672      0.317 FF    IC  Equal6~42\|datab " "    15.672      0.317 FF    IC  Equal6~42\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.879      0.207 FF  CELL  Equal6~42\|combout " "    15.879      0.207 FF  CELL  Equal6~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.013      0.134 FF    IC  Equal6~49\|datab " "    16.013      0.134 FF    IC  Equal6~49\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      0.207 FF  CELL  Equal6~49\|combout " "    16.220      0.207 FF  CELL  Equal6~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.353      0.133 FF    IC  Equal6~82\|dataa " "    16.353      0.133 FF    IC  Equal6~82\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.526      0.173 FF  CELL  Equal6~82\|combout " "    16.526      0.173 FF  CELL  Equal6~82\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.640      0.114 FF    IC  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|datad " "    16.640      0.114 FF    IC  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.703      0.063 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|combout " "    16.703      0.063 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:22:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.821      0.118 FF    IC  PCReg\|s_Q\[5\]~2\|datad " "    16.821      0.118 FF    IC  PCReg\|s_Q\[5\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.884      0.063 FF  CELL  PCReg\|s_Q\[5\]~2\|combout " "    16.884      0.063 FF  CELL  PCReg\|s_Q\[5\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.341      0.457 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|datad " "    17.341      0.457 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.404      0.063 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|combout " "    17.404      0.063 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.514      0.110 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|datac " "    17.514      0.110 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.647      0.133 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|combout " "    17.647      0.133 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.754      0.107 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|datad " "    17.754      0.107 FF    IC  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.817      0.063 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|combout " "    17.817      0.063 FF  CELL  PCSrcMux\|\\G_NBit_MUX1:7:MUXI1\|g_or_final\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.817      0.000 FF    IC  PCReg\|s_Q\[7\]\|d " "    17.817      0.000 FF    IC  PCReg\|s_Q\[7\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.867      0.050 FF  CELL  pc32Bit:PCReg\|s_Q\[7\] " "    17.867      0.050 FF  CELL  pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.574      1.574  R        clock network delay " "    21.574      1.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.593      0.019           clock pessimism removed " "    21.593      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.573     -0.020           clock uncertainty " "    21.573     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.580      0.007     uTsu  pc32Bit:PCReg\|s_Q\[7\] " "    21.580      0.007     uTsu  pc32Bit:PCReg\|s_Q\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.867 " "Data Arrival Time  :    17.867" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.580 " "Data Required Time :    21.580" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.713  " "Slack              :     3.713 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608510 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608510 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.152 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.152" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608811 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608811 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608811 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.152  " "Path #1: Hold slack is 0.152 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\] " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      1.580  R        clock network delay " "     1.580      1.580  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\] " "     1.685      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe3a\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe3a\[0\]\|q " "     1.685      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe3a\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.338 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portbaddr\[0\] " "     2.023      0.338 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|portbaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.038 RR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0 " "     2.061      0.038 RR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.825      1.825  R        clock network delay " "     1.825      1.825  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805     -0.020           clock pessimism removed " "     1.805     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      0.000           clock uncertainty " "     1.805      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.909      0.104      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0 " "     1.909      0.104      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.061 " "Data Arrival Time  :     2.061" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.909 " "Data Required Time :     1.909" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.152  " "Slack              :     0.152 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.842 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.842" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.842  " "Path #1: Recovery slack is 18.842 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      1.641  R        clock network delay " "     1.641      1.641  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.746      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.746      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.746      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.746      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.260      0.514 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.260      0.514 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.871      0.611 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.871      0.611 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.738      1.738  R        clock network delay " "    21.738      1.738  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.758      0.020           clock pessimism removed " "    21.758      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.738     -0.020           clock uncertainty " "    21.738     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.713     -0.025     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    21.713     -0.025     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.871 " "Data Arrival Time  :     2.871" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.713 " "Data Required Time :    21.713" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.842  " "Slack              :    18.842 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.830  " "Path #1: Removal slack is 0.830 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      1.580  R        clock network delay " "     1.580      1.580  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.685      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.685      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.126      0.441 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.126      0.441 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      0.580 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.706      0.580 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      1.806  R        clock network delay " "     1.806      1.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.786     -0.020           clock pessimism removed " "     1.786     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.786      0.000           clock uncertainty " "     1.786      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.090      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     1.876      0.090      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.706 " "Data Arrival Time  :     2.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.876 " "Data Required Time :     1.876" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.830  " "Slack              :     0.830 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638832608929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638832608929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638832613784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638832617647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1272 " "Peak virtual memory: 1272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638832618195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  6 17:16:58 2021 " "Processing ended: Mon Dec  6 17:16:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638832618195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638832618195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638832618195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638832618195 ""}
