Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/41-openroad-repairantennas/1-diodeinsertion/lowpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   lowpass
Die area:                 ( 0 0 ) ( 800000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     41530
Number of terminals:      263
Number of snets:          2
Number of nets:           22290

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 539.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 676367.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 95815.
[INFO DRT-0033] via shape region query size = 8610.
[INFO DRT-0033] met2 shape region query size = 5410.
[INFO DRT-0033] via2 shape region query size = 6888.
[INFO DRT-0033] met3 shape region query size = 5183.
[INFO DRT-0033] via3 shape region query size = 6888.
[INFO DRT-0033] met4 shape region query size = 1746.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2132 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 533 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 16474 groups.
#scanned instances     = 41530
#unique  instances     = 539
#stdCellGenAp          = 15930
#stdCellValidPlanarAp  = 70
#stdCellValidViaAp     = 12184
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 71226
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:50, elapsed time = 00:00:19, memory = 290.95 (MB), peak = 296.76 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     175944

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 60574.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51379.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 27399.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1144.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 498.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88471 vertical wires in 3 frboxes and 52523 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9311 vertical wires in 3 frboxes and 15429 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:05, memory = 564.37 (MB), peak = 564.37 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 564.37 (MB), peak = 564.37 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 840.29 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:10, memory = 1036.76 (MB).
    Completing 30% with 2642 violations.
    elapsed time = 00:00:22, memory = 1176.04 (MB).
    Completing 40% with 2642 violations.
    elapsed time = 00:00:31, memory = 1267.08 (MB).
    Completing 50% with 2642 violations.
    elapsed time = 00:00:41, memory = 1259.71 (MB).
    Completing 60% with 5555 violations.
    elapsed time = 00:00:53, memory = 1268.89 (MB).
    Completing 70% with 5555 violations.
    elapsed time = 00:01:00, memory = 1302.25 (MB).
    Completing 80% with 8319 violations.
    elapsed time = 00:01:12, memory = 1363.32 (MB).
    Completing 90% with 8319 violations.
    elapsed time = 00:01:22, memory = 1397.52 (MB).
    Completing 100% with 11348 violations.
    elapsed time = 00:01:33, memory = 1290.46 (MB).
[INFO DRT-0199]   Number of violations = 13549.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     15      0      0      0      0
Metal Spacing      185      0   1962    380     11      1
Min Hole             0      0     13      0      0      0
NS Metal             2      0      0      0      0      0
Recheck              0      0   1390    702     31     78
Short                0      1   7757   1009      0     12
[INFO DRT-0267] cpu time = 00:16:00, elapsed time = 00:01:34, memory = 1586.08 (MB), peak = 1586.08 (MB)
Total wire length = 967081 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 419263 um.
Total wire length on LAYER met2 = 422955 um.
Total wire length on LAYER met3 = 50881 um.
Total wire length on LAYER met4 = 73981 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165428.
Up-via summary (total 165428):.

-------------------------
 FR_MASTERSLICE         0
            li1     80645
           met1     82278
           met2      1542
           met3       963
           met4         0
-------------------------
                   165428


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13549 violations.
    elapsed time = 00:00:03, memory = 1590.44 (MB).
    Completing 20% with 13549 violations.
    elapsed time = 00:00:11, memory = 1623.29 (MB).
    Completing 30% with 12327 violations.
    elapsed time = 00:00:21, memory = 1642.77 (MB).
    Completing 40% with 12327 violations.
    elapsed time = 00:00:27, memory = 1646.30 (MB).
    Completing 50% with 12327 violations.
    elapsed time = 00:00:38, memory = 1645.68 (MB).
    Completing 60% with 11383 violations.
    elapsed time = 00:00:49, memory = 1676.04 (MB).
    Completing 70% with 11383 violations.
    elapsed time = 00:00:57, memory = 1677.23 (MB).
    Completing 80% with 9733 violations.
    elapsed time = 00:01:08, memory = 1653.27 (MB).
    Completing 90% with 9733 violations.
    elapsed time = 00:01:18, memory = 1677.79 (MB).
    Completing 100% with 8169 violations.
    elapsed time = 00:01:29, memory = 1653.46 (MB).
[INFO DRT-0199]   Number of violations = 8169.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     26      0      0      0      0
Metal Spacing        3      0   1215    233     13      0
Min Hole             0      0      0      1      0      0
Short                0      0   6277    400      0      1
[INFO DRT-0267] cpu time = 00:15:27, elapsed time = 00:01:30, memory = 1596.61 (MB), peak = 1696.22 (MB)
Total wire length = 963184 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 417986 um.
Total wire length on LAYER met2 = 420242 um.
Total wire length on LAYER met3 = 51044 um.
Total wire length on LAYER met4 = 73910 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 165100.
Up-via summary (total 165100):.

-------------------------
 FR_MASTERSLICE         0
            li1     80606
           met1     81957
           met2      1586
           met3       951
           met4         0
-------------------------
                   165100


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8169 violations.
    elapsed time = 00:00:06, memory = 1623.40 (MB).
    Completing 20% with 8169 violations.
    elapsed time = 00:00:16, memory = 1596.63 (MB).
    Completing 30% with 8305 violations.
    elapsed time = 00:00:21, memory = 1603.56 (MB).
    Completing 40% with 8305 violations.
    elapsed time = 00:00:28, memory = 1610.65 (MB).
    Completing 50% with 8305 violations.
    elapsed time = 00:00:41, memory = 1610.65 (MB).
    Completing 60% with 8407 violations.
    elapsed time = 00:00:47, memory = 1641.10 (MB).
    Completing 70% with 8407 violations.
    elapsed time = 00:00:58, memory = 1587.01 (MB).
    Completing 80% with 8210 violations.
    elapsed time = 00:01:08, memory = 1624.64 (MB).
    Completing 90% with 8210 violations.
    elapsed time = 00:01:15, memory = 1622.76 (MB).
    Completing 100% with 8097 violations.
    elapsed time = 00:01:33, memory = 1604.02 (MB).
[INFO DRT-0199]   Number of violations = 8099.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         19      0      0      0      0      0
Metal Spacing        0   1131      0    218     12      0
Recheck              0      2      0      0      0      0
Short                0   6329      1    385      0      2
[INFO DRT-0267] cpu time = 00:16:28, elapsed time = 00:01:34, memory = 1604.02 (MB), peak = 1696.22 (MB)
Total wire length = 961400 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 417116 um.
Total wire length on LAYER met2 = 419169 um.
Total wire length on LAYER met3 = 51158 um.
Total wire length on LAYER met4 = 73957 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 164416.
Up-via summary (total 164416):.

-------------------------
 FR_MASTERSLICE         0
            li1     80606
           met1     81290
           met2      1562
           met3       958
           met4         0
-------------------------
                   164416


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8099 violations.
    elapsed time = 00:00:04, memory = 1604.02 (MB).
    Completing 20% with 8099 violations.
    elapsed time = 00:00:08, memory = 1625.70 (MB).
    Completing 30% with 6416 violations.
    elapsed time = 00:00:23, memory = 1643.24 (MB).
    Completing 40% with 6416 violations.
    elapsed time = 00:00:28, memory = 1687.20 (MB).
    Completing 50% with 6416 violations.
    elapsed time = 00:00:38, memory = 1699.25 (MB).
    Completing 60% with 4638 violations.
    elapsed time = 00:00:46, memory = 1687.27 (MB).
    Completing 70% with 4638 violations.
    elapsed time = 00:00:51, memory = 1687.27 (MB).
    Completing 80% with 2780 violations.
    elapsed time = 00:01:03, memory = 1746.17 (MB).
    Completing 90% with 2780 violations.
    elapsed time = 00:01:12, memory = 1746.17 (MB).
    Completing 100% with 862 violations.
    elapsed time = 00:01:30, memory = 1697.09 (MB).
[INFO DRT-0199]   Number of violations = 867.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          2      0      3      0
Metal Spacing        0    225      0     44
Recheck              0      4      0      1
Short                0    546      2     40
[INFO DRT-0267] cpu time = 00:12:59, elapsed time = 00:01:30, memory = 1665.75 (MB), peak = 1748.17 (MB)
Total wire length = 961346 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 399259 um.
Total wire length on LAYER met2 = 420802 um.
Total wire length on LAYER met3 = 67150 um.
Total wire length on LAYER met4 = 74132 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169062.
Up-via summary (total 169062):.

-------------------------
 FR_MASTERSLICE         0
            li1     80606
           met1     83967
           met2      3511
           met3       978
           met4         0
-------------------------
                   169062


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 867 violations.
    elapsed time = 00:00:00, memory = 1665.75 (MB).
    Completing 20% with 867 violations.
    elapsed time = 00:00:00, memory = 1688.78 (MB).
    Completing 30% with 656 violations.
    elapsed time = 00:00:03, memory = 1665.80 (MB).
    Completing 40% with 656 violations.
    elapsed time = 00:00:03, memory = 1685.80 (MB).
    Completing 50% with 656 violations.
    elapsed time = 00:00:04, memory = 1688.48 (MB).
    Completing 60% with 464 violations.
    elapsed time = 00:00:05, memory = 1665.80 (MB).
    Completing 70% with 464 violations.
    elapsed time = 00:00:06, memory = 1681.54 (MB).
    Completing 80% with 225 violations.
    elapsed time = 00:00:09, memory = 1666.54 (MB).
    Completing 90% with 225 violations.
    elapsed time = 00:00:09, memory = 1666.54 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:14, memory = 1666.74 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        8
Short                2
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:14, memory = 1666.74 (MB), peak = 1748.17 (MB)
Total wire length = 961182 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 398458 um.
Total wire length on LAYER met2 = 420732 um.
Total wire length on LAYER met3 = 67846 um.
Total wire length on LAYER met4 = 74145 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169049.
Up-via summary (total 169049):.

-------------------------
 FR_MASTERSLICE         0
            li1     80606
           met1     83929
           met2      3536
           met3       978
           met4         0
-------------------------
                   169049


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 1666.74 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 1666.74 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 1666.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1666.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:01, memory = 1666.74 (MB), peak = 1748.17 (MB)
Total wire length = 961170 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 398457 um.
Total wire length on LAYER met2 = 420726 um.
Total wire length on LAYER met3 = 67840 um.
Total wire length on LAYER met4 = 74145 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169040.
Up-via summary (total 169040):.

-------------------------
 FR_MASTERSLICE         0
            li1     80606
           met1     83923
           met2      3533
           met3       978
           met4         0
-------------------------
                   169040


[INFO DRT-0198] Complete detail routing.
Total wire length = 961170 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 398457 um.
Total wire length on LAYER met2 = 420726 um.
Total wire length on LAYER met3 = 67840 um.
Total wire length on LAYER met4 = 74145 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 169040.
Up-via summary (total 169040):.

-------------------------
 FR_MASTERSLICE         0
            li1     80606
           met1     83923
           met2      3533
           met3       978
           met4         0
-------------------------
                   169040


[INFO DRT-0267] cpu time = 01:02:37, elapsed time = 00:06:27, memory = 1666.74 (MB), peak = 1748.17 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/43-openroad-detailedrouting/lowpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/43-openroad-detailedrouting/lowpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/43-openroad-detailedrouting/lowpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/43-openroad-detailedrouting/lowpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Lowpass/runs/RUN_2024-06-17_19-19-26/43-openroad-detailedrouting/lowpass.sdc'…
