#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd176d10020 .scope module, "Assignment3" "Assignment3" 2 22;
 .timescale 0 0;
v0x7fd176d3ae50_0 .net "ALUOp", 1 0, v0x7fd176d37b40_0;  1 drivers
v0x7fd176d3af10_0 .net "ALUSrc", 0 0, v0x7fd176d37bf0_0;  1 drivers
v0x7fd176d3afc0_0 .var "Ctl", 3 0;
v0x7fd176d3b090_0 .net "IMOut", 31 0, v0x7fd176d395d0_0;  1 drivers
v0x7fd176d3b140_0 .net "PCSrc", 0 0, v0x7fd176d37d50_0;  1 drivers
v0x7fd176d3b210_0 .net "PCtoAdd", 31 0, v0x7fd176d39a80_0;  1 drivers
v0x7fd176d3b2a0_0 .net "addToPC", 31 0, v0x7fd176d38f40_0;  1 drivers
v0x7fd176d3b370_0 .var "address", 31 0;
v0x7fd176d3b400_0 .var "aluA", 31 0;
v0x7fd176d3b530_0 .var "aluB", 31 0;
v0x7fd176d3b5c0_0 .net "aluOut", 31 0, v0x7fd176d36fe0_0;  1 drivers
v0x7fd176d3b650_0 .net "branch", 0 0, v0x7fd176d37df0_0;  1 drivers
v0x7fd176d3b700_0 .net "clockWire", 0 0, v0x7fd176d37780_0;  1 drivers
v0x7fd176d3b790_0 .net "data1", 31 0, L_0x7fd176d3d090;  1 drivers
v0x7fd176d3b840_0 .net "data2", 31 0, L_0x7fd176d3d380;  1 drivers
v0x7fd176d3b8f0_0 .var "dmMemWrite", 0 0;
v0x7fd176d3b9a0_0 .var "dmWriteData", 31 0;
v0x7fd176d3bb50_0 .net "jump", 0 0, v0x7fd176d37f60_0;  1 drivers
v0x7fd176d3bbe0_0 .var "memRead", 0 0;
v0x7fd176d3bc70_0 .net "memRead2", 0 0, v0x7fd176d37ff0_0;  1 drivers
v0x7fd176d3bd00_0 .net "memToReg", 0 0, v0x7fd176d38090_0;  1 drivers
v0x7fd176d3bd90_0 .net "memWrite", 0 0, v0x7fd176d381b0_0;  1 drivers
v0x7fd176d3be40_0 .var "read1", 5 0;
v0x7fd176d3bef0_0 .var "read2", 5 0;
v0x7fd176d3bfa0_0 .net "readData", 31 0, v0x7fd176d38b20_0;  1 drivers
v0x7fd176d3c050_0 .net "regDest", 0 0, v0x7fd176d38250_0;  1 drivers
v0x7fd176d3c100_0 .var "regWrite", 0 0;
v0x7fd176d3c1b0_0 .net "regWrite2", 0 0, v0x7fd176d382f0_0;  1 drivers
v0x7fd176d3c260_0 .var "seIn", 15 0;
v0x7fd176d3c310_0 .net "seOut", 31 0, L_0x7fd176d3cc10;  1 drivers
v0x7fd176d3c3c0_0 .var "writeData", 31 0;
v0x7fd176d3c470_0 .var "writeReg", 5 0;
v0x7fd176d3c520_0 .var "zero", 0 0;
L_0x7fd176d3d470 .part v0x7fd176d395d0_0, 26, 6;
S_0x7fd176d10c30 .scope module, "alu" "MIPSALU" 2 41, 2 287 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ALUOut"
    .port_info 1 /INPUT 1 "Zero"
    .port_info 2 /INPUT 4 "ALUctl"
    .port_info 3 /INPUT 32 "A"
    .port_info 4 /INPUT 32 "B"
v0x7fd176d18b30_0 .net "A", 31 0, v0x7fd176d3b400_0;  1 drivers
v0x7fd176d36fe0_0 .var "ALUOut", 31 0;
v0x7fd176d37090_0 .net "ALUctl", 3 0, v0x7fd176d3afc0_0;  1 drivers
v0x7fd176d37150_0 .net "B", 31 0, v0x7fd176d3b530_0;  1 drivers
RS_0x10d26c0c8 .resolv tri, L_0x7fd176d3c7b0, v0x7fd176d3c520_0;
v0x7fd176d37200_0 .net8 "Zero", 0 0, RS_0x10d26c0c8;  2 drivers
L_0x10d29e050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd176d372e0_0 .net/2u *"_s0", 31 0, L_0x10d29e050;  1 drivers
E_0x7fd176d24720 .event edge, v0x7fd176d37150_0, v0x7fd176d18b30_0, v0x7fd176d37090_0;
L_0x7fd176d3c7b0 .cmp/eq 32, v0x7fd176d36fe0_0, L_0x10d29e050;
S_0x7fd176d37410 .scope module, "c1" "Clock" 2 28, 2 365 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock"
P_0x7fd176d375c0 .param/l "HI" 0 2 370, +C4<00000000000000000000000000000010>;
P_0x7fd176d37600 .param/l "LO" 0 2 370, +C4<00000000000000000000000000000010>;
v0x7fd176d37780_0 .var "clock", 0 0;
S_0x7fd176d37830 .scope module, "con" "Control" 2 64, 2 98 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "regDest"
    .port_info 1 /OUTPUT 1 "regWrite"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 2 "ALUOp"
    .port_info 4 /OUTPUT 1 "memWrite"
    .port_info 5 /OUTPUT 1 "memRead"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "PCSrc"
    .port_info 8 /OUTPUT 1 "jump"
    .port_info 9 /OUTPUT 1 "branch"
    .port_info 10 /INPUT 6 "IMin"
    .port_info 11 /INPUT 1 "clock"
v0x7fd176d37b40_0 .var "ALUOp", 1 0;
v0x7fd176d37bf0_0 .var "ALUSrc", 0 0;
v0x7fd176d37c90_0 .net "IMin", 5 0, L_0x7fd176d3d470;  1 drivers
v0x7fd176d37d50_0 .var "PCSrc", 0 0;
v0x7fd176d37df0_0 .var "branch", 0 0;
v0x7fd176d37ed0_0 .net "clock", 0 0, v0x7fd176d37780_0;  alias, 1 drivers
v0x7fd176d37f60_0 .var "jump", 0 0;
v0x7fd176d37ff0_0 .var "memRead", 0 0;
v0x7fd176d38090_0 .var "memToReg", 0 0;
v0x7fd176d381b0_0 .var "memWrite", 0 0;
v0x7fd176d38250_0 .var "regDest", 0 0;
v0x7fd176d382f0_0 .var "regWrite", 0 0;
o0x10d26c488 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd176d38390_0 .net "zero", 0 0, o0x10d26c488;  0 drivers
E_0x7fd176d37b10 .event edge, v0x7fd176d37c90_0;
S_0x7fd176d38550 .scope module, "dm" "DataMemory" 2 53, 2 212 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "writeData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
v0x7fd176d387d0_0 .net "address", 31 0, v0x7fd176d3b370_0;  1 drivers
v0x7fd176d38890_0 .net "clock", 0 0, v0x7fd176d37780_0;  alias, 1 drivers
v0x7fd176d38930 .array "mem", 1023 0, 31 0;
v0x7fd176d389c0_0 .net "memRead", 0 0, v0x7fd176d3bbe0_0;  1 drivers
v0x7fd176d38a50_0 .net "memWrite", 0 0, v0x7fd176d3b8f0_0;  1 drivers
v0x7fd176d38b20_0 .var "readData", 31 0;
v0x7fd176d38bc0_0 .net "writeData", 31 0, v0x7fd176d3b9a0_0;  1 drivers
E_0x7fd176d38790 .event edge, v0x7fd176d37780_0;
S_0x7fd176d38d00 .scope module, "i1" "Add" 2 25, 2 312 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "val"
    .port_info 2 /INPUT 32 "val2"
v0x7fd176d38f40_0 .var "out", 31 0;
v0x7fd176d39000_0 .net "val", 31 0, v0x7fd176d39a80_0;  alias, 1 drivers
L_0x10d29e008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd176d390b0_0 .net "val2", 31 0, L_0x10d29e008;  1 drivers
E_0x7fd176d37e80 .event edge, v0x7fd176d39000_0;
S_0x7fd176d391c0 .scope module, "im1" "IM" 2 33, 2 348 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "word"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /INPUT 1 "clock"
v0x7fd176d393c0_0 .net "addr", 31 0, v0x7fd176d39a80_0;  alias, 1 drivers
v0x7fd176d39490_0 .net "clock", 0 0, v0x7fd176d37780_0;  alias, 1 drivers
v0x7fd176d39520 .array "my_memory", 255 0, 31 0;
v0x7fd176d395d0_0 .var "word", 31 0;
S_0x7fd176d396c0 .scope module, "p1" "PC" 2 30, 2 330 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "clock"
v0x7fd176d398c0_0 .net "clock", 0 0, v0x7fd176d37780_0;  alias, 1 drivers
v0x7fd176d399e0_0 .net "in", 31 0, v0x7fd176d38f40_0;  alias, 1 drivers
v0x7fd176d39a80_0 .var "out", 31 0;
S_0x7fd176d39b70 .scope module, "regi" "RegisterFile" 2 59, 2 256 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Data1"
    .port_info 1 /OUTPUT 32 "Data2"
    .port_info 2 /INPUT 6 "WriteReg"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 6 "Read1"
    .port_info 6 /INPUT 6 "Read2"
    .port_info 7 /INPUT 1 "clock"
L_0x7fd176d3d090 .functor BUFZ 32, L_0x7fd176d3cf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fd176d3d380 .functor BUFZ 32, L_0x7fd176d3d180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd176d39e20_0 .net "Data1", 31 0, L_0x7fd176d3d090;  alias, 1 drivers
v0x7fd176d39ee0_0 .net "Data2", 31 0, L_0x7fd176d3d380;  alias, 1 drivers
v0x7fd176d39f80 .array "RF", 0 31, 31 0;
v0x7fd176d3a030_0 .net "Read1", 5 0, v0x7fd176d3be40_0;  1 drivers
v0x7fd176d3a0d0_0 .net "Read2", 5 0, v0x7fd176d3bef0_0;  1 drivers
v0x7fd176d3a1c0_0 .net "RegWrite", 0 0, v0x7fd176d3c100_0;  1 drivers
v0x7fd176d3a260_0 .net "WriteData", 31 0, v0x7fd176d3c3c0_0;  1 drivers
v0x7fd176d3a310_0 .net "WriteReg", 5 0, v0x7fd176d3c470_0;  1 drivers
v0x7fd176d3a3c0_0 .net *"_s0", 31 0, L_0x7fd176d3cf10;  1 drivers
v0x7fd176d3a4d0_0 .net *"_s10", 6 0, L_0x7fd176d3d220;  1 drivers
L_0x10d29e0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd176d3a580_0 .net *"_s13", 0 0, L_0x10d29e0e0;  1 drivers
v0x7fd176d3a630_0 .net *"_s2", 6 0, L_0x7fd176d3cfb0;  1 drivers
L_0x10d29e098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd176d3a6e0_0 .net *"_s5", 0 0, L_0x10d29e098;  1 drivers
v0x7fd176d3a790_0 .net *"_s8", 31 0, L_0x7fd176d3d180;  1 drivers
v0x7fd176d3a840_0 .net "clock", 0 0, v0x7fd176d37780_0;  alias, 1 drivers
L_0x7fd176d3cf10 .array/port v0x7fd176d39f80, L_0x7fd176d3cfb0;
L_0x7fd176d3cfb0 .concat [ 6 1 0 0], v0x7fd176d3be40_0, L_0x10d29e098;
L_0x7fd176d3d180 .array/port v0x7fd176d39f80, L_0x7fd176d3d220;
L_0x7fd176d3d220 .concat [ 6 1 0 0], v0x7fd176d3bef0_0, L_0x10d29e0e0;
S_0x7fd176d3a950 .scope module, "se" "SignExtender" 2 45, 2 236 0, S_0x7fd176d10020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x7fd176d3ab80_0 .net *"_s1", 0 0, L_0x7fd176d3c940;  1 drivers
v0x7fd176d3ac40_0 .net *"_s2", 15 0, L_0x7fd176d3ca20;  1 drivers
v0x7fd176d3ace0_0 .net "in", 15 0, v0x7fd176d3c260_0;  1 drivers
v0x7fd176d3ad70_0 .net "out", 31 0, L_0x7fd176d3cc10;  alias, 1 drivers
L_0x7fd176d3c940 .part v0x7fd176d3c260_0, 15, 1;
LS_0x7fd176d3ca20_0_0 .concat [ 1 1 1 1], L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940;
LS_0x7fd176d3ca20_0_4 .concat [ 1 1 1 1], L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940;
LS_0x7fd176d3ca20_0_8 .concat [ 1 1 1 1], L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940;
LS_0x7fd176d3ca20_0_12 .concat [ 1 1 1 1], L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940, L_0x7fd176d3c940;
L_0x7fd176d3ca20 .concat [ 4 4 4 4], LS_0x7fd176d3ca20_0_0, LS_0x7fd176d3ca20_0_4, LS_0x7fd176d3ca20_0_8, LS_0x7fd176d3ca20_0_12;
L_0x7fd176d3cc10 .concat [ 16 16 0 0], v0x7fd176d3c260_0, L_0x7fd176d3ca20;
    .scope S_0x7fd176d38d00;
T_0 ;
    %wait E_0x7fd176d37e80;
    %load/vec4 v0x7fd176d39000_0;
    %load/vec4 v0x7fd176d390b0_0;
    %add;
    %store/vec4 v0x7fd176d38f40_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd176d37410;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37780_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd176d37410;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x7fd176d37780_0;
    %inv;
    %store/vec4 v0x7fd176d37780_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v0x7fd176d37780_0;
    %inv;
    %store/vec4 v0x7fd176d37780_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd176d396c0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd176d39a80_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fd176d396c0;
T_4 ;
    %wait E_0x7fd176d38790;
    %load/vec4 v0x7fd176d399e0_0;
    %store/vec4 v0x7fd176d39a80_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd176d391c0;
T_5 ;
    %wait E_0x7fd176d37e80;
    %ix/getv 4, v0x7fd176d393c0_0;
    %load/vec4a v0x7fd176d39520, 4;
    %store/vec4 v0x7fd176d395d0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd176d10c30;
T_6 ;
    %wait E_0x7fd176d24720;
    %load/vec4 v0x7fd176d37090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7fd176d18b30_0;
    %load/vec4 v0x7fd176d37150_0;
    %and;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x7fd176d18b30_0;
    %load/vec4 v0x7fd176d37150_0;
    %or;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7fd176d18b30_0;
    %load/vec4 v0x7fd176d37150_0;
    %add;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7fd176d18b30_0;
    %load/vec4 v0x7fd176d37150_0;
    %sub;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7fd176d18b30_0;
    %load/vec4 v0x7fd176d37150_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7fd176d18b30_0;
    %load/vec4 v0x7fd176d37150_0;
    %or;
    %inv;
    %assign/vec4 v0x7fd176d36fe0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fd176d38550;
T_7 ;
    %wait E_0x7fd176d38790;
    %load/vec4 v0x7fd176d389c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x7fd176d387d0_0;
    %load/vec4a v0x7fd176d38930, 4;
    %store/vec4 v0x7fd176d38b20_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd176d38550;
T_8 ;
    %wait E_0x7fd176d38790;
    %load/vec4 v0x7fd176d38a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fd176d38bc0_0;
    %ix/getv 4, v0x7fd176d387d0_0;
    %store/vec4a v0x7fd176d38930, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fd176d39b70;
T_9 ;
    %wait E_0x7fd176d38790;
    %load/vec4 v0x7fd176d3a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fd176d3a260_0;
    %load/vec4 v0x7fd176d3a310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd176d39f80, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fd176d37830;
T_10 ;
    %wait E_0x7fd176d37b10;
    %load/vec4 v0x7fd176d37c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.9;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d38250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d38090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %jmp T_10.9;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d38250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d38090_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37f60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %jmp T_10.9;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37f60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %jmp T_10.9;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37f60_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37f60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d38250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d382f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd176d381b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd176d37df0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd176d37b40_0, 0, 2;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd176d10020;
T_11 ;
    %vpi_call 2 71 "$readmemb", "data.dat", v0x7fd176d39520 {0 0 0};
    %vpi_call 2 74 "$monitor", "Opcode:%b regDest:%b, regWrite:%b, ALUSrc:%b, memWrite:%b, memRead:%b ,memToReg:%b, PCSrc:%b, jump:%b, branch,:%b ", &PV<v0x7fd176d3b090_0, 26, 6>, v0x7fd176d3c050_0, v0x7fd176d3c1b0_0, v0x7fd176d3af10_0, v0x7fd176d3bd90_0, v0x7fd176d3bc70_0, v0x7fd176d3bd00_0, v0x7fd176d3b140_0, v0x7fd176d3bb50_0, v0x7fd176d3b650_0 {0 0 0};
    %delay 400, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "assignment3.v";
