Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Sep 12 00:30:06 2017
| Host         : Dear-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MusicCalc_control_sets_placed.rpt
| Design       : MusicCalc
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             101 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             211 |           79 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------------+------------------+------------------+----------------+
|            Clock Signal           |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------------------------+------------------+------------------+----------------+
|  Calc/FreqDiv/Freq_1kHz           |                                              | rst_IBUF         |                1 |              2 |
|  Music/FreqDiv/Freq_1kHz_reg_n_0  |                                              | rst_IBUF         |                1 |              2 |
|  clk                              |                                              |                  |                2 |              2 |
|  Music/FreqDiv/state_reg[0]       |                                              | rst_IBUF         |                1 |              3 |
|  Calc/key_scan/Key_Driver/key_clk | Calc/key_scan/Key_Driver/key_val[3]_i_1_n_0  | rst_IBUF         |                1 |              4 |
|  clk                              | Calc/key_scan/NumInput/temp[7]_i_1_n_0       | rst_IBUF         |                1 |              4 |
|  clk                              | Calc/Hex2Dec/hund__0_1                       | rst_IBUF         |                3 |              4 |
|  clk                              | Calc/Hex2Dec/one__0_0                        | rst_IBUF         |                2 |              4 |
|  clk                              | Calc/Hex2Dec/ten[3]_i_1_n_0                  | rst_IBUF         |                3 |              4 |
|  clk                              | Calc/Hex2Dec/thou__0_2                       | rst_IBUF         |                3 |              4 |
|  clk                              | Calc/key_scan/Key_Driver/E[0]                | rst_IBUF         |                1 |              4 |
|  clk                              | Calc/key_scan/NumInput/temp[1]               | rst_IBUF         |                1 |              4 |
|  clk                              | Calc/key_scan/NumInput/temp[9]               | rst_IBUF         |                1 |              4 |
|  Calc/key_scan/Key_Driver/key_clk |                                              | rst_IBUF         |                2 |              5 |
|  Music/FreqDiv/state_reg[0]       | Music/MusicCnt/music_cnt[5]_i_1_n_0          | rst_IBUF         |                3 |              6 |
|  Music/FreqDiv/state_reg[0]       | Music/MusicCnt/cnt[7]_i_1_n_0                | rst_IBUF         |                4 |              8 |
|  Calc/key_scan/Key_Driver/key_clk | Calc/key_scan/Key_Driver/H1_i_1_n_0          | rst_IBUF         |                3 |              8 |
|  clk                              | Calc/Core/result[15]_i_1_n_0                 | rst_IBUF         |                4 |              8 |
|  clk                              | Calc/Core/result[7]_i_1_n_0                  | rst_IBUF         |                3 |              8 |
|  clk                              | Calc/key_scan/PreKey/E[0]                    | rst_IBUF         |                2 |             12 |
|  clk                              | Calc/key_scan/NumSelect/SRCL[7]_i_1_n_0      | rst_IBUF         |                4 |             12 |
|  clk                              | Calc/key_scan/NumInput/input_val[11]_i_1_n_0 | rst_IBUF         |                5 |             12 |
|  clk                              | Calc/Core/DST_n_0                            | rst_IBUF         |                5 |             12 |
|  clk                              | Calc/Hex2Dec/data                            | rst_IBUF         |                6 |             16 |
|  clk                              | Calc/Core/SRC_inferred__0/i__n_0             | rst_IBUF         |                5 |             16 |
|  clk_100MHz_IBUF_BUFG             | Music/MusicCnt/sel                           | rst_IBUF         |                5 |             18 |
|  clk                              | Calc/Core/out_sign_i_1_n_0                   | rst_IBUF         |                7 |             19 |
|  clk                              | Calc/Core/data_b[7]_i_1_n_0                  | rst_IBUF         |                7 |             20 |
|  clk_100MHz_IBUF_BUFG             |                                              | rst_IBUF         |               11 |             35 |
|  clk                              |                                              | rst_IBUF         |               23 |             54 |
+-----------------------------------+----------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     9 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     4 |
| 12     |                     4 |
| 16+    |                     7 |
+--------+-----------------------+


