Synthesis report
Sun Jan 11 23:25:30 2026
Quartus Prime Version 25.3.0 Build 109 09/24/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Synthesis Summary
  3. Synthesis Settings
  4. Synthesis Source Files Read
  5. Synthesis IP Cores Summary
  6. Synthesis Partition Summary
---- Analysis & Elaboration Stage Reports ----
       7. Source Assignments for User Entity iopll_altera_iopll_2100_rbeghoa Instance: u_pll|iopll_0
       8. Parameter Settings for User Entity debounce Instance: db_key_1
       9. Parameter Settings for User Entity fifo_sync2 Instance: u_fifo
      10. Top Causes of Logic Optimized Away During Sweep
---- Logic Synthesis Stage Reports ----
      11. Partition "root_partition" Resource Utilization by Entity
      12. State Machine - Summary
      13. State Machine - db_key_1|current_state
      14. State Machine - db_key_0|current_state
      15. General Register Statistics for Partition "root_partition"
      16. Multiplexer Restructuring Statistics (Restructuring Performed)
      17. Registers Packed Into Inferred Megafunctions
      18. Source Assignments for u_fifo|memory_rtl_0|auto_generated|altera_syncram_impl1
      19. Parameter Settings for Inferred Entity Instance: u_fifo|memory_rtl_0
      20. Post-Synthesis Netlist Statistics for Partition "root_partition"
      21. Synthesis Resource Usage Summary for Partition "root_partition"
      22. Synthesis RAM Summary for Partition "root_partition"
 23. Warnings for src/debounce.sv
 24. Warnings for src/fifo_sync2.sv
 25. General Warnings
 26. Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Synthesis Summary                                                                 ;
+--------------------------------------+--------------------------------------------+
; Synthesis Status                     ; Successful - Sun Jan 11 23:25:30 2026      ;
; Revision Name                        ; FIFO_demo                                  ;
; Top-level Entity Name                ; FIFO_demo                                  ;
; Family                               ; Agilex 5                                   ;
; Quartus Prime Version                ; 25.3.0 Build 109 09/24/2025 SC Pro Edition ;
; Device                               ; A5EB013BB23BE4SR1                          ;
; Logic utilization estimate (in ALMs) ; 660 / 46,800 ( 1 % )                       ;
; Total dedicated logic registers      ; 55                                         ;
; Estimated DSP Blocks Post-Merging    ; 0                                          ;
+--------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                  ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                                          ; Setting                 ; Default Value           ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                                          ; A5EB013BB23BE4SR1       ;                         ;
; Top-level entity name                                                           ; FIFO_demo               ; FIFO_demo               ;
; Family name                                                                     ; Agilex 5                ; Cyclone 10 GX           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                      ; On                      ;
; Enable compact report table                                                     ; Off                     ; Off                     ;
; Enable Design Assistant in the compilation flow                                 ; On                      ; On                      ;
; Design Assistant include IP blocks                                              ; Off                     ; Off                     ;
; High fanout net threshold for RAM inference                                     ; 15                      ; 15                      ;
; Design Assistant limit on reported violations per rule                          ; 5000                    ; 5000                    ;
; Optimization Mode                                                               ; Balanced                ; Balanced                ;
; Allow Register Retiming                                                         ; On                      ; On                      ;
; Allow RAM Retiming                                                              ; Off                     ; Off                     ;
; Allow DSP Retiming                                                              ; Off                     ; Off                     ;
; Restructure Multiplexers                                                        ; Auto                    ; Auto                    ;
; Waive gated clock synchronizer check                                            ; On                      ; On                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                     ; Off                     ;
; Preserve fewer node names                                                       ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                  ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto                    ; Auto                    ;
; Safe State Machine                                                              ; Auto                    ; Auto                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                     ; 250                     ;
; Infer RAMs from Raw Logic                                                       ; On                      ; On                      ;
; DSP Action on miss                                                              ; Ignore                  ; Ignore                  ;
; DSP Block Balancing                                                             ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                      ; On                      ;
; Power-Up Don't Care                                                             ; On                      ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                     ; Off                     ;
; Remove Duplicate Registers                                                      ; On                      ; On                      ;
; Ignore GLOBAL Buffers                                                           ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                      ; On                      ;
; Optimization Technique                                                          ; Balanced                ; Balanced                ;
; Auto Open-Drain Pins                                                            ; Off                     ; Off                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                     ; Off                     ;
; Auto ROM Replacement                                                            ; On                      ; On                      ;
; Auto RAM Replacement                                                            ; On                      ; On                      ;
; Auto DSP Block Replacement                                                      ; On                      ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                    ; Auto                    ;
; Physical Shift Register Inference                                               ; On                      ; On                      ;
; Auto Clock Enable Replacement                                                   ; On                      ; On                      ;
; Strict RAM Replacement                                                          ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                     ; Off                     ;
; Auto Resource Sharing                                                           ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                     ; Off                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                     ; Off                     ;
; Report Propagation of Constraints                                               ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                     ; Off                     ;
; Maximum Synchronizer Length Protected during Optimization                       ; 3                       ; 3                       ;
; Power Optimization During Synthesis                                             ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                               ; Level2                  ; Level2                  ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                     ; 100                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                    ; 5000                    ;
; Number of Optimized Away Hierarchies Reported in Synthesis Report               ; 100                     ; 100                     ;
; Number of Top Root Causes Reported in Synthesis Report                          ; 10                      ; 10                      ;
; Group Identical Hierarchies in Optimized Away Hierarchies Report                ; On                      ; On                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                     ; 100                     ;
; Clock MUX Protection                                                            ; On                      ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                     ; Off                     ;
; Block Design Naming                                                             ; Auto                    ; Auto                    ;
; SDC constraint protection                                                       ; Off                     ; Off                     ;
; Optimization and Constraint Precedence                                          ; Prioritize Optimization ; Prioritize Optimization ;
; Synthesis Effort                                                                ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                      ; On                      ;
; Analysis & Synthesis Message Level                                              ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                      ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                      ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                     ; Off                     ;
; Disable DSP Negate Inferencing                                                  ; Off                     ; Off                     ;
; Report Parameter Settings                                                       ; On                      ; On                      ;
; Report Parameter Settings to ASCII                                              ; On                      ; On                      ;
; Report Source Assignments                                                       ; On                      ; On                      ;
; Report Source Assignments to ASCII                                              ; On                      ; On                      ;
; Report Resource Utilization by Entity to ASCII                                  ; On                      ; On                      ;
; Size of the Latch Report                                                        ; 100                     ; 100                     ;
; Enable VHDL static assertion support                                            ; Off                     ; Off                     ;
; Enable SystemVerilog static assertion support                                   ; Off                     ; Off                     ;
; Enable State Machines Inference                                                 ; On                      ; On                      ;
; Allow RAMs Inferred In Generate-For Loop For Verilog                            ; Off                     ; Off                     ;
; Enable formal verification support during compilation                           ; Off                     ; Off                     ;
; Size of the PR Initial Conditions Report                                        ; 100                     ; 100                     ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                     ; 500                     ;
; Report PR Initial Values as Errors                                              ; Off                     ; Off                     ;
; Fractal Synthesis                                                               ; Off                     ; Off                     ;
; Aggressive Multiplexer Area Optimization                                        ; Auto                    ; Auto                    ;
; 6LUT to Extended Mode Conversion                                                ; Auto                    ; Auto                    ;
; Synthesis Available Resource Multiplier                                         ; 1                       ; 1                       ;
; Message Level for Unconnected Output Ports                                      ; Warning                 ; Warning                 ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto                    ; Auto                    ;
; Initialize Verilog enums to X                                                   ; Off                     ; Off                     ;
; Enable dynamic report                                                           ; Off                     ; Off                     ;
; Show Collapsible Rows in Ascii Report for Warning Summary Reports               ; On                      ; On                      ;
; Enable RTL Analysis Debug Mode                                                  ; Off                     ; Off                     ;
; Enable preserve for debug assignments                                           ; Off                     ; Off                     ;
+---------------------------------------------------------------------------------+-------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------+-------------+----------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                          ; File Type                                       ; File Name with Absolute Path                                                                                        ; Library           ; IP Source   ; Include Files                    ; MD5                              ;
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------+-------------+----------------------------------+----------------------------------+
; src/fifo_sync.sv                                                                                          ; User-Specified SystemVerilog HDL File           ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/fifo_sync.sv                                                   ;                   ;             ;                                  ; 6583221c3119a7ddbcca6450cafcf6c1 ;
; src/FIFO_demo.sv                                                                                          ; User-Specified SystemVerilog HDL File           ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/FIFO_demo.sv                                                   ;                   ;             ;                                  ; 33176789bf4a645b2bb7f5535aa80878 ;
; ip/iopll.ip                                                                                               ; User-Specified IP File                          ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/ip/iopll.ip                                                        ;                   ;             ;                                  ; 01685ef4d372db02fc5056935b095f50 ;
; ip/iopll/altera_iopll_2100/synth/iopll_altera_iopll_2100_rbeghoa.v                                        ; User-Specified Verilog HDL File                 ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/ip/iopll/altera_iopll_2100/synth/iopll_altera_iopll_2100_rbeghoa.v ; altera_iopll_2100 ; ip/iopll.ip ;                                  ; 106eb004f67ea34874f028476e0a8df4 ;
; ip/iopll/synth/iopll.v                                                                                    ; User-Specified Verilog HDL File                 ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/ip/iopll/synth/iopll.v                                             ; iopll             ; ip/iopll.ip ;                                  ; 15c3c6f4560e566449eb91035216d8f2 ;
; src/fifo_sync2.sv                                                                                         ; User-Specified SystemVerilog HDL File           ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/fifo_sync2.sv                                                  ;                   ;             ;                                  ; 2ca468da2e6bdaa40ce7258c5b50f143 ;
; src/debounce.sv                                                                                           ; User-Specified SystemVerilog HDL File           ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/debounce.sv                                                    ;                   ;             ;                                  ; 9a8c72f10b924168dc069e2649b50391 ;
; c:/altera_pro/25.3/quartus/libraries/megafunctions/altera_syncram.tdf                                     ; Megafunction                                    ; c:/altera_pro/25.3/quartus/libraries/megafunctions/altera_syncram.tdf                                               ; work              ;             ;                                  ;                                  ;
; cbx.lst                                                                                                   ; Auto-Found Unspecified File                     ; c:/altera_pro/25.3/quartus/libraries/megafunctions/cbx.lst                                                          ;                   ;             ;                                  ;                                  ;
; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/tmp-clearbox/FIFO_demo/3400/altera_syncram_fm4a.tdf      ; Auto-Generated Megafunction                     ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/tmp-clearbox/FIFO_demo/3400/altera_syncram_fm4a.tdf                ;                   ;             ;                                  ;                                  ;
; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/tmp-clearbox/FIFO_demo/3400/altera_syncram_impl_5m89.tdf ; Auto-Generated Megafunction                     ; C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/tmp-clearbox/FIFO_demo/3400/altera_syncram_impl_5m89.tdf           ;                   ;             ;                                  ;                                  ;
; ip/iopll/altera_iopll_2100/synth/iopll_altera_iopll_2100_rbeghoa.sdc                                      ; User-Specified Synopsys Design Constraints File ; ip/iopll/altera_iopll_2100/synth/iopll_altera_iopll_2100_rbeghoa.sdc                                                ;                   ; ip/iopll.ip ; e9b75914775d1315eb6b91aca37fdb9f ;                                  ;
+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------+-------------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                          ;
+-------------------+----------+--------------+------------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor            ; IP Name  ; Product Name ; Product ID ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+-------------------+----------+--------------+------------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Intel Corporation ; IOPLL IP ; N/A          ; N/A        ; altera_iopll ; 21.0.0  ; N/A          ; N/A          ; u_pll           ; ip/iopll.ip     ;
+-------------------+----------+--------------+------------+--------------+---------+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity iopll_altera_iopll_2100_rbeghoa Instance: u_pll|iopll_0                     ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
; Assignment                        ; Value     ; From ; To              ; Source Location                       ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
; IGNORE_LCELL_BUFFERS              ; OFF       ; -    ; gnd             ; iopll_altera_iopll_2100_rbeghoa.v:73  ;
; REMOVE_REDUNDANT_LOGIC_CELLS      ; OFF       ; -    ; gnd             ; iopll_altera_iopll_2100_rbeghoa.v:73  ;
; DESIGN_ASSISTANT_EXCLUDE          ; RES-50002 ; -    ; tennm_ph2_iopll ; iopll_altera_iopll_2100_rbeghoa.v:174 ;
; IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL ; ON        ; -    ; gnd             ; iopll_altera_iopll_2100_rbeghoa.v:73  ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
All Instances:
u_pll|iopll_0



+----------------------------------------------------------------+
; Parameter Settings for User Entity debounce Instance: db_key_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; COUNTER_BITS   ; 18    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
All Instances:
db_key_0
db_key_1



+----------------------------------------------------------------+
; Parameter Settings for User Entity fifo_sync2 Instance: u_fifo ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; ADDR_BITS      ; 4     ; Signed Integer                        ;
; DATA_BITS      ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
All Instances:
u_fifo



Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+--------------------------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                                  ;
+-------------------+------------------+-------------------------------------+---------------------+
; Root Object Path  ; Root Object Type ; Root Reason                         ; Swept Objects Count ;
+-------------------+------------------+-------------------------------------+---------------------+
; db_key_0|db_level ; OUTPUT_INST_PORT ; lost_fanout                         ; 0                   ;
; db_key_1|db_level ; OUTPUT_INST_PORT ; lost_fanout                         ; 0                   ;
; u_pll|iopll_0|n58 ; NET              ; undriven net set to default value 0 ; 0                   ;
; u_pll|iopll_0|gnd ; BUF (LCELL)      ; lost fanout                         ; 0                   ;
+-------------------+------------------+-------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------------------------------------------+---------------------------------+-------------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Max Depth ; Full Hierarchy Name                                     ; Entity Name                     ; Library Name      ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------------------------------------------+---------------------------------+-------------------+
; |                                  ; 163 (0)             ; 55 (0)                    ; 48                ; 0          ; 12   ; 7.0 (5.0) ; |                                                       ; FIFO_demo                       ; altera_work       ;
;    |db_key_0|                      ; 66 (66)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; db_key_0                                                ; debounce                        ; altera_work       ;
;    |db_key_1|                      ; 62 (62)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 7.0 (7.0) ; db_key_1                                                ; debounce                        ; altera_work       ;
;    |u_fifo|                        ; 35 (32)             ; 13 (13)                   ; 48                ; 0          ; 0    ; 7.0 (7.0) ; u_fifo                                                  ; fifo_sync2                      ; altera_work       ;
;       |memory_rtl_0|               ; 3 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 1.0 (0.0) ; u_fifo|memory_rtl_0                                     ; altera_syncram                  ; work              ;
;          |auto_generated|          ; 3 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 1.0 (0.0) ; u_fifo|memory_rtl_0|auto_generated                      ; altera_syncram_fm4a             ; altera_work       ;
;             |altera_syncram_impl1| ; 3 (3)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 1.0 (1.0) ; u_fifo|memory_rtl_0|auto_generated|altera_syncram_impl1 ; altera_syncram_impl_5m89        ; altera_work       ;
;    |u_pll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; u_pll                                                   ; iopll                           ; iopll             ;
;       |iopll_0|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0.0 (0.0) ; u_pll|iopll_0                                           ; iopll_altera_iopll_2100_rbeghoa ; altera_iopll_2100 ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+-----------+---------------------------------------------------------+---------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------+
; State Machine - Summary                                                            ;
+------------------------+------------------+------------+----------------+----------+
; Name                   ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+------------------------+------------------+------------+----------------+----------+
; db_key_1|current_state ; 3                ; Yes        ; One-Hot        ; Safe     ;
; db_key_0|current_state ; 3                ; Yes        ; One-Hot        ; Safe     ;
+------------------------+------------------+------------+----------------+----------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------+
; State Machine - db_key_1|current_state                                             ;
+---------------------+-------------------+--------------------+---------------------+
; Name                ; current_state.one ; current_state.zero ; current_state.wait1 ;
+---------------------+-------------------+--------------------+---------------------+
; current_state.zero  ; 0                 ; 0                  ; 0                   ;
; current_state.wait1 ; 0                 ; 1                  ; 1                   ;
; current_state.one   ; 1                 ; 1                  ; 0                   ;
+---------------------+-------------------+--------------------+---------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------+
; State Machine - db_key_0|current_state                                             ;
+---------------------+-------------------+--------------------+---------------------+
; Name                ; current_state.one ; current_state.zero ; current_state.wait1 ;
+---------------------+-------------------+--------------------+---------------------+
; current_state.zero  ; 0                 ; 0                  ; 0                   ;
; current_state.wait1 ; 0                 ; 1                  ; 1                   ;
; current_state.one   ; 1                 ; 1                  ; 0                   ;
+---------------------+-------------------+--------------------+---------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 55          ;
; Number of registers using Synchronous Clear  ; 0           ;
; Number of registers using Synchronous Load   ; 0           ;
; Number of registers using Asynchronous Clear ; 55          ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 8           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; db_key_1|q_next[0]         ; Yes                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; db_key_0|q_next[0]         ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; db_key_1|Select_2          ; Yes                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; db_key_0|Select_0          ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+-------------------------+


+----------------------------------------------------+
; Registers Packed Into Inferred Megafunctions       ;
+-----------------------+---------------------+------+
; Register Name         ; Megafunction        ; Type ;
+-----------------------+---------------------+------+
; u_fifo|data_out[0..2] ; u_fifo|memory_rtl_0 ; RAM  ;
+-----------------------+---------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source Assignments for u_fifo|memory_rtl_0|auto_generated|altera_syncram_impl1                                                ;
+---------------------------------+--------------------+------+----+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To ; Source Location                                            ;
+---------------------------------+--------------------+------+----+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -  ; tmp-clearbox/FIFO_demo/3400/altera_syncram_impl_5m89.tdf:0 ;
+---------------------------------+--------------------+------+----+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: u_fifo|memory_rtl_0                        ;
+------------------------------------------------------------+----------------------+---------+
; Parameter Name                                             ; Value                ; Type    ;
+------------------------------------------------------------+----------------------+---------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped ;
; BYTE_SIZE                                                  ; 8                    ; Untyped ;
; BYTEENA_REG_B                                              ; CLOCK1               ; Untyped ;
; CLKEN_POWER_OPTIMIZATION                                   ; OFF                  ; Untyped ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped ;
; INDATA_REG_B                                               ; CLOCK1               ; Untyped ;
; INIT_FILE                                                  ; UNUSED               ; Untyped ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped ;
; init_file_restructured                                     ; UNUSED               ; Untyped ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped ;
; MAXIMUM_DEPTH                                              ; 0                    ; Untyped ;
; NUMWORDS_A                                                 ; 16                   ; Untyped ;
; NUMWORDS_B                                                 ; 16                   ; Untyped ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped ;
; OPTIMIZATION_OPTION                                        ; AUTO                 ; Untyped ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_REG_B                                              ; UNREGISTERED         ; Untyped ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped ;
; RAM_BLOCK_TYPE                                             ; AUTO                 ; Untyped ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped ;
; RDEN_POWER_OPTIMIZATION                                    ; OFF                  ; Untyped ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; OLD_DATA             ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped ;
; WIDTH_A                                                    ; 3                    ; Untyped ;
; WIDTH_B                                                    ; 3                    ; Untyped ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Untyped ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Untyped ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Untyped ;
; WIDTH_ECCSTATUS                                            ; 3                    ; Untyped ;
; WIDTHAD2_A                                                 ; 1                    ; Untyped ;
; WIDTHAD2_B                                                 ; 1                    ; Untyped ;
; WIDTHAD_A                                                  ; 4                    ; Untyped ;
; WIDTHAD_B                                                  ; 4                    ; Untyped ;
; WREN_POWER_OPTIMIZATION                                    ; OFF                  ; Untyped ;
; CBXI_PARAMETER                                             ; altera_syncram_fm4a  ; Untyped ;
; INDATA_ACLR_A                                              ; NONE                 ; Untyped ;
; WRCONTROL_ACLR_A                                           ; NONE                 ; Untyped ;
+------------------------------------------------------------+----------------------+---------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; TENNM_PH2_IOPLL        ; 1                                       ;
; boundary_port          ; 12                                      ;
; tennm_ff               ; 55                                      ;
;     CLR                ; 47                                      ;
;     ENA CLR            ; 8                                       ;
; tennm_lcell_comb       ; 163                                     ;
;     arith              ; 36                                      ;
;         1 data inputs  ; 36                                      ;
;     extend             ; 10                                      ;
;         8 data inputs  ; 10                                      ;
;     normal             ; 117                                     ;
;         1 data inputs  ; 12                                      ;
;         2 data inputs  ; 2                                       ;
;         3 data inputs  ; 5                                       ;
;         4 data inputs  ; 15                                      ;
;         5 data inputs  ; 16                                      ;
;         6 data inputs  ; 67                                      ;
; tennm_ram_block        ; 3                                       ;
;                        ;                                         ;
; Number of carry chains ; 2                                       ;
; Max carry chain length ; 18                                      ;
;                        ;                                         ;
; Max LUT depth          ; 7.00                                    ;
; Average LUT depth      ; 5.30                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition"             ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 660                           ;
;                                             ;                               ;
; Combinational ALUT usage for logic          ; 163                           ;
;     -- 8 input functions                    ; 10                            ;
;     -- 7 input functions                    ; 0                             ;
;     -- 6 input functions                    ; 67                            ;
;     -- 5 input functions                    ; 16                            ;
;     -- 4 input functions                    ; 15                            ;
;     -- <=3 input functions                  ; 55                            ;
;                                             ;                               ;
; Dedicated logic registers                   ; 55                            ;
;                                             ;                               ;
; I/O pins                                    ; 12                            ;
; Total MLAB memory bits                      ; 0                             ;
; Total block memory bits                     ; 48                            ;
;                                             ;                               ;
; Total DSP Blocks                            ; 0                             ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                             ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                             ;
;     -- [C] Total DSP_PRIME Blocks           ; 0                             ;
;                                             ;                               ;
; Total PLLs                                  ; 1                             ;
;     -- IOPLLs                               ; 1                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; u_pll|iopll_0|tennm_ph2_iopll ;
; Maximum fan-out                             ; 58                            ;
; Total fan-out                               ; 939                           ;
; Average fan-out                             ; 4.01                          ;
+---------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "root_partition"                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+
; Name                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Logical Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; MIF  ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+
; u_fifo|memory_rtl_0|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 3            ; 16           ; 3            ; 48           ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; None ;
+------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+
Note: Logical size represents the size at the time of creation, implementation bits is the size at the end of synthesis. If the number of implementation bits is smaller, some slices have optimized away because they have become redundant.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for src/debounce.sv                                                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                               ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at debounce.sv(37): truncated value with size 32 to match size of target (18) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for src/fifo_sync2.sv                                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at fifo_sync2.sv(33): truncated value with size 32 to match size of target (5) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync2.sv(33): truncated value with size 32 to match size of target (5) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at fifo_sync2.sv(34): truncated value with size 6 to match size of target (5)  ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; General Warnings                                                                                                                                                                                                                                                                        ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                                                                                                                                                  ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 20759      ; Critical Warning ; 1     ; Use the Reset Release IP in Intel Agilex 5 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.                                                           ;
; 21620      ; Warning          ; 1     ; Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/output_files/FIFO_demo.drc.partitioned.rpt' for more information ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 25.3.0 Build 109 09/24/2025 SC Pro Edition
    Info: Processing started: Sun Jan 11 23:25:07 2026
    Info: System process ID: 3400
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off FIFO_demo -c FIFO_demo
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "FIFO_demo"
Info: Revision = "FIFO_demo"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex 5 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.
Info: Elaborating from top-level entity "FIFO_demo"
Info (18235): Library search order is as follows: "altera_iopll_2100; iopll". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at debounce.sv(37): truncated value with size 32 to match size of target (18) File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/debounce.sv Line: 37
Info (22567): Verilog HDL info at fifo_sync2.sv(12): extracting RAM for identifier 'memory' File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/fifo_sync2.sv Line: 12
Warning (13469): Verilog HDL assignment warning at fifo_sync2.sv(33): truncated value with size 32 to match size of target (5) File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/fifo_sync2.sv Line: 33
Warning (13469): Verilog HDL assignment warning at fifo_sync2.sv(34): truncated value with size 6 to match size of target (5) File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/fifo_sync2.sv Line: 34
Info: Found 6 design entities
Info: There are 6 partitions after elaboration.
Info: Running rule checking for Agilex5 protocol IPs...
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 27 of 29 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Info (21660): Design Assistant Results: 0 of 19 Critical severity rules issued violations in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/output_files/FIFO_demo.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 1 of 1 Medium severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/output_files/FIFO_demo.drc.partitioned.rpt' for more information
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'
Info: Synthesizing partition "root_partition"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "u_fifo|memory_rtl_0"  File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/fifo_sync2.sv Line: 12
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (284007): State machine "db_key_1|current_state" will be implemented as a safe state machine. File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/debounce.sv Line: 17
Info (284007): State machine "db_key_0|current_state" will be implemented as a safe state machine. File: C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/src/debounce.sv Line: 17
Info (21057): Implemented 207 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 191 logic cells
    Info (21064): Implemented 3 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info (21615): Running Design Assistant Rules for snapshot 'synthesized'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 12 of 13 enabled rules passed, and 7 rules was disabled, in snapshot 'synthesized'
Info (21661): Design Assistant Results: 0 of 1 High severity rules issued violations in snapshot 'synthesized'
Info (21621): Design Assistant Results: 1 of 6 Medium severity rules issued violations in snapshot 'synthesized'. Please refer to DRC report 'C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/output_files/FIFO_demo.drc.synthesized.rpt' for more information
Info (21622): Design Assistant Results: 0 of 6 Low severity rules issued violations in snapshot 'synthesized'
Info: Quartus Prime Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1086 megabytes
    Info: Processing ended: Sun Jan 11 23:25:31 2026
    Info: Elapsed time: 00:00:24
    Info: System process ID: 3400


