#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Feb 24 16:07:28 2016
# Process ID: 92272
# Log file: C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/vivado.log
# Journal file: C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.xpr
open_bd_design {C:/Users/zhehengt/Desktop/XUP_drafts_V1.2/program/MIPS/src/prj/MIPS_CPU.srcs/sources_1/bd/MIPS_CPU/MIPS_CPU.bd}
open_run synth_1 -name synth_1
create_project FIFO E:/Basys3/FIFO -part xc7a15tcpg236-1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 12.0 -module_name fifo_generator_0
set_property -dict [list CONFIG.Performance_Options {Standard_FIFO} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {16} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {16} CONFIG.Use_Extra_Logic {false} CONFIG.Data_Count_Width {4} CONFIG.Write_Data_Count_Width {4} CONFIG.Read_Data_Count_Width {4} CONFIG.Full_Threshold_Assert_Value {14} CONFIG.Full_Threshold_Negate_Value {13} CONFIG.Empty_Threshold_Assert_Value {2} CONFIG.Empty_Threshold_Negate_Value {3}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files e:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  e:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Basys3/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_run -jobs 4 fifo_generator_0_synth_1
file mkdir E:/Basys3/FIFO/FIFO.srcs/sources_1/new
close [ open E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v w ]
add_files E:/Basys3/FIFO/FIFO.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir E:/Basys3/FIFO/FIFO.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 E:/Basys3/FIFO/FIFO.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
reset_run fifo_generator_0_synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source top.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
restart
run all
close_sim
launch_simulation
source tb.tcl
restart
run all
close_sim
launch_simulation
source tb.tcl
restart
run all
close_sim
launch_simulation
source tb.tcl
restart
run all
close_sim
close_sim
close_project
open_project E:/Basys3/FIFO/FIFO.xpr
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Basys3/FIFO/FIFO.srcs/sim_1/new/RAM_asy_read.v w ]
add_files -fileset sim_1 E:/Basys3/FIFO/FIFO.srcs/sim_1/new/RAM_asy_read.v
update_compile_order -fileset sim_1
close [ open E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v w ]
add_files E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RAM_asy_read [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
remove_files E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v
update_compile_order -fileset sources_1
remove_files -fileset sim_1 E:/Basys3/FIFO/FIFO.srcs/sim_1/new/RAM_asy_read.v
add_files -norecurse E:/Basys3/FIFO/FIFO.srcs/sources_1/new/RAM_asy_read.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
open_project E:/Basys3/DDR2_test/DDR2_test.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
launch_simulation
source sim_tb_top.tcl
restart
run all
close_sim
close_project
create_project I2C E:/Basys3/I2C -part xc7a35tcpg236-1
file mkdir E:/Basys3/I2C/I2C.srcs/sources_1/new
close [ open E:/Basys3/I2C/I2C.srcs/sources_1/new/I2C.v w ]
add_files E:/Basys3/I2C/I2C.srcs/sources_1/new/I2C.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir E:/Basys3/I2C/I2C.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 E:/Basys3/I2C/I2C.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb.tcl
restart
run all
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
launch_simulation
source tb.tcl
close_sim
close_project
set_property ip_repo_paths  E:/Basys3/74_IP [current_project]
update_ip_catalog
update_ip_catalog -delete_ip xilinx.com:user:counter_74LS161:1.0 -repo_path e:/Basys3/74_IP
set_property ip_repo_paths  {} [current_project]
update_ip_catalog
current_project MIPS_CPU
close_project
