# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 8\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:13+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUModifierSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14
msgid "Notation"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14 ../../../AMDGPUModifierSyntax.rst:38
#: ../../../AMDGPUModifierSyntax.rst:61 ../../../AMDGPUModifierSyntax.rst:85
#: ../../../AMDGPUModifierSyntax.rst:154 ../../../AMDGPUModifierSyntax.rst:172
#: ../../../AMDGPUModifierSyntax.rst:185 ../../../AMDGPUModifierSyntax.rst:198
#: ../../../AMDGPUModifierSyntax.rst:216 ../../../AMDGPUModifierSyntax.rst:239
#: ../../../AMDGPUModifierSyntax.rst:284 ../../../AMDGPUModifierSyntax.rst:326
#: ../../../AMDGPUModifierSyntax.rst:351 ../../../AMDGPUModifierSyntax.rst:371
#: ../../../AMDGPUModifierSyntax.rst:384 ../../../AMDGPUModifierSyntax.rst:397
#: ../../../AMDGPUModifierSyntax.rst:423 ../../../AMDGPUModifierSyntax.rst:442
#: ../../../AMDGPUModifierSyntax.rst:457 ../../../AMDGPUModifierSyntax.rst:472
#: ../../../AMDGPUModifierSyntax.rst:487 ../../../AMDGPUModifierSyntax.rst:508
#: ../../../AMDGPUModifierSyntax.rst:525 ../../../AMDGPUModifierSyntax.rst:541
#: ../../../AMDGPUModifierSyntax.rst:554 ../../../AMDGPUModifierSyntax.rst:585
#: ../../../AMDGPUModifierSyntax.rst:634 ../../../AMDGPUModifierSyntax.rst:655
#: ../../../AMDGPUModifierSyntax.rst:692 ../../../AMDGPUModifierSyntax.rst:719
#: ../../../AMDGPUModifierSyntax.rst:745 ../../../AMDGPUModifierSyntax.rst:778
#: ../../../AMDGPUModifierSyntax.rst:800 ../../../AMDGPUModifierSyntax.rst:815
#: ../../../AMDGPUModifierSyntax.rst:834 ../../../AMDGPUModifierSyntax.rst:875
#: ../../../AMDGPUModifierSyntax.rst:909 ../../../AMDGPUModifierSyntax.rst:944
#: ../../../AMDGPUModifierSyntax.rst:966 ../../../AMDGPUModifierSyntax.rst:989
#: ../../../AMDGPUModifierSyntax.rst:1011
#: ../../../AMDGPUModifierSyntax.rst:1049
#: ../../../AMDGPUModifierSyntax.rst:1078
#: ../../../AMDGPUModifierSyntax.rst:1112
#: ../../../AMDGPUModifierSyntax.rst:1146
#: ../../../AMDGPUModifierSyntax.rst:1196
#: ../../../AMDGPUModifierSyntax.rst:1224
msgid "Description"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "Syntax and meaning of *x* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:23
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:26
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:31
msgid "offset8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:33
msgid ""
"Specifies an immediate unsigned 8-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:35
msgid "Used with DS instructions which have 2 addresses."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:38 ../../../AMDGPUModifierSyntax.rst:61
#: ../../../AMDGPUModifierSyntax.rst:85 ../../../AMDGPUModifierSyntax.rst:154
#: ../../../AMDGPUModifierSyntax.rst:172 ../../../AMDGPUModifierSyntax.rst:185
#: ../../../AMDGPUModifierSyntax.rst:198 ../../../AMDGPUModifierSyntax.rst:216
#: ../../../AMDGPUModifierSyntax.rst:239 ../../../AMDGPUModifierSyntax.rst:284
#: ../../../AMDGPUModifierSyntax.rst:326 ../../../AMDGPUModifierSyntax.rst:351
#: ../../../AMDGPUModifierSyntax.rst:371 ../../../AMDGPUModifierSyntax.rst:384
#: ../../../AMDGPUModifierSyntax.rst:397 ../../../AMDGPUModifierSyntax.rst:423
#: ../../../AMDGPUModifierSyntax.rst:442 ../../../AMDGPUModifierSyntax.rst:457
#: ../../../AMDGPUModifierSyntax.rst:472 ../../../AMDGPUModifierSyntax.rst:487
#: ../../../AMDGPUModifierSyntax.rst:508 ../../../AMDGPUModifierSyntax.rst:525
#: ../../../AMDGPUModifierSyntax.rst:541 ../../../AMDGPUModifierSyntax.rst:554
#: ../../../AMDGPUModifierSyntax.rst:585 ../../../AMDGPUModifierSyntax.rst:634
#: ../../../AMDGPUModifierSyntax.rst:655 ../../../AMDGPUModifierSyntax.rst:692
#: ../../../AMDGPUModifierSyntax.rst:719 ../../../AMDGPUModifierSyntax.rst:745
#: ../../../AMDGPUModifierSyntax.rst:778 ../../../AMDGPUModifierSyntax.rst:800
#: ../../../AMDGPUModifierSyntax.rst:815 ../../../AMDGPUModifierSyntax.rst:834
#: ../../../AMDGPUModifierSyntax.rst:875 ../../../AMDGPUModifierSyntax.rst:909
#: ../../../AMDGPUModifierSyntax.rst:944 ../../../AMDGPUModifierSyntax.rst:966
#: ../../../AMDGPUModifierSyntax.rst:989 ../../../AMDGPUModifierSyntax.rst:1011
#: ../../../AMDGPUModifierSyntax.rst:1049
#: ../../../AMDGPUModifierSyntax.rst:1078
#: ../../../AMDGPUModifierSyntax.rst:1112
#: ../../../AMDGPUModifierSyntax.rst:1146
#: ../../../AMDGPUModifierSyntax.rst:1196
#: ../../../AMDGPUModifierSyntax.rst:1224
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid "offset:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid ""
"Specifies an unsigned 8-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:44 ../../../AMDGPUModifierSyntax.rst:67
#: ../../../AMDGPUModifierSyntax.rst:134 ../../../AMDGPUModifierSyntax.rst:222
#: ../../../AMDGPUModifierSyntax.rst:245 ../../../AMDGPUModifierSyntax.rst:310
#: ../../../AMDGPUModifierSyntax.rst:560 ../../../AMDGPUModifierSyntax.rst:675
#: ../../../AMDGPUModifierSyntax.rst:701 ../../../AMDGPUModifierSyntax.rst:728
#: ../../../AMDGPUModifierSyntax.rst:880 ../../../AMDGPUModifierSyntax.rst:916
#: ../../../AMDGPUModifierSyntax.rst:995 ../../../AMDGPUModifierSyntax.rst:1017
#: ../../../AMDGPUModifierSyntax.rst:1056
#: ../../../AMDGPUModifierSyntax.rst:1085
#: ../../../AMDGPUModifierSyntax.rst:1119
#: ../../../AMDGPUModifierSyntax.rst:1153
#: ../../../AMDGPUModifierSyntax.rst:1201
#: ../../../AMDGPUModifierSyntax.rst:1229
msgid "Examples:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:54
msgid "offset16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:56
msgid ""
"Specifies an immediate unsigned 16-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:58
msgid "Used with DS instructions which have 1 address."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:63 ../../../AMDGPUModifierSyntax.rst:87
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:63
msgid ""
"Specifies an unsigned 16-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:77
msgid "pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:79
msgid ""
"This is a special modifier which may be used with *ds_swizzle_b32* "
"instruction only. It specifies a swizzle pattern in numeric or symbolic "
"form. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:82
msgid "See AMD documentation for more information."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:87
msgid "Specifies a 16-bit swizzle pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:88
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:88
msgid "Specifies a quad permute mode pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:90
msgid "Each number is a lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:91
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:91
msgid "Specifies a bitmask permute mode pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:93
msgid ""
"The pattern converts a 5-bit lane *id* to another lane *id* with which the "
"lane interacts."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:96
msgid ""
"*mask* is a 5 character sequence which specifies how to transform the bits "
"of the lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:100
msgid "The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:102
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:104
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:106
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:108
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:110
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:110
msgid "Specifies a broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:112
msgid "Broadcasts the value of any particular lane to all lanes in its group."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:115
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:118
msgid "The second numeric parameter is an index of the lane being broadcasted."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:121
msgid "The index must not exceed group size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid "Specifies a swap mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:124
msgid "Swaps the neighboring groups of 1, 2, 4, 8 or 16 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:126
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:126
msgid "Specifies a reverse mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:128
msgid "Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:131
msgid ""
"Numeric parameters may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:149 ../../../AMDGPUModifierSyntax.rst:156
msgid "gds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:151
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:156
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:161
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:166 ../../../AMDGPUModifierSyntax.rst:174
msgid "done"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:168
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, current instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:174
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:180 ../../../AMDGPUModifierSyntax.rst:187
msgid "compr"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:182
msgid ""
"Indicates if the data are compressed (data are not compressed by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:187
msgid "Data are compressed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:193 ../../../AMDGPUModifierSyntax.rst:200
msgid "vm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:195
msgid "Specifies valid mask flag state (off by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:200
msgid "Set valid mask flag."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:204
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:209 ../../../AMDGPUModifierSyntax.rst:549
msgid "offset12"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:211 ../../../AMDGPUModifierSyntax.rst:551
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:213
msgid "Cannot be used with *global/scratch* opcodes. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:218
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:218 ../../../AMDGPUModifierSyntax.rst:556
msgid ""
"Specifies a 12-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:232
msgid "offset13s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:234
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:236
msgid "Can be used with *global/scratch* opcodes only. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:241
msgid "offset:{-4096..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:241
msgid ""
"Specifies a 13-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:253 ../../../AMDGPUModifierSyntax.rst:332
#: ../../../AMDGPUModifierSyntax.rst:434 ../../../AMDGPUModifierSyntax.rst:444
#: ../../../AMDGPUModifierSyntax.rst:568 ../../../AMDGPUModifierSyntax.rst:613
msgid "glc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:255 ../../../AMDGPUModifierSyntax.rst:334
#: ../../../AMDGPUModifierSyntax.rst:570 ../../../AMDGPUModifierSyntax.rst:615
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:258 ../../../AMDGPUModifierSyntax.rst:337
#: ../../../AMDGPUModifierSyntax.rst:450 ../../../AMDGPUModifierSyntax.rst:459
#: ../../../AMDGPUModifierSyntax.rst:573
msgid "slc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:260 ../../../AMDGPUModifierSyntax.rst:339
#: ../../../AMDGPUModifierSyntax.rst:575
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:263 ../../../AMDGPUModifierSyntax.rst:359
#: ../../../AMDGPUModifierSyntax.rst:465 ../../../AMDGPUModifierSyntax.rst:474
#: ../../../AMDGPUModifierSyntax.rst:591
msgid "tfe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:265 ../../../AMDGPUModifierSyntax.rst:361
#: ../../../AMDGPUModifierSyntax.rst:593
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:268 ../../../AMDGPUModifierSyntax.rst:480
#: ../../../AMDGPUModifierSyntax.rst:489 ../../../AMDGPUModifierSyntax.rst:618
msgid "nv"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:270 ../../../AMDGPUModifierSyntax.rst:620
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:273
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:278
msgid "dmask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:280
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:286
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:286
msgid ""
"Specifies image channels as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:289
msgid "Each bit corresponds to one of 4 image components (RGBA)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:292
msgid ""
"If the specified bit value is 0, the component is not used, value 1 means "
"that the component is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:297
msgid "This modifier has some limitations depending on instruction kind:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:300
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:300
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:302
msgid "32-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:302 ../../../AMDGPUModifierSyntax.rst:305
msgid "0x3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:303
msgid "32-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:303
msgid "0x1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:304
msgid "64-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:304
msgid "0xF"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:305
msgid "64-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:306
msgid "*gather4*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:306
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:307
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:307
msgid "any value"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:321 ../../../AMDGPUModifierSyntax.rst:328
msgid "unorm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:323
msgid ""
"Specifies whether the address is normalized or not (the address is "
"normalized by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:328
msgid "Force the address to be unnormalized."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:344 ../../../AMDGPUModifierSyntax.rst:353
msgid "r128"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:346
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:348
msgid "GFX7 and GFX8 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:353
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:356
msgid ""
"Using this modifier should descrease *rsrc* operand size from 8 to 4 dwords, "
"but assembler does not currently support this feature."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:366 ../../../AMDGPUModifierSyntax.rst:373
msgid "lwe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:368
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:373
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:379 ../../../AMDGPUModifierSyntax.rst:386
msgid "da"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:381
msgid ""
"Specifies if an array index must be sent to TA. By default, array index is "
"not sent."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:386
msgid "Send an array-index to TA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:392 ../../../AMDGPUModifierSyntax.rst:399
msgid "d16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:394
msgid ""
"Specifies data size: 16 or 32 bits (32 bits by default). Not supported by "
"GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:399
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:401
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:404
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before going to memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:407
msgid ""
"Note that GFX8.0 does not support data packing. Each 16-bit data element "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:410
msgid ""
"GFX8.1 and GFX9 support data packing. Each pair of 16-bit data elements "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:418 ../../../AMDGPUModifierSyntax.rst:425
msgid "a16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:420
msgid ""
"Specifies size of image address components: 16 or 32 bits (32 bits by "
"default). GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:425
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:429
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:436
msgid ""
"This modifier has different meaning for loads, stores, and atomic "
"operations. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:439 ../../../AMDGPUModifierSyntax.rst:454
#: ../../../AMDGPUModifierSyntax.rst:469
msgid "See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:444
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:452
msgid "Specifies cache policy. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:459
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:467
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:474
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:482
msgid ""
"Specifies if instruction is operating on non-volatile memory. By default, "
"memory is volatile."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:484 ../../../AMDGPUModifierSyntax.rst:768
#: ../../../AMDGPUModifierSyntax.rst:906 ../../../AMDGPUModifierSyntax.rst:1032
#: ../../../AMDGPUModifierSyntax.rst:1176
msgid "GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:489
msgid "Indicates that instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:494
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:499 ../../../AMDGPUModifierSyntax.rst:510
msgid "idxen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:501
msgid ""
"Specifies whether address components include an index. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:503
msgid "Can be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:505 ../../../AMDGPUModifierSyntax.rst:522
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:510
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:516 ../../../AMDGPUModifierSyntax.rst:527
msgid "offen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:518
msgid ""
"Specifies whether address components include an offset. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:520
msgid "Can be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:527
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:533 ../../../AMDGPUModifierSyntax.rst:543
msgid "addr64"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:535
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:537
msgid ""
"GFX7 only. Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:543
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:556
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:580 ../../../AMDGPUModifierSyntax.rst:587
msgid "lds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:582
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:587
msgid "Store result in LDS."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:598
msgid "dfmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:600 ../../../AMDGPUModifierSyntax.rst:607
msgid "TBD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:605
msgid "nfmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:610
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:623
msgid "VINTRP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:628 ../../../AMDGPUModifierSyntax.rst:636
msgid "high"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:630
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:636
msgid "Use high half of LDS word."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:640
msgid "VOP1/VOP2 DPP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:642 ../../../AMDGPUModifierSyntax.rst:756
#: ../../../AMDGPUModifierSyntax.rst:852
msgid "GFX8 and GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:647
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:649
msgid ""
"Specifies how data are shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:652 ../../../AMDGPUModifierSyntax.rst:689
#: ../../../AMDGPUModifierSyntax.rst:716
msgid ""
"Note. The lanes of a wavefront are organized in four banks and four rows."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:657
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:657
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:658
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:658
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:659
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:659
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:660
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:660
msgid "Broadcast 15th thread of each row to next row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:661
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:661
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:662
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:662
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:663
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:663
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:664
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:664
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:665
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:665
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:666
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:666
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:667
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:667
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:668
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:668
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:671
msgid ""
"Note: Numeric parameters may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:685
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:687
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:694
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:694
msgid ""
"Specifies a *row mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:697
msgid ""
"Each of 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:712
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:714
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:721
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:721
msgid ""
"Specifies a *bank mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:724
msgid ""
"Each of 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:739
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:741
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:747
msgid "bound_ctrl:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:747
msgid "Enables data sharing with invalid lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:749
msgid "Accessing data from an invalid lane will return zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:754
msgid "VOP1/VOP2/VOPC SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:759 ../../../AMDGPUModifierSyntax.rst:926
#: ../../../AMDGPUModifierSyntax.rst:946 ../../../AMDGPUModifierSyntax.rst:1161
#: ../../../AMDGPUModifierSyntax.rst:1246
msgid "clamp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:761 ../../../AMDGPUModifierSyntax.rst:1163
#: ../../../AMDGPUModifierSyntax.rst:1248
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:764 ../../../AMDGPUModifierSyntax.rst:952
msgid "omod"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:766
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:773
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:775
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:780
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:780 ../../../AMDGPUModifierSyntax.rst:817
#: ../../../AMDGPUModifierSyntax.rst:836
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:781
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:781 ../../../AMDGPUModifierSyntax.rst:818
#: ../../../AMDGPUModifierSyntax.rst:837
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:782
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:782 ../../../AMDGPUModifierSyntax.rst:819
#: ../../../AMDGPUModifierSyntax.rst:838
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:783
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:783 ../../../AMDGPUModifierSyntax.rst:820
#: ../../../AMDGPUModifierSyntax.rst:839
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:784
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:784 ../../../AMDGPUModifierSyntax.rst:821
#: ../../../AMDGPUModifierSyntax.rst:840
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:785
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:785 ../../../AMDGPUModifierSyntax.rst:822
#: ../../../AMDGPUModifierSyntax.rst:841
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:786
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:786 ../../../AMDGPUModifierSyntax.rst:823
#: ../../../AMDGPUModifierSyntax.rst:842
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:793
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:795
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:802
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:802
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:803
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:803
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:804
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:804
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:810
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:812
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:817
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:818
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:819
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:820
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:821
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:822
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:823
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:829
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:831
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:836
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:837
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:838
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:839
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:840
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:841
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:842
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:848
msgid "VOP1/VOP2/VOPC SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:850 ../../../AMDGPUModifierSyntax.rst:978
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:855 ../../../AMDGPUModifierSyntax.rst:983
#: ../../../AMDGPUModifierSyntax.rst:1236
msgid "abs"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:857 ../../../AMDGPUModifierSyntax.rst:1238
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:860 ../../../AMDGPUModifierSyntax.rst:1005
#: ../../../AMDGPUModifierSyntax.rst:1241
msgid "neg"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:862 ../../../AMDGPUModifierSyntax.rst:1243
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:867
msgid "sext"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:869
msgid ""
"Sign-extends value of a (sub-dword) operand to fill all 32 bits. Has no "
"effect for 32-bit operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:872
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:877
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:877
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:888
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:893 ../../../AMDGPUModifierSyntax.rst:1037
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:895
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:898
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). First value "
"controls src0, second value controls src1 and so on, except that the last "
"value controls destination. The value 0 selects the low bits, while 1 "
"selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:903
msgid ""
"Note. op_sel modifier affects 16-bit operands only. For 32-bit operands the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:911 ../../../AMDGPUModifierSyntax.rst:1052
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:911 ../../../AMDGPUModifierSyntax.rst:1051
#: ../../../AMDGPUModifierSyntax.rst:1080
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:912 ../../../AMDGPUModifierSyntax.rst:1053
#: ../../../AMDGPUModifierSyntax.rst:1198
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:912 ../../../AMDGPUModifierSyntax.rst:1052
#: ../../../AMDGPUModifierSyntax.rst:1081
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:913
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:913 ../../../AMDGPUModifierSyntax.rst:1053
#: ../../../AMDGPUModifierSyntax.rst:1082
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:928
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:930
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating point exception occurs. By default, signaling is disabled. Not "
"supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:934
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping. Integer clamping is not supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:938
msgid ""
"For floating point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:941
msgid ""
"Note. Clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:946
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:954
msgid ""
"Specifies if an output modifier must be applied to the result. By default, "
"no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:957
msgid ""
"Note. Output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:959
msgid ""
"Output modifiers are valid for f32 and f64 floating point results only. They "
"must not be used with f16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:962
msgid ""
"Note. *v_cvt_f16_f32* is an exception. This instruction produces f16 result "
"but accepts output modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:968
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:968
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:970
msgid "div:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:970
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:976
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:985
msgid ""
"Computes absolute value of its operand. Applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:991
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:991
msgid "Get absolute value of operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:992
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:992 ../../../AMDGPUModifierSyntax.rst:1014
msgid "The same as above."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1007
msgid ""
"Computes negative value of its operand. Applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1013
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1013
msgid "Get negative value of operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1014
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1025
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1027
msgid "This section describes modifiers of *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1029
msgid ""
"*v_mad_mix_f32*, *v_mad_mixhi_f16* and *v_mad_mixlo_f16* instructions use "
"these modifiers :ref:`in a special manner<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1039
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the lower-half of the destination. By default, "
"low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1043
#: ../../../AMDGPUModifierSyntax.rst:1188
msgid ""
"The number of values specified by the *op_sel* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1046
#: ../../../AMDGPUModifierSyntax.rst:1075
msgid "The value 0 selects the low bits, while 1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1051
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1066
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1068
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the upper-half of the destination. By default, "
"high bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1072
#: ../../../AMDGPUModifierSyntax.rst:1215
msgid ""
"The number of values specified by the *op_sel_hi* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1080
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1081
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1082
#: ../../../AMDGPUModifierSyntax.rst:1226
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1095
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1097
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1101
#: ../../../AMDGPUModifierSyntax.rst:1135
msgid ""
"The number of values specified by this modifier must match the number of "
"source operands. First value controls src0, second value controls src1 and "
"so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1104
#: ../../../AMDGPUModifierSyntax.rst:1138
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that negative value of the operand must be "
"used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1107
#: ../../../AMDGPUModifierSyntax.rst:1141
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1109
#: ../../../AMDGPUModifierSyntax.rst:1143
msgid "This modifier is valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1114
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1114
#: ../../../AMDGPUModifierSyntax.rst:1148
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1115
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1115
#: ../../../AMDGPUModifierSyntax.rst:1149
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1116
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1116
#: ../../../AMDGPUModifierSyntax.rst:1150
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1129
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1131
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1148
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1149
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1150
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1168
msgid "VOP3P V_MAD_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1170
msgid ""
"*v_mad_mix_f32*, *v_mad_mixhi_f16* and *v_mad_mixlo_f16* instructions use "
"*op_sel* and *op_sel_hi* modifiers in a manner different from *regular* "
"VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1174
msgid "See a description below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1181
msgid "m_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
msgid ""
"This operand has meaning only for 16-bit source operands as indicated by :"
"ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to select "
"either the low [15:0] or high [31:16] operand bits as input to the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1191
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1193
msgid "By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1198
msgid "Select location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1210
msgid "m_op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1212
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1218
msgid "The value 0 indicates 32 bits, the value 1 indicates 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1220
msgid ""
"The location of 16 bits in the operand may be specified by :ref:"
"`m_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1226
msgid "Select size of each source operand."
msgstr ""
