{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591452095001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591452095011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 15:01:34 2020 " "Processing started: Sat Jun 06 15:01:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591452095011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452095011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452095012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591452096552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591452096553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK1 " "Found entity 1: TASK1" {  } { { "TASK1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitRegister " "Found entity 1: ThreeBitRegister" {  } { { "ThreeBitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/ThreeBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGSTATE " "Found entity 1: COMBLOGSTATE" {  } { { "COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK3 " "Found entity 1: TASK3" {  } { { "TASK3.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGFETCH " "Found entity 1: COMBLOGFETCH" {  } { { "COMBLOGFETCH.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGFETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4 " "Found entity 1: TASK4" {  } { { "TASK4.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_MACHINE_BDF " "Found entity 1: STATE_MACHINE_BDF" {  } { { "STATE_MACHINE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/STATE_MACHINE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_BDF " "Found entity 1: DECODE_BDF" {  } { { "DECODE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4_V2 " "Found entity 1: TASK4_V2" {  } { { "TASK4_V2.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4_V2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK5 " "Found entity 1: TASK5" {  } { { "TASK5.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_TEST " "Found entity 1: PC_TEST" {  } { { "PC_TEST.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/PC_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/BitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE " "Found entity 1: FORCE" {  } { { "FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "force_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file force_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE_BDF " "Found entity 1: FORCE_BDF" {  } { { "FORCE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FORCE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK6 " "Found entity 1: TASK6" {  } { { "TASK6.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_test_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_test_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG_TEST_BDF " "Found entity 1: SHIFTREG_TEST_BDF" {  } { { "SHIFTREG_TEST_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/SHIFTREG_TEST_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file eq_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "EQ_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/EQ_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK7 " "Found entity 1: TASK7" {  } { { "TASK7.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK8 " "Found entity 1: TASK8" {  } { { "TASK8.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TASK8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelining_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelining_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPELINING_V1 " "Found entity 1: PIPELINING_V1" {  } { { "PIPELINING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/PIPELINING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_V1 " "Found entity 1: Project_V1" {  } { { "Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci_ALU_Decoder " "Found entity 1: Fibonacci_ALU_Decoder" {  } { { "Fibonacci_ALU.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_RAM " "Found entity 1: FBCV_RAM" {  } { { "FBCV_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbc_forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file fbc_forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_FORCE " "Found entity 1: FBCV_FORCE" {  } { { "FBC_FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBC_FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_StateMachine_V1 " "Found entity 1: Project_StateMachine_V1" {  } { { "Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lpm_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_lpm_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LPM_COUNTER " "Found entity 1: TEST_LPM_COUNTER" {  } { { "TEST_LPM_COUNTER.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/TEST_LPM_COUNTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_COMBLOGSTATE_VERILOG " "Found entity 1: FBCV_COMBLOGSTATE_VERILOG" {  } { { "FBCV_COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Testing_V1 " "Found entity 1: FBCV_Testing_V1" {  } { { "FBCV_Testing_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_V1 " "Found entity 1: FBCV_Project_V1" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_fibonacci_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_fibonacci_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_ALU_Decoder " "Found entity 1: FBCV_ALU_Decoder" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_StateMachine_V1 " "Found entity 1: FBCV_Project_StateMachine_V1" {  } { { "FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FBCV_Testing_V1 " "Elaborating entity \"FBCV_Testing_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591452130698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_Project_V1 FBCV_Project_V1:inst " "Elaborating entity \"FBCV_Project_V1\" for hierarchy \"FBCV_Project_V1:inst\"" {  } { { "FBCV_Testing_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf" { { 80 344 728 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_ALU_Decoder FBCV_Project_V1:inst\|FBCV_ALU_Decoder:FBCV_ALU_DECODER " "Elaborating entity \"FBCV_ALU_Decoder\" for hierarchy \"FBCV_Project_V1:inst\|FBCV_ALU_Decoder:FBCV_ALU_DECODER\"" {  } { { "FBCV_Project_V1.bdf" "FBCV_ALU_DECODER" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 352 592 920 592 "FBCV_ALU_DECODER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FBCV_Fibonacci_ALU_Decoder.v(35) " "Verilog HDL assignment warning at FBCV_Fibonacci_ALU_Decoder.v(35): truncated value with size 32 to match size of target (12)" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591452130747 "|FBCV_Project_V1|FBCV_ALU_Decoder:FBCV_ALU_DECODER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FBCV_Fibonacci_ALU_Decoder.v(36) " "Verilog HDL assignment warning at FBCV_Fibonacci_ALU_Decoder.v(36): truncated value with size 32 to match size of target (12)" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591452130747 "|FBCV_Project_V1|FBCV_ALU_Decoder:FBCV_ALU_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU\"" {  } { { "FBCV_Project_V1.bdf" "ALU" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 120 784 944 288 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 120 784 944 288 "ALU" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU " "Instantiated megafunction \"FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452130820 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 120 784 944 288 "ALU" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452130820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dlb " "Found entity 1: add_sub_dlb" {  } { { "db/add_sub_dlb.tdf" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_dlb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452130926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452130926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dlb FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU\|add_sub_dlb:auto_generated " "Elaborating entity \"add_sub_dlb\" for hierarchy \"FBCV_Project_V1:inst\|LPM_ADD_SUB:ALU\|add_sub_dlb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX FBCV_Project_V1:inst\|BUSMUX:MUX_LS " "Elaborating entity \"BUSMUX\" for hierarchy \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\"" {  } { { "FBCV_Project_V1.bdf" "MUX_LS" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 104 416 528 192 "MUX_LS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|BUSMUX:MUX_LS " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 104 416 528 192 "MUX_LS" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452130956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|BUSMUX:MUX_LS " "Instantiated megafunction \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452130956 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 104 416 528 192 "MUX_LS" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452130956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux FBCV_Project_V1:inst\|BUSMUX:MUX_LS\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FBCV_Project_V1:inst\|BUSMUX:MUX_LS\|lpm_mux:\$00000 FBCV_Project_V1:inst\|BUSMUX:MUX_LS " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\|lpm_mux:\$00000\", which is child of megafunction instantiation \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 104 416 528 192 "MUX_LS" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452131115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452131115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc FBCV_Project_V1:inst\|BUSMUX:MUX_LS\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"FBCV_Project_V1:inst\|BUSMUX:MUX_LS\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF FBCV_Project_V1:inst\|LPM_FF:PREV_SUM " "Elaborating entity \"LPM_FF\" for hierarchy \"FBCV_Project_V1:inst\|LPM_FF:PREV_SUM\"" {  } { { "FBCV_Project_V1.bdf" "PREV_SUM" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 168 24 200 312 "PREV_SUM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|LPM_FF:PREV_SUM " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|LPM_FF:PREV_SUM\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 168 24 200 312 "PREV_SUM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|LPM_FF:PREV_SUM " "Instantiated megafunction \"FBCV_Project_V1:inst\|LPM_FF:PREV_SUM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131157 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 168 24 200 312 "PREV_SUM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452131157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT FBCV_Project_V1:inst\|LPM_CONSTANT:Unit " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"FBCV_Project_V1:inst\|LPM_CONSTANT:Unit\"" {  } { { "FBCV_Project_V1.bdf" "Unit" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 96 224 336 144 "Unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|LPM_CONSTANT:Unit " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|LPM_CONSTANT:Unit\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 96 224 336 144 "Unit" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|LPM_CONSTANT:Unit " "Instantiated megafunction \"FBCV_Project_V1:inst\|LPM_CONSTANT:Unit\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131189 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 96 224 336 144 "Unit" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452131189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_RAM FBCV_Project_V1:inst\|FBCV_RAM:inst " "Elaborating entity \"FBCV_RAM\" for hierarchy \"FBCV_Project_V1:inst\|FBCV_RAM:inst\"" {  } { { "FBCV_Project_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 344 1048 1304 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "FBCV_RAM.v" "altsyncram_component" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "FBCV_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131294 ""}  } { { "FBCV_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452131294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfo1 " "Found entity 1: altsyncram_jfo1" {  } { { "db/altsyncram_jfo1.tdf" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/altsyncram_jfo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452131404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452131404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jfo1 FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component\|altsyncram_jfo1:auto_generated " "Elaborating entity \"altsyncram_jfo1\" for hierarchy \"FBCV_Project_V1:inst\|FBCV_RAM:inst\|altsyncram:altsyncram_component\|altsyncram_jfo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER FBCV_Project_V1:inst\|LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"FBCV_Project_V1:inst\|LPM_COUNTER:PC\"" {  } { { "FBCV_Project_V1.bdf" "PC" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 496 160 296 696 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|LPM_COUNTER:PC " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|LPM_COUNTER:PC\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 496 160 296 696 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|LPM_COUNTER:PC " "Instantiated megafunction \"FBCV_Project_V1:inst\|LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131485 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 496 160 296 696 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452131485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_enh " "Found entity 1: cntr_enh" {  } { { "db/cntr_enh.tdf" "" { Text "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_enh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591452131587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452131587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_enh FBCV_Project_V1:inst\|LPM_COUNTER:PC\|cntr_enh:auto_generated " "Elaborating entity \"cntr_enh\" for hierarchy \"FBCV_Project_V1:inst\|LPM_COUNTER:PC\|cntr_enh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT FBCV_Project_V1:inst\|LPM_CONSTANT:Reset " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"FBCV_Project_V1:inst\|LPM_CONSTANT:Reset\"" {  } { { "FBCV_Project_V1.bdf" "Reset" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 544 -40 72 592 "Reset" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FBCV_Project_V1:inst\|LPM_CONSTANT:Reset " "Elaborated megafunction instantiation \"FBCV_Project_V1:inst\|LPM_CONSTANT:Reset\"" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 544 -40 72 592 "Reset" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FBCV_Project_V1:inst\|LPM_CONSTANT:Reset " "Instantiated megafunction \"FBCV_Project_V1:inst\|LPM_CONSTANT:Reset\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591452131595 ""}  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { { 544 -40 72 592 "Reset" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591452131595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_Project_StateMachine_V1 FBCV_Project_StateMachine_V1:inst1 " "Elaborating entity \"FBCV_Project_StateMachine_V1\" for hierarchy \"FBCV_Project_StateMachine_V1:inst1\"" {  } { { "FBCV_Testing_V1.bdf" "inst1" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf" { { 208 104 280 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeBitRegister FBCV_Project_StateMachine_V1:inst1\|ThreeBitRegister:inst2 " "Elaborating entity \"ThreeBitRegister\" for hierarchy \"FBCV_Project_StateMachine_V1:inst1\|ThreeBitRegister:inst2\"" {  } { { "FBCV_Project_StateMachine_V1.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { { 200 560 744 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FBCV_COMBLOGSTATE_VERILOG FBCV_Project_StateMachine_V1:inst1\|FBCV_COMBLOGSTATE_VERILOG:inst3 " "Elaborating entity \"FBCV_COMBLOGSTATE_VERILOG\" for hierarchy \"FBCV_Project_StateMachine_V1:inst1\|FBCV_COMBLOGSTATE_VERILOG:inst3\"" {  } { { "FBCV_Project_StateMachine_V1.bdf" "inst3" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { { 200 808 992 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMBLOGFETCH FBCV_Project_StateMachine_V1:inst1\|COMBLOGFETCH:inst " "Elaborating entity \"COMBLOGFETCH\" for hierarchy \"FBCV_Project_StateMachine_V1:inst1\|COMBLOGFETCH:inst\"" {  } { { "FBCV_Project_StateMachine_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/gcv-cpu-master/DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { { 232 1032 1168 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452131649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591452133214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591452134313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591452134313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591452134608 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591452134608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591452134608 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591452134608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591452134608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591452134894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 15:02:14 2020 " "Processing ended: Sat Jun 06 15:02:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591452134894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591452134894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591452134894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591452134894 ""}
