<?xml version='1.0' encoding='utf-8'?>
<MergedRoot><CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex_A35" data_cache="" family="RISC_ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
			<MODULE_CORE_MEM base_address="0xF0800000" name="GCR" power_domain="VSB11" version="4">
				<REGISTER des="Product Identifier Register (PDID)" name="PDID" offset="0x000" reset_source="VSB Power_Up reset | Core Domain reset" reset_val="0x00A35850(cangedinArbel)" size="24" type="RO">
					<FIELD bit_offset="0" bit_size="16" des="Chip ID" name="CHRID" />
					<FIELD bit_offset="24" bit_size="8" des="Tapeout Version" name="VERSION" />
				</REGISTER>
				<REGISTER des="Power_On Setting Register (PWRON)" name="PWRON" offset="0x004" reset_source="VSB Power_Up reset" reset_val="Undefined" size="32" type="RO">
					<FIELD bit_offset="0" bit_size="2" des="STRAP2_1: CPU System and DDR4 Memory Clock Frequency" name="CKFRQ" />
					<FIELD bit_offset="2" bit_size="1" des="STRAP3: SPI0 Bus Powered by VSBV3 at 1.8V" name="SPI0F18" />
					<FIELD bit_offset="3" bit_size="1" des="STRAP4: JTAG2 Enable" name="J2EN" />
					<FIELD bit_offset="4" bit_size="1" des="STRAP5: BSP Alternate Pins" name="BSPA" />
					<FIELD bit_offset="5" bit_size="1" des="STRAP6: ECC Enable / VGA Enable" name="GENERAL_PURPOSE" />
					<FIELD bit_offset="6" bit_size="1" des="STRAP7: HI_Z State Control" name="HIZ" />
					<FIELD bit_offset="7" bit_size="1" des="STRAP8: Security Enable" name="SECEN" />
					<FIELD bit_offset="8" bit_size="1" des="STRAP9: Flash UART Command Routine Enable" name="FUP" />
					<FIELD bit_offset="9" bit_size="1" des="STRAP10: General Purpose 1" name="GP1" />
					<FIELD bit_offset="10" bit_size="1" des="STRAP11: JTAG3 Enable" name="J3EN" />
					<FIELD bit_offset="11" bit_size="1" des="STRAP12: General Purpose 2" name="GP2" />
				</REGISTER>
				<REGISTER des="Software Straps Register (SWSTRPS)" name="SWSTRPS" offset="0x008" reset_source="VSB Power_Up reset" reset_val="Undefined" size="32" type="RO">
					<FIELD bit_offset="5" bit_size="1" des="Software General Purpose Strap 5" name="SWSTRP5" />
					<FIELD bit_offset="6" bit_size="1" des="Software General Purpose Strap 6" name="SWSTRP6" />
					<FIELD bit_offset="7" bit_size="1" des="Software General Purpose Strap 7" name="SWSTRP7" />
					<FIELD bit_offset="8" bit_size="1" des="Software General Purpose Strap 8" name="SWSTRP8" />
					<FIELD bit_offset="9" bit_size="1" des="Software General Purpose Strap 9" name="SWSTRP9" />
					<FIELD bit_offset="10" bit_size="1" des="Software General Purpose Strap 10" name="SWSTRP10" />
					<FIELD bit_offset="11" bit_size="1" des="Software General Purpose Strap 11" name="SWSTRP11" />
					<FIELD bit_offset="12" bit_size="1" des="Software General Purpose Strap 12" name="SWSTRP12" />
					<FIELD bit_offset="13" bit_size="1" des="Software General Purpose Strap 13" name="SWSTRP13" />
					<FIELD bit_offset="14" bit_size="1" des="Software General Purpose Strap 14" name="SWSTRP14" />
					<FIELD bit_offset="15" bit_size="1" des="Software General Purpose Strap 15" name="SWSTRP15" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 1 (MFSEL1)" name="MFSEL1" offset="0x260" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="SMBus 3 Select" name="SMB3SEL" />
					<FIELD bit_offset="1" bit_size="1" des="SMBus 4 Select" name="SMB4SEL" />
					<FIELD bit_offset="2" bit_size="1" des="SMBus 5 Select" name="SMB5SEL" />
					<FIELD bit_offset="3" bit_size="1" des="SPI0CS0 Select" name="S0CS1SEL" />
					<FIELD bit_offset="4" bit_size="1" des="Host Serial Interface 1 Select C" name="HSI1CSEL" />
					<FIELD bit_offset="5" bit_size="1" des="Host Serial Interface 2 Select C" name="HSI2CSEL" />
					<FIELD bit_offset="6" bit_size="1" des="SMB0 Select" name="SMB0SEL" />
					<FIELD bit_offset="7" bit_size="1" des="SMB1 Select" name="SMB1SEL" />
					<FIELD bit_offset="8" bit_size="1" des="SMB2 Select" name="SMB2SEL" />
					<FIELD bit_offset="9" bit_size="1" des="BMC Serial Port Select" name="BSPSEL" />
					<FIELD bit_offset="10" bit_size="1" des="Host Serial Interface 1 Select A" name="HSI1ASEL" />
					<FIELD bit_offset="11" bit_size="1" des="Host Serial Interface 2 Select A" name="HSI2ASEL" />
					<FIELD bit_offset="12" bit_size="1" des="RMII1 R1RXERR Select" name="R1ERRSEL" />
					<FIELD bit_offset="13" bit_size="1" des="RMII1 MDIO Select" name="R1MDSEL" />
					<FIELD bit_offset="14" bit_size="1" des="RMII2 Select" flavor="NPCM750G" name="RMII2SEL" />
					<FIELD bit_offset="15" bit_size="1" des="RMII2 R2RXERR Select" flavor="NPCM750G" name="R2ERRSEL" />
					<FIELD bit_offset="16" bit_size="1" des="RMII2 MDIO Select" flavor="NPCM750G" name="R2MDSEL" />
					<FIELD bit_offset="17" bit_size="1" des="KBC Interface Controller Select" name="KBCICSEL" />
					<FIELD bit_offset="21" bit_size="1" des="Clockout Select" name="CLKOSEL" />
					<FIELD bit_offset="22" bit_size="1" des="SMI Select" name="SMISEL" />
					<FIELD bit_offset="24" bit_size="1" des="Graphics SPI Select" flavor="NPCM750G | NPCM710G" name="GSPISEL" />
					<FIELD bit_offset="26" bit_size="1" des="LPC Select" name="LPCSEL" />
					<FIELD bit_offset="27" bit_size="1" des="Digital Video Head Select" flavor="NPCM750G | NPCM710G" name="DVH1SEL" />
					<FIELD bit_offset="28" bit_size="1" des="Host Serial Interface 1 Select B" name="HSI1BSEL" />
					<FIELD bit_offset="29" bit_size="1" des="Host Serial Interface 2 Select B" name="HSI2BSEL" />
					<FIELD bit_offset="30" bit_size="1" des="Serial GPIO Expander 1 Select" name="IOX1SEL" />
					<FIELD bit_offset="31" bit_size="1" des="Serial IRQ Select" name="SIRQSEL" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 2 (MFSEL2)" name="MFSEL2" offset="0x264" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="FANIN0 Select" name="FI0SEL" />
					<FIELD bit_offset="1" bit_size="1" des="FANIN1 Select" name="FI1SEL" />
					<FIELD bit_offset="2" bit_size="1" des="FANIN2 Select" name="FI2SEL" />
					<FIELD bit_offset="3" bit_size="1" des="FANIN3 Select" name="FI3SEL" />
					<FIELD bit_offset="4" bit_size="1" des="FANIN4 Select" name="FI4SEL" />
					<FIELD bit_offset="5" bit_size="1" des="FANIN5 Select" name="FI5SEL" />
					<FIELD bit_offset="6" bit_size="1" des="FANIN6 Select" name="FI6SEL" />
					<FIELD bit_offset="7" bit_size="1" des="FANIN7 Select" name="FI7SEL" />
					<FIELD bit_offset="8" bit_size="1" des="FANIN8 Select" name="FI8SEL" />
					<FIELD bit_offset="9" bit_size="1" des="FANIN9 Select" name="FI9SEL" />
					<FIELD bit_offset="10" bit_size="1" des="FANIN10 Select" name="FI10SEL" />
					<FIELD bit_offset="11" bit_size="1" des="FANIN11 Select" name="FI11SEL" />
					<FIELD bit_offset="12" bit_size="1" des="FANIN12 Select" name="FI12SEL" />
					<FIELD bit_offset="13" bit_size="1" des="FANIN13 Select" name="FI13SEL" />
					<FIELD bit_offset="14" bit_size="1" des="FANIN14 Select" name="FI14SEL" />
					<FIELD bit_offset="15" bit_size="1" des="FANIN15 Select" name="FI15SEL" />
					<FIELD bit_offset="16" bit_size="1" des="PWM0 Select" name="PWM0SEL" />
					<FIELD bit_offset="17" bit_size="1" des="PWM1 Select" name="PWM1SEL" />
					<FIELD bit_offset="18" bit_size="1" des="PWM2 Select" name="PWM2SEL" />
					<FIELD bit_offset="19" bit_size="1" des="PWM3 Select" name="PWM3SEL" />
					<FIELD bit_offset="20" bit_size="1" des="PWM4 Select" name="PWM4SEL" />
					<FIELD bit_offset="21" bit_size="1" des="PWM5 Select" name="PWM5SEL" />
					<FIELD bit_offset="22" bit_size="1" des="PWM6 Select" name="PWM6SEL" />
					<FIELD bit_offset="23" bit_size="1" des="PWM7 Select" name="PWM7SEL" />
					<FIELD bit_offset="24" bit_size="1" des="Host GPIO0 Select" name="HG0SEL" />
					<FIELD bit_offset="25" bit_size="1" des="Host GPIO1 Select" name="HG1SEL" />
					<FIELD bit_offset="26" bit_size="1" des="Host GPIO2 Select" name="HG2SEL" />
					<FIELD bit_offset="27" bit_size="1" des="Host GPIO3 Select" name="HG3SEL" />
					<FIELD bit_offset="28" bit_size="1" des="Host GPIO4 Select" name="HG4SEL" />
					<FIELD bit_offset="29" bit_size="1" des="Host GPIO5 Select" name="HG5SEL" />
					<FIELD bit_offset="30" bit_size="1" des="Host GPIO6 Select" name="HG6SEL" />
					<FIELD bit_offset="31" bit_size="1" des="Host GPIO7 Select" name="HG7SEL" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 3 (MFSEL3)" name="MFSEL3" offset="0x268" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="SCI Select" name="SCISEL" />
					<FIELD bit_offset="1" bit_size="1" des="SMB6 Select" name="SMB6SEL" />
					<FIELD bit_offset="2" bit_size="1" des="SMB7 Select" name="SMB7SEL" />
					<FIELD bit_offset="3" bit_size="1" des="FANIN19 to FANIN16 Select" name="FIN1916SEL" />
					<FIELD bit_offset="4" bit_size="1" des="PSPI1 Select" name="SPI1SEL" />
					<FIELD bit_offset="5" bit_size="1" des="SMB12 Select" name="SMB12SEL" />
					<FIELD bit_offset="6" bit_size="1" des="SMB13 Select" name="SMB13SEL" />
					<FIELD bit_offset="7" bit_size="1" des="SMB14 Select" name="SMB14SEL" />
					<FIELD bit_offset="8" bit_size="1" des="SMB15 Select" name="SMB15SEL" />
					<FIELD bit_offset="9" bit_size="1" des="RMII1 Select" name="RMII1SEL" />
					<FIELD bit_offset="10" bit_size="1" des="MMC Select" name="MMCSEL" />
					<FIELD bit_offset="11" bit_size="1" des="MMC Select" name="MMC8SEL" />
					<FIELD bit_offset="13" bit_size="1" des="PSPI2 Select" name="PSPI2SEL" />
					<FIELD bit_offset="14" bit_size="1" des="I/O Expander 2 Select" name="IOX2SEL" />
					<FIELD bit_offset="16" bit_size="1" des="CLKRUN Select" name="CLKRUNSEL" />
					<FIELD bit_offset="18" bit_size="1" des="Host Serial I/O Expander Select" name="IOXHSEL" />
					<FIELD bit_offset="19" bit_size="1" des="nWDO1 Select" name="WDO1SEL" />
					<FIELD bit_offset="20" bit_size="1" des="nWDO2 Select" name="WDO2SEL" />
					<FIELD bit_offset="22" bit_size="1" des="I3C 5 Select" name="I3C5SEL" />
					<FIELD bit_offset="24" bit_size="1" des="BMC UART1 Select" name="BU1SEL" />
					<FIELD bit_offset="25" bit_size="1" des="nMMCCD Select" name="MMCCDSEL" />
					<FIELD bit_offset="26" bit_size="1" des="DDR DVO Select" flavor="NPCM750G | NPCM710G" name="DDRDVOSEL" />
					<FIELD bit_offset="27" bit_size="1" des="Data Enable Delay" flavor="NPCM750G | NPCM710G" name="DVODEDLY" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 4 (MFSEL4) " name="MFSEL4" offset="0x26C" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Coprocessor Debug Port Select" name="JTAG2SEL" />
					<FIELD bit_offset="1" bit_size="1" des="BMC Serial Port Alternate Port Select" name="BSPASEL" />
					<FIELD bit_offset="2" bit_size="2" des="ESPI PME Connection Select" name="ESPIPMESEL" />
					<FIELD bit_offset="6" bit_size="1" des="MMC Reset Control Select" name="MMCRSEL" />
					<FIELD bit_offset="8" bit_size="1" des="eSPI Signal Select" name="ESPISEL" />
					<FIELD bit_offset="9" bit_size="1" des="nCKRQ Signal Select" name="CKRQSEL" />
					<FIELD bit_offset="11" bit_size="1" des="SMB8 Select" name="SMB8SEL" />
					<FIELD bit_offset="12" bit_size="1" des="SMB9 Select" name="SMB9SEL" />
					<FIELD bit_offset="13" bit_size="1" des="SMB10 Select" name="SMB10SEL" />
					<FIELD bit_offset="14" bit_size="1" des="SMB11 Select" name="SMB11SEL" />
					<FIELD bit_offset="16" bit_size="1" des="SPI3 Select" name="SP3SEL" />
					<FIELD bit_offset="17" bit_size="1" des="SPI3CS1 Select" name="S3CS1SEL" />
					<FIELD bit_offset="18" bit_size="1" des="SPI3CS2 Select" name="S3CS2SEL" />
					<FIELD bit_offset="19" bit_size="1" des="SPI3CS3 Select" name="S3CS3SEL" />
					<FIELD bit_offset="20" bit_size="1" des="SPI3 Quad Select" name="SP3QSEL" />
					<FIELD bit_offset="21" bit_size="1" des="SGMII 1 MDIO Select" name="SG1MSEL" />
					<FIELD bit_offset="22" bit_size="1" des="BMC UART 2 Option B Select" name="BU2SELB" />
					<FIELD bit_offset="23" bit_size="1" des="RGMII 2 MDIO Select" flavor="NPCM750G" name="RG2MSEL" />
					<FIELD bit_offset="24" bit_size="1" des="RGMII 2 Select" flavor="NPCM750G" name="RG2SEL" />
					<FIELD bit_offset="27" bit_size="1" des="SPIX Select" name="SPXSEL" />
					<FIELD bit_offset="28" bit_size="1" des="SPIX Chip Select 1 Select" name="SXCS1SEL" />
					<FIELD bit_offset="29" bit_size="2" des="SMB11 DDC Signal Control" flavor="NPCM750G" name="SMB11DDC" />
					<FIELD bit_offset="31" bit_size="1" des="Coprocessor Debug Port Enable" name="JTAG2EN" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 5 (MFSEL5) " name="MFSEL5" offset="0x270" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="SPI1 Chip Select 1 Select" name="NSPI1CS1SEL" />
					<FIELD bit_offset="1" bit_size="1" des="JTAG Master 2 Select" name="JM2SEL" />
					<FIELD bit_offset="2" bit_size="1" des="JTAG2 and JTAG3 Slaves Select" name="J2J3SEL" />
					<FIELD bit_offset="3" bit_size="1" des="SPI1 Data lines 2_3 Select" name="SPI1D23SEL" />
					<FIELD bit_offset="4" bit_size="1" des="SPI1 Chip_Select 2 Select" name="NSPI1CS2SEL" />
					<FIELD bit_offset="5" bit_size="1" des="SPI1 Chip_Select 3 Select" name="NSPI1CS3SEL" />
					<FIELD bit_offset="6" bit_size="1" des="BMC UART 6 Select" name="BU6SEL" />
					<FIELD bit_offset="7" bit_size="1" des="BMC UART 5 Select" name="BU5SEL" />
					<FIELD bit_offset="8" bit_size="1" des="BMC UART 4 Select" name="BU4SEL" />
					<FIELD bit_offset="9" bit_size="1" des="RMII Output Enable 1 Select" name="R1OENSEL" />
					<FIELD bit_offset="10" bit_size="1" des="RMII Output Enable 2 Select" name="R2OENSEL" />
					<FIELD bit_offset="11" bit_size="1" des="RMII 3 Select" name="RMII3SEL" />
					<FIELD bit_offset="12" bit_size="1" des="BMC UART 5 Select Option B" name="BU5SELB" />
					<FIELD bit_offset="13" bit_size="1" des="BMC UART 4 Select Option B" name="BU4SELB" />
					<FIELD bit_offset="14" bit_size="1" des="RMII Output Enable 3 Select" name="R3OENSEL" />
					<FIELD bit_offset="15" bit_size="1" des="JTAG MASTER 1 Select" name="JM1SEL" />
					<FIELD bit_offset="16" bit_size="1" des="GPI35 Select" name="GPI35SEL" />
					<FIELD bit_offset="17" bit_size="1" des="I3C0 Select" name="I3C0SEL" />
					<FIELD bit_offset="18" bit_size="1" des="GPI36 Select" name="GPI36SEL" />
					<FIELD bit_offset="19" bit_size="1" des="I3C1 Select" name="I3C1SEL" />
					<FIELD bit_offset="20" bit_size="1" des="TIP GPIO4 Select Option B" name="TPGPIO4SELB" />
					<FIELD bit_offset="21" bit_size="1" des="I3C2 Select" name="I3C2SEL" />
					<FIELD bit_offset="22" bit_size="1" des="TIP GPIO5 Select Option B" name="TPGPIO5SELB" />
					<FIELD bit_offset="23" bit_size="1" des="I3C3 Select" name="I3C3SEL" />
					<FIELD bit_offset="24" bit_size="1" des="SMB16 Select" name="SMB16SEL" />
					<FIELD bit_offset="25" bit_size="1" des="SMB17 Select" name="SMB17SEL" />
					<FIELD bit_offset="26" bit_size="1" des="SMB18 Select" name="SMB18SEL" />
					<FIELD bit_offset="27" bit_size="1" des="SMB19 Select" name="SMB19SEL" />
					<FIELD bit_offset="28" bit_size="1" des="SMB20 Select" name="SMB20SEL" />
					<FIELD bit_offset="29" bit_size="1" des="SMB21 Select" name="SMB21SEL" />
					<FIELD bit_offset="30" bit_size="1" des="SMB22 Select" name="SMB22SEL" />
					<FIELD bit_offset="31" bit_size="1" des="SMB23 Select" name="SMB23SEL" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 6 (MFSEL6) " name="MFSEL6" offset="0x274" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="SMB23 Option B Select" name="SMB23BSEL" />
					<FIELD bit_offset="1" bit_size="1" des="Coprocessor 1 UART TXD Select" name="CP1UTXDSEL" />
					<FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 GPIO0 Select" name="CP1GPIO0SEL" />
					<FIELD bit_offset="3" bit_size="1" des="Coprocessor 1 GPIO1 Select" name="CP1GPIO1SEL" />
					<FIELD bit_offset="4" bit_size="1" des="Coprocessor 1 GPIO2 Select" name="CP1GPIO2SEL" />
					<FIELD bit_offset="5" bit_size="1" des="Coprocessor 1 GPIO3 Select" name="CP1GPIO3SEL" />
					<FIELD bit_offset="6" bit_size="1" des="Coprocessor 1 GPIO4 Select" name="CP1GPIO4SEL" />
					<FIELD bit_offset="7" bit_size="1" des="Coprocessor 1 GPIO5 Select" name="CP1GPIO5SEL" />
					<FIELD bit_offset="8" bit_size="1" des="Coprocessor 1 GPIO6 Select" name="CP1GPIO6SEL" />
					<FIELD bit_offset="9" bit_size="1" des="Coprocessor 1 GPIO7 Select" name="CP1GPIO7SEL" />
					<FIELD bit_offset="10" bit_size="1" des="I3C4 Select" name="I3C4SEL" />
					<FIELD bit_offset="11" bit_size="1" des="PWM8 Select" name="PWM8SEL" />
					<FIELD bit_offset="12" bit_size="1" des="PWM9 Select" name="PWM9SEL" />
					<FIELD bit_offset="13" bit_size="1" des="PWM10 Select" name="PWM10SEL" />
					<FIELD bit_offset="14" bit_size="1" des="PWM11 Select" name="PWM11SEL" />
					<FIELD bit_offset="15" bit_size="1" des="BMC UART1 Flow Control Select" name="NBU1CRTSSEL" />
					<FIELD bit_offset="16" bit_size="1" des="FLM0 Interface Select" name="FM0SEL" />
					<FIELD bit_offset="17" bit_size="1" des="FLM1 Interface Select" name="FM1SEL" />
					<FIELD bit_offset="18" bit_size="1" des="FLM2 Interface Select" name="FM2SEL" />
					<FIELD bit_offset="19" bit_size="1" des="GPIO183_186 Select" name="GPIO1836SEL" />
					<FIELD bit_offset="20" bit_size="1" des="Coprocessor 1 GPIO0 Option B Select" name="CP1GPIO0SELB" />
					<FIELD bit_offset="21" bit_size="1" des="Coprocessor 1 GPIO1 Option B Select" name="CP1GPIO1SELB" />
					<FIELD bit_offset="22" bit_size="1" des="Coprocessor 1 GPIO2 Option B Select" name="CP1GPIO2SELB" />
					<FIELD bit_offset="23" bit_size="1" des="Coprocessor 1 GPIO3 Option B Select" name="CP1GPIO3SELB" />
					<FIELD bit_offset="24" bit_size="1" des="Coprocessor 1 GPIO7 Option B Select" name="CP1GPIO7SELB" />
					<FIELD bit_offset="25" bit_size="1" des="Coprocessor 1 GPIO6 Option B Select" name="CP1GPIO6SELB" />
					<FIELD bit_offset="26" bit_size="1" des="Coprocessor 1 GPIO5 Option B Select" name="CP1GPIO5SELB" />
					<FIELD bit_offset="27" bit_size="1" des="Coprocessor 1 GPIO4 Option B Select" name="CP1GPIO4SELB" />
					<FIELD bit_offset="28" bit_size="1" des="Coprocessor 1 GPIO3 Option C Select" name="CP1GPIO3SELC" />
					<FIELD bit_offset="29" bit_size="1" des="Coprocessor 1 GPIO2 Option C Select" name="CP1GPIO2SELC" />
					<FIELD bit_offset="30" bit_size="1" des="RMII3 RXERR Select" name="R3RXERSEL" />
					<FIELD bit_offset="31" bit_size="1" des="Coprocessor 1 UART RXD Select" name="CP1URXDSEL" />
				</REGISTER>
				<REGISTER des="Multiple Function Pin Select Register 7 (MFSEL7) " name="MFSEL7" offset="0x278" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="TIP GPIO0 Select" name="TPGPIO0SEL" />
					<FIELD bit_offset="1" bit_size="1" des="TIP GPIO1 Select" name="TPGPIO1SEL" />
					<FIELD bit_offset="2" bit_size="1" des="TIP GPIO2 Select" name="TPGPIO2SEL" />
					<FIELD bit_offset="3" bit_size="1" des="TIP GPIO3 Select" name="TPGPIO3SEL" />
					<FIELD bit_offset="4" bit_size="1" des="TIP GPIO4 Select" name="TPGPIO4SEL" />
					<FIELD bit_offset="5" bit_size="1" des="TIP GPIO5 Select" name="TPGPIO5SEL" />
					<FIELD bit_offset="6" bit_size="1" des="TIP GPIO6 Select" name="TPGPIO6SEL" />
					<FIELD bit_offset="7" bit_size="1" des="TIP GPIO7 Select" name="TPGPIO7SEL" />
					<FIELD bit_offset="8" bit_size="1" des="TIP GPIO0 Option B Select" name="TPGPIO0BSEL" />
					<FIELD bit_offset="9" bit_size="1" des="TIP GPIO1 Option B Select" name="TPGPIO1BSEL" />
					<FIELD bit_offset="10" bit_size="1" des="TIP GPIO2 Option B Select" name="TPGPIO2BSEL" />
					<FIELD bit_offset="11" bit_size="1" des="TIP SMB 1 Select" name="TPSMB1SEL" />
					<FIELD bit_offset="12" bit_size="1" des="TIP UART Select" name="TPUARTSEL" />
					<FIELD bit_offset="13" bit_size="1" des="TIP JTAG 3 Select" name="TPJTAG3SEL" />
					<FIELD bit_offset="14" bit_size="1" des="SMB 17 Option B Select" name="SMB17SELB" />
					<FIELD bit_offset="15" bit_size="1" des="SMB 18 Option B Select" name="SMB18SELB" />
					<FIELD bit_offset="20" bit_size="1" des="FANIN16 Option B Select" name="FANIN16SELB" />
					<FIELD bit_offset="21" bit_size="1" des="FANIN17 Option B Select" name="FANIN17SELB" />
					<FIELD bit_offset="22" bit_size="1" des="FANIN18 Option B Select" name="FANIN18SELB" />
					<FIELD bit_offset="23" bit_size="1" des="FANIN19 Option B Select" name="FANIN19SELB" />
					<FIELD bit_offset="24" bit_size="1" des="GPIO187 Select" name="GPIO187SEL" />
					<FIELD bit_offset="25" bit_size="1" des="GPIO188_9 Select" name="GPIO1889SEL" />
					<FIELD bit_offset="26" bit_size="1" des="SMB 14 Option B Select" name="SMB14SELB" />
					<FIELD bit_offset="27" bit_size="1" des="SMB 15 Option B Select" name="SMB15SELB" />
					<FIELD bit_offset="28" bit_size="1" des="TIP SMB 2 Select" name="TPSMB2SEL" />
					<FIELD bit_offset="29" bit_size="1" des="VGA Digital Select" name="VGADIGSEL" />
					<FIELD bit_offset="30" bit_size="1" des="SMB 16 Option B Select" name="SMB16SELB" />
				</REGISTER>
					<REGISTER des="Multiple Function Selection Lock Registers 1-7 (MFSEL_LK1-7) " multiple="7" name="MFSEL_LK1_7" offset="0x280, 0x284, 0x288, 0x28C, 0x290, 0x294, 0x298" reset_source="BMC CPU reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="32" des="Lock Individual Bits" name="LOCK_INDV_BITS" />
					</REGISTER>
					<REGISTER des="Multiple Function Selection Set Registers 1-7 (MFSEL_SET1-7) " multiple="7" name="MFSEL_SET1_7" offset="0x2A0, 0x2A4, 0x2A8, 0x2AC, 0x2B0, 0x2B4, 0x2B8" reset_val="0x00000000" size="32" type="WO">
					  <FIELD bit_offset="0" bit_size="32" des="Set Individual Bits" name="SET_INDV_BITS" />
					</REGISTER>
					<REGISTER des="Multiple Function Selection Clear Registers 1-7 (MFSEL_CLR1-7) " multiple="7" name="MFSEL_CLR1_7" offset="0x2C0, 0x2C4, 0x2C8, 0x2CC, 0x2D0, 0x2D4, 0x2D8" reset_val="0x00000000" size="32" type="WO">
					  <FIELD bit_offset="0" bit_size="32" des="Clear Individual Bits" name="CLR_INDV_BITS" />
					</REGISTER>
				<REGISTER des="Miscellaneous Pin Pull_Up/Down Enable Register (MISCPE)" name="MISCPE" offset="0x014" reset_source="VSB Power_Up reset | Core Domain reset" reset_val="0x0000FFFF" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Pull_Down Enable for PWRGD_PS" name="PWRGD_PS" />
					<FIELD bit_offset="1" bit_size="1" des="SPI0 Data 3_0" name="SPI0" />
				</REGISTER>
				<REGISTER des="SPILOAD Control Register (SPLDCNT)" name="SPLDCNT" offset="0x018" reset_source="VSB Power_Up reset" reset_val="0x0000000F" size="32">
					<FIELD bit_offset="0" bit_size="2" des="SPILOAD Pulse Width" name="SPILDWDTH" type="RW" />
					<FIELD bit_offset="2" bit_size="2" des="SPILOAD Start Delay" name="SPILDSTDL" type="RW" />
					<FIELD bit_offset="4" bit_size="1" des="SPLDCNT Lock" name="SPLDDLK" type="RW" />
				</REGISTER>
				<REGISTER des="A35 Mode Register (A35_MODE)" name="A35_MODE" offset="0x018" reset_source="VSB Power_Up reset" reset_val="0xFFF4FF30" size="32">
					<FIELD bit_offset="0" bit_size="1" des="Lock Register" name="LCK" type="RW1S" />
					<FIELD bit_offset="4" bit_size="1" des="ARM Arch32 Boot Address Select" name="AA32BAS" type="RW" />
					<FIELD bit_offset="5" bit_size="1" des="ARM Arch64 or ARM Arch32 Selection" name="AA64B_AA32" type="RW" />
					<FIELD bit_offset="8" bit_size="24" des="ARM Arch64 Boot Address" name="AA64BA" type="RW" />
				</REGISTER>
				<REGISTER des="Serial Ports Switch Control Register (SPSWC)" name="SPSWC" offset="0x038" reset_source="VSB Power-Up reset" reset_val="0x000000X3(bit5isundefined)" size="32">
					<FIELD bit_offset="0" bit_size="3" des="Serial Port Mode" name="SPMOD" type="RW" />
					<FIELD bit_offset="5" bit_size="1" des="Serial Interface 2 DCD input" name="DCDI" type="RO" />
					<FIELD bit_offset="6" bit_size="1" des="DTR Setting" name="DTRS" type="RW" />
					<FIELD bit_offset="7" bit_size="1" des="RTS Setting" name="RTSS" type="RW" />
					<FIELD bit_offset="8" bit_size="2" des="UART Easy Setting 1" flavor="NPCM750D" name="UES1" type="RW" />
					<FIELD bit_offset="10" bit_size="2" des="UART Easy Setting 2" flavor="NPCM750D" name="UES2" type="RW" />
				</REGISTER>
				<REGISTER des="Integration Control Register (INTCR)" name="INTCR" offset="0x03C" reset_source="VSB Power_Up reset" reset_val="0x0010035E" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Host Interface Modules Reset Mode Select" name="KCSRST_MODE" />
					<FIELD bit_offset="1" bit_size="1" des="MFT Freeze Enable" name="MFTFEN" />
					<FIELD bit_offset="2" bit_size="1" des="SMB Freeze Enable" name="SMBFEN" />
					<FIELD bit_offset="3" bit_size="1" des="Host Interface Freeze Enable" name="HIFEN" />
					<FIELD bit_offset="4" bit_size="1" des="PSPI Freeze Enable" name="PSPIFEN" />
					<FIELD bit_offset="5" bit_size="1" des="Enable RMII Outputs" name="R1EN" />
					<FIELD bit_offset="6" bit_size="1" des="Enable VGA Core to Decode I/O Addresses" flavor="NPCM750G | NPCM710G" name="VGAIOEN" />
					<FIELD bit_offset="7" bit_size="1" des="Graphics Interrupt 2" flavor="NPCM750G | NPCM710G" name="GFXINT2" />
					<FIELD bit_offset="8" bit_size="2" des="Graphics Interface Disable" flavor="NPCM750G | NPCM710GBits 9 8	 Description0 0:   Normal operation.1 1:  Interface (head) is disabled (default).Other:	  Reserved.This field must be reset before KVM capture." name="GFXIFDIS" />
					<FIELD bit_offset="12" bit_size="1" des="Graphics Interrupt" flavor="NPCM750G | NPCM710G" name="GFXINT" />
					<FIELD bit_offset="15" bit_size="1" des="Turn Off Graphics DAC" flavor="NPCM750G | NPCM710G" name="DACOFF" />
					<FIELD bit_offset="17" bit_size="1" des="Graphics Interface Head 2 Reset" flavor="NPCM750G | NPCM710G" name="GIRST" />
					<FIELD bit_offset="18" bit_size="1" des="Local Display Disable with Reduced Bandwidth" flavor="NPCM750G | NPCM710G" name="LDDRB" />
					<FIELD bit_offset="20" bit_size="1" des="DAC Sense" flavor="NPCM750G | NPCM710G" name="DAC_SNS" />
					<FIELD bit_offset="27" bit_size="1" des="DE or HSYNC from Graphics Core" flavor="NPCM750G | NPCM710G" name="DEHS" />
					<FIELD bit_offset="28" bit_size="1" des="KVM Session Indication" flavor="NPCM750G | NPCM710G" name="KVMSI" />
				</REGISTER>
				<REGISTER des="Integration Status Register (INTSR)" flavor="NPCM750G | NPCM710G" name="INTSR" offset="0x040" reset_source="VSB Power_Up reset | Core Domain reset" reset_val="Undefined" size="32" type="RO">
					<FIELD bit_offset="9" bit_size="1" des="MGA or VGA Status" name="MGAMODE" />
				</REGISTER>


				<REGISTER des="Host Interface Control Register (HIFCR)" name="HIFCR" offset="0x050" reset_source="VSB Power_Up reset" reset_val="0x0000004E" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="16" des="LPC Address" name="LPC_ADDR" />
				</REGISTER>
				<REGISTER des="SDHC2 Interface Reset Value Setup Register 1 (SD2SUR1)" name="SD2SUR1" offset="0xB4" reset_source="VSB Power_Up reset" reset_val="0xFDC80000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Input Tap Delay Enable" name="CORECTRL_ITAPDLYENA ITDE" />
					<FIELD bit_offset="1" bit_size="5" des="Input Tap Delay" name="CORECTRL_ITAPDLYSEL ITD" />
					<FIELD bit_offset="7" bit_size="1" des="Output Tap Delay Enable" name="CORECTRL_OTAPDLYENA OTDE" />
					<FIELD bit_offset="8" bit_size="4" des="Output Tap Delay" name="CORECTRL_OTAPDLYSEL OTD" />
				</REGISTER>
				<REGISTER des="SDHC2 Interface Reset Value Setup Register 2 (SD2SUR2)" name="SD2SUR2" offset="0xB8" reset_source="VSB Power_Up reset" reset_val="0x5200B130" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="8" des="Base Clock Frequency" name="BASECKFRQ CORECFG_BASECLKFREQ" />
					<FIELD bit_offset="15" bit_size="1" des="SDR50 Support" name="SDR50S CORECFG_SDR50SUPPORT" />
				</REGISTER>
				<REGISTER des="Integration Control Register 2 (INTCR2)" name="INTCR2" offset="0x060" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="PCI Express PHY Power Down" name="PCIPHYPD" />
					<FIELD bit_offset="2" bit_size="1" des="Graphics (second head" flavor="NPCM750G | NPCM710G" name="GIRST2" />
					<FIELD bit_offset="5" bit_size="1" des="Graphics (second head" flavor="NPCM750G | NPCM710G" name="GIHCRST" />
					<FIELD bit_offset="6" bit_size="1" des="Graphics (second head" flavor="NPCM750G | NPCM710G" name="GIVCRST" />
					<FIELD bit_offset="7" bit_size="11" des="Scratchpad" name="SP2" />
					<FIELD bit_offset="18" bit_size="1" des="Clock Configuration indication" name="CFGDONE" />
					<FIELD bit_offset="19" bit_size="1" des="Memory Controller Initialized" name="MC_INIT" />
					<FIELD bit_offset="20" bit_size="1" des="Current Chosen Image" name="RCHOSENIMAGE" />
					<FIELD bit_offset="21" bit_size="1" des="Watchdog Counter" name="WDC" />
					<FIELD bit_offset="22" bit_size="1" des="Disable ESPI Automatic Initialization" name="DIS_ESPI_AUTO_INIT" />
					<FIELD bit_offset="23" bit_size="1" des="Watchdog 2 Reset Status" name="WD2RST" />
					<FIELD bit_offset="24" bit_size="1" des="Watchdog 1 Reset Status" name="WD1RST" />
					<FIELD bit_offset="25" bit_size="1" des="Software Reset 4 Status" name="SWR4ST" />
					<FIELD bit_offset="26" bit_size="1" des="Software Reset 3 Status" name="SWR3ST" />
					<FIELD bit_offset="27" bit_size="1" des="Software Reset 2 Status" name="SWR2ST" />
					<FIELD bit_offset="28" bit_size="1" des="Software Reset 1 Status" name="SWR1ST" />
					<FIELD bit_offset="29" bit_size="1" des="Watchdog 0 Reset Status" name="WD0RST" />
					<FIELD bit_offset="30" bit_size="1" des="Core Domain Reset Status" name="CORST" />
					<FIELD bit_offset="31" bit_size="1" des="Standby Power_Up Reset Status" name="PORST" />
				</REGISTER>
				<REGISTER des="Slew Rate Control Register (SRCNT)" name="SRCNT" offset="0x068" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="1" bit_size="1" des="Slew Rate for SPI0D3_0 Signals" name="SPI0D" />
					<FIELD bit_offset="2" bit_size="1" des="Slew Rate for SPI0CK Signal" name="SPI0C" />
					<FIELD bit_offset="4" bit_size="1" des="Slew Rate for TDO Output" name="TDO" />
				</REGISTER>
				<REGISTER des="Reset Status Register (RESSR)" name="RESSR" offset="0x06C" reset_source="VSB Power_Up reset" reset_val="0x80000000" size="32" type="RW1C">
					<FIELD bit_offset="23" bit_size="1" des="Watchdog 2 Reset Status" name="WD2RST" />
					<FIELD bit_offset="24" bit_size="1" des="Watchdog 1 Reset Status" name="WD1RST" />
					<FIELD bit_offset="25" bit_size="1" des="Software Reset 4 Status" name="SWRST4" />
					<FIELD bit_offset="26" bit_size="1" des="Software Reset 3 Status" name="SWRST3" />
					<FIELD bit_offset="27" bit_size="1" des="Software Reset 2 Status" name="SWRST2" />
					<FIELD bit_offset="28" bit_size="1" des="Software Reset 1 Status" name="SWRST1" />
					<FIELD bit_offset="29" bit_size="1" des="Watchdog 0 Reset Status" name="WD0RST" />
					<FIELD bit_offset="30" bit_size="1" des="Core Domain Reset Status" name="CORST" />
					<FIELD bit_offset="31" bit_size="1" des="Standby Power On Reset Status" name="PORST" />
				</REGISTER>
				<REGISTER des="Register Lock Register 1 (RLOCKR1)" name="RLOCKR1" offset="0x070" reset_source="BMC CPU Reset" reset_val="0x00000000" size="32" type="RW1S">
					<FIELD bit_offset="0" bit_size="1" des="DACLVLR Register Lock" name="DACLLK" />
					<FIELD bit_offset="1" bit_size="1" des="INTCR4 Register Lock" name="INT4LK" />
					<FIELD bit_offset="2" bit_size="1" des="MISCPE Register Lock" name="MPELK" />
					<FIELD bit_offset="3" bit_size="1" des="I2CSEGSEL Register Lock" name="I2CSSLK" />
					<FIELD bit_offset="4" bit_size="1" des="VSRCR Register Lock" name="VSRCLK" />
					<FIELD bit_offset="6" bit_size="1" des="SRCNT Register Lock" name="SR1LK" />
					<FIELD bit_offset="8" bit_size="1" des="HIFCR Register Lock" name="HIFLK" />
					<FIELD bit_offset="9" bit_size="1" des="DSCNT Register Lock" name="DS1LK" />
					<FIELD bit_offset="10" bit_size="1" des="CLKEN1 Register Lock" name="CKE1LK" />
					<FIELD bit_offset="11" bit_size="1" des="CLKEN2 Register Lock" name="CKE2LK" />
					<FIELD bit_offset="12" bit_size="1" des="CLKSEL Register Lock" name="CKSLLK" />
					<FIELD bit_offset="13" bit_size="1" des="CLKDIV1, CLKDIV2 CLKDIV3 CLKDIV4 Register Lock" name="CKDVLK" />
					<FIELD bit_offset="14" bit_size="1" des="PLLCON0 Register Lock" name="PLL0LK" />
					<FIELD bit_offset="15" bit_size="1" des="PLLCON1 Register Lock" name="PLL1LK" />
					<FIELD bit_offset="16" bit_size="1" des="IPSRST1 Register Lock" name="IPR1LK" />
					<FIELD bit_offset="17" bit_size="1" des="IPSRST2 Register Lock" name="IPR2LK" />
					<FIELD bit_offset="19" bit_size="1" des="PLLCON2 Register Lock" name="PLL2LK" />
					<FIELD bit_offset="20" bit_size="1" des="CLKEN3 Register Lock" name="CKE3LK" />
					<FIELD bit_offset="21" bit_size="1" des="IPSRST3 Register Lock" name="IPR3LK" />
					<FIELD bit_offset="22" bit_size="1" des="WD0RCR, WD0RCRB Register Lock" name="WD0RLK" />
					<FIELD bit_offset="23" bit_size="1" des="WD1RCR, WD1RCRB Register Lock" name="WD1RLK" />
					<FIELD bit_offset="24" bit_size="1" des="WD2RCR, WD2RCRB Register Lock" name="WD2RLK" />
					<FIELD bit_offset="25" bit_size="1" des="SWRSTC1, SWRSTC1B, SWRSTC2B, SWRSTC2 Register Lock" name="SWR12LK" />
					<FIELD bit_offset="26" bit_size="1" des="SWRSTC3, SWRSTC3B, TIPRSTCB, TIPRSTC Register Lock" name="SWR34LK" />
					<FIELD bit_offset="27" bit_size="1" des="CORSTC, CORSTCB Register Lock" name="CORSTLK" />
					<FIELD bit_offset="28" bit_size="1" des="CLKEN4 Register Lock" name="CKE4LK" />
					<FIELD bit_offset="29" bit_size="1" des="IPSRST4 Register Lock" name="IPR4LK" />
					<FIELD bit_offset="30" bit_size="1" des="BUSTO Register Lock" name="BTOLK" />
					<FIELD bit_offset="31" bit_size="1" des="RAM Margin Registers Lock" name="RMRGNLK" />
				</REGISTER>
				<REGISTER des="Function Lock Register 1 (FLOCKR1)" name="FLOCKR1" offset="0x074" reset_source="VSB Power_Up reset" reset_val="000x0000(dependsonJDISFUSTRAP)(byardware)" size="32">
					<FIELD bit_offset="0" bit_size="1" des="LKGPO0 Select" name="LKGPO0SEL" type="RW" />
					<FIELD bit_offset="1" bit_size="1" des="LKGPO0 Select Lock" name="LKGPO0SLK" type="W1S" />
					<FIELD bit_offset="2" bit_size="1" des="LKGPO0 Value" name="LKGPO0VAL" type="RW" />
					<FIELD bit_offset="3" bit_size="1" des="LKGPO0 Value Lock" name="LKGPO0VLK" type="W1S" />
					<FIELD bit_offset="4" bit_size="1" des="LKGPO1 Select" name="LKGPO1SEL" type="RW" />
					<FIELD bit_offset="5" bit_size="1" des="LKGPO1 Select Lock" name="LKGPO1SLK" type="W1S" />
					<FIELD bit_offset="6" bit_size="1" des="LKGPO1 Value" name="LKGPO1VAL" type="RW" />
					<FIELD bit_offset="7" bit_size="1" des="LKGPO1 Value Lock" name="LKGPO1VLK" type="W1S" />
					<FIELD bit_offset="8" bit_size="1" des="LKGPO2 Select" name="LKGPO2SEL" type="RW" />
					<FIELD bit_offset="9" bit_size="1" des="LKGPO2 Select Lock" name="LKGPO2SLK" type="W1S" />
					<FIELD bit_offset="10" bit_size="1" des="LKGPO2 Value" name="LKGPO2VAL" type="RW" />
					<FIELD bit_offset="11" bit_size="1" des="LKGPO2 Value Lock" name="LKGPO2VLK" type="W1S" />
					<FIELD bit_offset="12" bit_size="1" des="SRAM1 Control" name="CNTSRAM1" type="RW" />
					<FIELD bit_offset="13" bit_size="1" des="SRAM1 Lock" name="LKSRAM1" type="W1S" />
					<FIELD bit_offset="14" bit_size="1" des="SRAM2 Control" name="CNTSRAM2" type="RW" />
					<FIELD bit_offset="15" bit_size="1" des="SRAM2 Lock" name="LKSRAM2" type="W1S" />
					<FIELD bit_offset="16" bit_size="1" des="JTAG Disable" name="JTAGDIS" type="RW" />
					<FIELD bit_offset="17" bit_size="1" des="JTAG Disable Lock" name="JDISLK" type="W1S" />
					<FIELD bit_offset="18" bit_size="1" des="256 bytes" name="RAMV" type="RW" />
					<FIELD bit_offset="19" bit_size="1" des="default" name="RAMVLK" type="W1S" />
					<FIELD bit_offset="20" bit_size="1" des="default" name="PSMISEL" type="RW" />
					<FIELD bit_offset="21" bit_size="1" des="default" name="PSMILK" type="W1S" />
					<FIELD bit_offset="22" bit_size="1" des="Connected to CFGSDISABLE input of A35" name="INTCCFGD" type="RW" />
					<FIELD bit_offset="23" bit_size="1" des="default" name="ICCFGLK" type="W1S" />
					<FIELD bit_offset="24" bit_size="1" des="default" name="MWPSEL" type="RW" />
					<FIELD bit_offset="25" bit_size="1" des="default" name="MWPSLK" type="W1S" />
					<FIELD bit_offset="26" bit_size="1" des="default" name="CPU1CKDIS" type="RW" />
					<FIELD bit_offset="27" bit_size="1" des="default" name="CPU1CKDLK" type="W1S" />
					<FIELD bit_offset="28" bit_size="1" des="new in Arbel" name="LKJTM1" type="RW" />
					<FIELD bit_offset="29" bit_size="1" des="new in Arbel" name="FLKJTM1" type="W1S" />
					<FIELD bit_offset="30" bit_size="1" des="new in Arbel" name="LKJTM2" type="RW" />
					<FIELD bit_offset="31" bit_size="1" des="new in Arbel" name="FLKJTM2" type="W1S" />
				</REGISTER>
				<REGISTER des="Function Lock Register 2 (FLOCKR2)" name="FLOCKR2" offset="0x020" reset_source="VSB Power_Up reset" reset_val="000x0000" size="32">
					<FIELD bit_offset="0" bit_size="1" des="Super IO Reset Mode" name="SIO_RST_MODE" type="RW" />
					<FIELD bit_offset="1" bit_size="1" des="Super IO Reset Mode Lock" name="SRSTMDLK" type="RW1S" />
					<FIELD bit_offset="2" bit_size="1" des="SPI0 CS Exchange" name="SPI0_CS_EXC" type="RW" />
					<FIELD bit_offset="3" bit_size="1" des="SPI0 CS Exchange Lock" name="S0CSELK" type="RW1S" />
					<FIELD bit_offset="4" bit_size="1" des="SPI3 CS Exchange" name="SPI3_CS_EXC" type="RW" />
					<FIELD bit_offset="5" bit_size="1" des="SPI3 CS Exchange Lock" name="S3CSELK" type="RW1S" />
					<FIELD bit_offset="6" bit_size="1" des="SPI1 CS Exchange" name="SPI1_CS_EXC" type="RW" />
					<FIELD bit_offset="7" bit_size="1" des="SPI1 CS Exchange Lock" name="S1CSELK" type="RW1S" />
					<FIELD bit_offset="8" bit_size="1" des="Reset from LPC Enable" name="LPCRSTEN" type="RW" />
					<FIELD bit_offset="9" bit_size="1" des="Reset from LPC Enable lock" name="LRSTENLK" type="RW1S" />
					<FIELD bit_offset="10" bit_size="1" des="Reset from TIP Enable" name="TIPRSTEN" type="RW" />
					<FIELD bit_offset="11" bit_size="1" des="Reset from TIP Enable lock" name="TIPRSTENLK" type="RW1S" />
					<FIELD bit_offset="12" bit_size="1" des="Reset to MMC" name="MMCRST" type="RW" />
					<FIELD bit_offset="13" bit_size="1" des="Lock nMMCRST" name="MMCRSTLK" type="RW1S" />
					<FIELD bit_offset="14" bit_size="1" des="Disable eSPI Bus Master" name="DIS_BMMEN" type="RW" />
					<FIELD bit_offset="15" bit_size="1" des="Lock DIS_BMMEN" name="DBMMENLK" type="RW1S" />
					<FIELD bit_offset="16" bit_size="1" des="Disable Host Indirect Memory Access" name="DIS_IMAEN" type="RW" />
					<FIELD bit_offset="17" bit_size="1" des="Lock DIS_IMAEN" name="DIMAENLK" type="RW1S" />
					<FIELD bit_offset="18" bit_size="1" des="Function 9 Value Bit" name="F9V" type="RW" />
					<FIELD bit_offset="19" bit_size="1" des="Function 9 Lock Bit" name="F9LK" type="RW1S" />
					<FIELD bit_offset="20" bit_size="1" des="Function 10 Value Bit" name="F10V" type="RW" />
					<FIELD bit_offset="21" bit_size="1" des="Function 10 Lock Bit" name="F10LK" type="RW1S" />
					<FIELD bit_offset="22" bit_size="1" des="Function 11 Value Bit" name="F11V" type="RW" />
					<FIELD bit_offset="23" bit_size="1" des="Function 11 Lock Bit" name="F11LK" type="RW1S" />
					<FIELD bit_offset="24" bit_size="1" des="CRHEN (COP Reset Hold Enable)" name="CRHEN" type="RW" />
					<FIELD bit_offset="25" bit_size="1" des="CRHEN Lock Bit" name="CRHENLK" type="RW1S" />
					<FIELD bit_offset="26" bit_size="1" des="Function 13 Value Bit" name="F13V" type="RW" />
					<FIELD bit_offset="27" bit_size="1" des="Function 13 Lock Bit" name="F13LK" type="RW1S" />
					<FIELD bit_offset="28" bit_size="1" des="Function 14 Value Bit" name="F14V" type="RW" />
					<FIELD bit_offset="29" bit_size="1" des="Function 14 Lock Bit" name="F14LK" type="RW1S" />
					<FIELD bit_offset="30" bit_size="1" des="Function 15 Value Bit" name="F15V" type="RW" />
					<FIELD bit_offset="31" bit_size="1" des="Function 15 Lock Bit" name="F15LK" type="RW1S" />
				</REGISTER>
				<REGISTER des="Function Lock Register 3 (FLOCKR3)" name="FLOCKR3" offset="0x024" reset_source="VSB Power_Up reset" reset_val="000x0000" size="32">
					<FIELD bit_offset="0" bit_size="1" des="Function 0 Value Bit" name="F0V" type="RW" />
					<FIELD bit_offset="1" bit_size="1" des="Function 0 Lock Bit" name="F0LK" type="RW1S" />
					<FIELD bit_offset="2" bit_size="1" des="Function 1 Value Bit" name="F1V" type="RW" />
					<FIELD bit_offset="3" bit_size="1" des="Function 1 Lock Bit" name="F1LK" type="RW1S" />
					<FIELD bit_offset="4" bit_size="1" des="Function 42 Value Bit" name="F2V" type="RW" />
					<FIELD bit_offset="5" bit_size="1" des="Function 2 Lock Bit" name="F2LK" type="RW1S" />
					<FIELD bit_offset="6" bit_size="1" des="Function 3 Value Bit" name="F3V" type="RW" />
					<FIELD bit_offset="7" bit_size="1" des="Function 3 Lock Bit" name="F3LK" type="RW1S" />
					<FIELD bit_offset="8" bit_size="1" des="Function 4 Value Bit" name="F4V" type="RW" />
					<FIELD bit_offset="9" bit_size="1" des="Function 4 Lock Bit" name="F4LK" type="RW1S" />
					<FIELD bit_offset="10" bit_size="1" des="Function 5 Value Bit" name="F85V" type="RW" />
					<FIELD bit_offset="11" bit_size="1" des="Function 5 Lock Bit" name="F5LK" type="RW1S" />
					<FIELD bit_offset="12" bit_size="1" des="Function 6 Value Bit" name="F6V" type="RW" />
					<FIELD bit_offset="13" bit_size="1" des="Function 6 Lock Bit" name="F6LK" type="RW1S" />
					<FIELD bit_offset="14" bit_size="1" des="Function 7 Value Bit" name="F7V" type="RW" />
					<FIELD bit_offset="15" bit_size="1" des="Function 7 Lock Bit" name="F7LK" type="RW1S" />
					<FIELD bit_offset="16" bit_size="1" des="Function 8 Value Bit" name="F8V" type="RW" />
					<FIELD bit_offset="17" bit_size="1" des="Function 8 Lock Bit" name="F8LK" type="RW1S" />
					<FIELD bit_offset="18" bit_size="1" des="Function 9 Value Bit" name="F9V" type="RW" />
					<FIELD bit_offset="19" bit_size="1" des="Function 9 Lock Bit" name="F9LK" type="RW1S" />
					<FIELD bit_offset="20" bit_size="1" des="Function 10 Value Bit" name="F10V" type="RW" />
					<FIELD bit_offset="21" bit_size="1" des="Function 10 Lock Bit" name="F10LK" type="RW1S" />
					<FIELD bit_offset="22" bit_size="1" des="Function 11 Value Bit" name="F11V" type="RW" />
					<FIELD bit_offset="23" bit_size="1" des="Function 11 Lock Bit" name="F11LK" type="RW1S" />
					<FIELD bit_offset="24" bit_size="1" des="Function 12 Value Bit" name="F12V" type="RW" />
					<FIELD bit_offset="25" bit_size="1" des="Function 12 Lock Bit" name="F12LK" type="RW1S" />
					<FIELD bit_offset="26" bit_size="1" des="Function 13 Value Bit" name="F13V" type="RW" />
					<FIELD bit_offset="27" bit_size="1" des="Function 13 Lock Bit" name="F13LK" type="RW1S" />
					<FIELD bit_offset="28" bit_size="1" des="Function 14 Value Bit" name="F14V" type="RW" />
					<FIELD bit_offset="29" bit_size="1" des="Function 14 Lock Bit" name="F14LK" type="RW1S" />
					<FIELD bit_offset="30" bit_size="1" des="Function 15 Value Bit" name="F15V" type="RW" />
					<FIELD bit_offset="31" bit_size="1" des="Function 15 Lock Bit" name="F15LK" type="RW1S" />
				</REGISTER>

				<REGISTER des="Watchdog 0 Reset Control Register Lock (WD0RCRLK)" name="WD0RCRLK" offset="0x400" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="Watchdog 1 Reset Control Register Lock (WD0RCRLK)" name="WD1RCRLK" offset="0x404" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>


				<REGISTER des="Watchdog 2 Reset Control Register Lock (WD0RCRLK)" name="WD2RCRLK" offset="0x408" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="SW Reset 1 Reset Control Register Lock (SWRSTC1LK)" name="SWRSTC1LK" offset="0x40C" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="SW Reset 2 Reset Control Register Lock (SWRSTC2LK)" name="SWRSTC2LK" offset="0x410" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="SW Reset 3 Reset Control Register Lock (SWRSTC1LK)" name="SWRSTC3LK" offset="0x414" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>


				<REGISTER des="TIP Reset Control Register Lock (TIPRSTCLK)" name="TIPRSTCLK" offset="0x418" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="Core Reset Control Register Lock (CORSTCLK)" name="CORSTCLK" offset="0x41C" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>
				

				<REGISTER des="Watchdog 0 Reset Control Register Lock (WD0RCRLK)" name="WD0RCRBLK" offset="0x420" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="Watchdog 1 Reset Control Register Lock (WD0RCRLK)" name="WD1RCRBLK" offset="0x424" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>


				<REGISTER des="Watchdog 2 Reset Control Register Lock (WD0RCRLK)" name="WD2RCRBLK" offset="0x428" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="SW Reset 1 Reset Control Register Lock (SWRSTC1LK)" name="SWRSTC1BLK" offset="0x42C" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="SW Reset 2 Reset Control Register Lock (SWRSTC2LK)" name="SWRSTC2BLK" offset="0x430" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="SW Reset 3 Reset Control Register Lock (SWRSTC1LK)" name="SWRSTC3BLK" offset="0x434" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>


				<REGISTER des="TIP Reset Control Register Lock (TIPRSTCLK)" name="TIPRSTCBLK" offset="0x438" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>

				<REGISTER des="Core Reset Control Register Lock (CORSTCLK)" name="CORSTCBLK" offset="0x43C" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit Lock" name="CA35CLK" type="RO" />
					  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBGLK" type="RW1S" />
					  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit Lock" name="CP1LK" type="RW1S" />
					  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit Lock" name="SEC_REG_RSTLK" type="RW1S" />
					  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit Lock" name="RVLK" type="RW1S" />
					  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit Lock" name="MCLK" type="RW1S" />
					  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit Lock" name="CLKSLK" type="RW1S" />
					  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit Lock" name="ETHLK" type="RW1S" />
					  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit Lock" name="USBDEVLK" type="RW1S" />
					  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit Lock" name="USBH1LK" type="RW1S" />
					  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit Lock" name="DMALK" type="RW1S" />
					  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit Lock" name="MMCLK" type="RW1S" />
					  <FIELD bit_offset="12" bit_size="1" des="TIP_Reset - Generates TIP Cold Reset" name="TIP_ResetLK" type="RW1S" />
					  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit Lock" name="AHB2PCILK" type="RW1S" />
					  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit Lock" name="PCIMBXLK" type="RW1S" />
					  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit Lock" name="TIMERLK" type="RW1S" />
					  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit Lock" name="GPIOM0LK" type="RW1S" />
					  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit Lock" name="GPIOM1LK" type="RW1S" />
					  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit Lock" name="GPIOM2LK" type="RW1S" />
					  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit Lock" name="GPIOM3LK" type="RW1S" />
					  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit Lock" name="GPIOM4LK" type="RW1S" />
					  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit Lock" name="GPIOM5LK" type="RW1S" />
					  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit Lock" name="GPIOM6LK" type="RW1S" />
					  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit Lock" name="GPIOM7LK" type="RW1S" />
					  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit Lock" name="SIOX1LK" type="RW1S" />
					  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit Lock" name="SIOX2LK" type="RW1S" />
					  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit Lock" name="SPIBMCLK" type="RW1S" />
					  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit Lock" name="SPERLK" type="RW1S" />
					  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit Lock" name="PWMLK" type="RW1S" />
					  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit Lock" name="SHMLK" type="RW1S" />
					  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit Lock" name="PCIERCLK" type="RW1S" />
					  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit Lock" name="ESPILK" type="RW1S" />
				</REGISTER>
				



				<REGISTER des="Drive Strength Control Register (DSCNT)" name="DSCNT" offset="0x078" reset_source="VSB Power_Up reset" reset_val="0x000000C0" size="32" type="RW">
					<FIELD bit_offset="1" bit_size="1" des="Added bits 3_2 in Arbel" name="SPI0D" />
					<FIELD bit_offset="2" bit_size="1" des="Drive Strength for SPI0CK" name="SPI0C" />
					<FIELD bit_offset="6" bit_size="3" des="Drive Strength for RGMII2" name="RGMII2" />
					<FIELD bit_offset="9" bit_size="23" des="None" name="IMPLEMENTED BUT RESERVED FOR FUTURE USE" />
					<FIELD bit_offset="9" bit_size="1" des="Drive Strength for nSPILOAD" name="SPLD" />
				</REGISTER>
				<REGISTER des="Module Disable Lock Register (MDLR)" name="MDLR" offset="0x7C" reset_source="VSB Power_Up reset" reset_val="0xDerivativeDependant00000000" size="32" type="RW1S">
					<FIELD bit_offset="0" bit_size="1" des="VCD Module Disable Control" name="VCD" />
					<FIELD bit_offset="1" bit_size="1" des="DAC Power Down Control" name="DACPD" />
					<FIELD bit_offset="2" bit_size="1" des="VGAONLY" name="VGAONLY" />
					<FIELD bit_offset="3" bit_size="1" des="Graphics Core Disable Control" name="GFXOFF" />
					<FIELD bit_offset="5" bit_size="1" des="GDMA0 to GDMA2 Modules Disable Control" name="GDMA" />
					<FIELD bit_offset="6" bit_size="1" des="GMAC1 Module Disable Control" name="GMAC1" />
					<FIELD bit_offset="7" bit_size="1" des="GMAC2 Module Disable Control" name="GMAC2" />
					<FIELD bit_offset="8" bit_size="1" des="PSPI2 Module Disable Control" name="PSPI2" />
					<FIELD bit_offset="9" bit_size="1" des="USB Device 0 to USB Device 3 Module Disable Control" name="USBD0_3" />
					<FIELD bit_offset="10" bit_size="1" des="GMAC3 Module Disable Control" name="GMAC3" />
					<FIELD bit_offset="11" bit_size="1" des="GMAC4 Module Disable Control" name="GMAC4" />
					<FIELD bit_offset="12" bit_size="1" des="OTP and AES Modules Disable Control" name="OTPAES" />
					<FIELD bit_offset="14" bit_size="1" des="I3C0_5 Modules Disable Control" name="I3CALL" />
					<FIELD bit_offset="15" bit_size="1" des="SMB0_26 Modules Disable Control" name="SMBALL" />
					<FIELD bit_offset="16" bit_size="1" des="All PWM Modules Disable Control" name="PWMALL" />
					<FIELD bit_offset="17" bit_size="1" des="PCIE root Complex Module Disable Control" name="PCIERC" />
					<FIELD bit_offset="18" bit_size="1" des="All GPIO Modules Disable Control" name="GPIOALL" />
					<FIELD bit_offset="19" bit_size="1" des="CPU Crypto_Accelerators Disable Control" name="CPU_CRYPTO" />
					<FIELD bit_offset="20" bit_size="1" des="AHB2PCI Module Disable Control" name="AHB2PCI" />
					<FIELD bit_offset="21" bit_size="1" des="USB Host 1 and USB Device 9 Modules Disable Control" name="USBH1D9" />
					<FIELD bit_offset="22" bit_size="1" des="USBD4_7 Modules Disable Control" name="USBD4_7" />
					<FIELD bit_offset="23" bit_size="1" des="ESPI Modules Disable Control" name="ESPI" />
					<FIELD bit_offset="24" bit_size="1" des="USB Host 2 and USB Device 8 Modules Disable Control" name="USBH2D8" />
					<FIELD bit_offset="25" bit_size="1" des="FIU1, FIU3, FIUX Modules Disable Control" name="FIU13X" />
					<FIELD bit_offset="26" bit_size="1" des="ARM CPU CP15 Access Disable Control" name="ARM_CP15" />
					<FIELD bit_offset="28" bit_size="1" des="MMC Controller Module Disable Control" name="MMC" />
					<FIELD bit_offset="30" bit_size="1" des="Coprocessor 1 Module Disable Control" name="CP1" />
					<FIELD bit_offset="31" bit_size="1" des="JTAG Masters Modules Disable Control" name="JTAG_MSTR" />
				</REGISTER>
				<REGISTER des="DAC Level Control Register (DACLVLR)" flavor="NPCM750G | NPCM710G" name="DACLVLR" offset="0x098" reset_source="VSB Power_Up reset" reset_val="0x5A00F3CF" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="6" des="Red Level" name="REDLEVEL" />
					<FIELD bit_offset="6" bit_size="6" des="Green Level" name="GREENLEVEL" />
					<FIELD bit_offset="12" bit_size="6" des="Blue Level" name="BLUELEVEL" />
				</REGISTER>
				<REGISTER des="Integration Control Register 3 (INTCR3)" name="INTCR3" offset="0x09C" reset_source="VSB Power_Up reset" reset_val="0x1E001002(cangedinArbel)" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Host PCIe Hot Reset Disable" name="HHRDIS" />
					<FIELD bit_offset="2" bit_size="1" des="Host Secondary Reset Disable" name="HSRDIS" />
					<FIELD bit_offset="3" bit_size="1" des="Graphics Outstanding Read Request Limit for MC port 2" flavor="NPCM750G | NPCM710G" name="GFX_ORL2" />
					<FIELD bit_offset="4" bit_size="1" des="Graphics Core Access Disable" flavor="NPCM750G | NPCM710G" name="GFXACCDIS" />
					<FIELD bit_offset="5" bit_size="1" des="USB Hub Remote Wake_Up Disable" name="UHUB_RWUD" />
					<FIELD bit_offset="12" bit_size="2" des="USB PHY2 Switch" name="USBPHY2SW" />
					<FIELD bit_offset="17" bit_size="1" des="PCI Express De_Emphasis" name="PCIEDEM" />
					<FIELD bit_offset="19" bit_size="1" des="PECI Voltage Select" name="PECIVSEL" />
					<FIELD bit_offset="20" bit_size="2" des="Graphics Outstanding Read Request Limit for MC port 0" flavor="NPCM750G | NPCM710G" name="GFX_ORL0" />
					<FIELD bit_offset="22" bit_size="1" des="Root Complex Core Reset" name="RCCORER" />
					<FIELD bit_offset="23" bit_size="1" des="DAC Standby Off" flavor="NPCM750G | NPCM710G" name="DACSBYOFF" />
					<FIELD bit_offset="25" bit_size="1" des="Graphics Reset Delay Enable" flavor="NPCM750G | NPCM710G" name="GFXRDEN" />
					<FIELD bit_offset="26" bit_size="3" des="Graphics Reset Delay" flavor="NPCM750G | NPCM710G" name="GFXRSTDLY" />
				</REGISTER>
				<REGISTER des="Integration Control Register 4 (INTCR4)" name="INTCR4" offset="0x0C0" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Enables FIU FIX for long bursts" name="FIU_FIX0" />
					<FIELD bit_offset="1" bit_size="1" des="Enables FIU3 FIX for long bursts" name="FIU_FIX3" />
					<FIELD bit_offset="2" bit_size="1" des="Enables FIUX FIX for long bursts" name="FIU_FIXX" />
					<FIELD bit_offset="3" bit_size="1" des="Enables FIU FIX for long bursts" name="FIU_FIX1" />
					<FIELD bit_offset="6" bit_size="1" des="GMAC Reference Clock Select" name="RGMIIREF" />
					<FIELD bit_offset="7" bit_size="1" des="PCIE PHY 1 TX Swing" name="PCIEPHY1TS" />
					<FIELD bit_offset="8" bit_size="1" des="LED Monitor Enable" name="LMEN" />
					<FIELD bit_offset="9" bit_size="1" des="LED Monitor Interrupt Response Enable" name="LMONIE" />
					<FIELD bit_offset="10" bit_size="1" des="PCIE PHY 2 Power Down. Enabled Power Down for PCIe PHY 2.0: PCIe PHY 2 functional (default" name="PCIEPHY2PD" />
					<FIELD bit_offset="11" bit_size="1" des="PCIE PHY 2 Deemphasis" name="PCIEDEM2" />
					<FIELD bit_offset="12" bit_size="1" des="Enable RMII 1 Outputs" name="R1EN" />
					<FIELD bit_offset="13" bit_size="1" des="Enable RMII 2 Outputs" name="R2EN" />
					<FIELD bit_offset="14" bit_size="1" des="Enable RMII 3 Outputs" name="R3EN" />
					<FIELD bit_offset="16" bit_size="7" des="Graphics Memory Map for GFX Port 0" name="GMMAP0" />
					<FIELD bit_offset="24" bit_size="7" des="Graphics Memory Map for GFX Port 1" name="GMMAP1" />
				</REGISTER>
				<REGISTER des="VSYNC Interrupt Control Register (VSINTR)" flavor="NPCM750G | NPCM710G" name="VSINTR" offset="0x0AC" reset_source="BMC CPU reset" reset_val="0x00000000" size="32">
					<FIELD bit_offset="0" bit_size="1" des="VSYNC Interrupt Enable" name="VSINTEN" type="RW" />
					<FIELD bit_offset="1" bit_size="1" des="VSYNC Interrupt Edge Select" name="VSINTEDGE" type="RW" />
					<FIELD bit_offset="2" bit_size="1" des="VSYNC Interrupt Status" name="VSINTST" type="RW1C" />
				</REGISTER>
				<REGISTER des="PCI Reset Control Register (PCIRCTL)" name="PCIRCTL" offset="0x0A0" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="PCI Reset Release" name="PCIRREL" />
					<FIELD bit_offset="1" bit_size="1" des="PCI Reset Release Clear" name="PCIRRELC" />
					<FIELD bit_offset="4" bit_size="1" des="PCI Reset Drive" name="PCIRSTD" />
				</REGISTER>
				<REGISTER des="I2C Segment Pin Select Register (I2CSEGSEL)" name="I2CSEGSEL" offset="0x0E0" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="Segment 0B Select" name="S0SBSEL" />
					<FIELD bit_offset="1" bit_size="1" des="Segment 0C Select" name="S0SCSEL" />
					<FIELD bit_offset="2" bit_size="1" des="Segment 0D Select" name="S0SDSEL" />
					<FIELD bit_offset="3" bit_size="2" des="Segment 0 Drive Control Configuration" name="S0DECFG" />
					<FIELD bit_offset="5" bit_size="1" des="Segment 1B Select" name="S1SBSEL" />
					<FIELD bit_offset="6" bit_size="1" des="Segment 1C Select" name="S1SCSEL" />
					<FIELD bit_offset="7" bit_size="1" des="Segment 1D Select" name="S1SDSEL" />
					<FIELD bit_offset="8" bit_size="1" des="Segment 2B Select" name="S2SBSEL" />
					<FIELD bit_offset="9" bit_size="1" des="Segment 2C Select" name="S2SCSEL" />
					<FIELD bit_offset="10" bit_size="1" des="Segment 2D Select" name="S2SDSEL" />
					<FIELD bit_offset="11" bit_size="1" des="Segment 3B Select" name="S3SBSEL" />
					<FIELD bit_offset="12" bit_size="1" des="Segment 3C Select" name="S3SCSEL" />
					<FIELD bit_offset="13" bit_size="1" des="Segment 3D Select" name="S3SDSEL" />
					<FIELD bit_offset="14" bit_size="1" des="Segment 4B Select" name="S4SBSEL" />
					<FIELD bit_offset="15" bit_size="1" des="Segment 4C Select" name="S4SCSEL" />
					<FIELD bit_offset="16" bit_size="1" des="Segment 4D Select" name="S4SDSEL" />
					<FIELD bit_offset="17" bit_size="2" des="Segment 4 Drive Control Configuration" name="S4DECFG" />
					<FIELD bit_offset="19" bit_size="1" des="Segment 5B Select" name="S5SBSEL" />
					<FIELD bit_offset="20" bit_size="1" des="Segment 5C Select" name="S5SCSEL" />
					<FIELD bit_offset="21" bit_size="1" des="Segment 5D Select" name="S5SDSEL" />
					<FIELD bit_offset="22" bit_size="1" des="Segment 0 Drive Enable Select" name="S0DESEL" />
					<FIELD bit_offset="24" bit_size="1" des="Segment 6B Select" name="S6SBSEL" />
					<FIELD bit_offset="25" bit_size="1" des="Segment 6C Select" name="S6SCSEL" />
					<FIELD bit_offset="26" bit_size="1" des="Segment 6D Select" name="S6SDSEL" />
					<FIELD bit_offset="27" bit_size="1" des="Segment 7B Select" name="S7SBSEL" />
					<FIELD bit_offset="28" bit_size="1" des="Segment 7C Select" name="S7SCSEL" />
					<FIELD bit_offset="29" bit_size="1" des="Segment 7D Select" name="S7SDSEL" />
				</REGISTER>
				<REGISTER des="I2C Segment Control Register (I2CSEGCTL)" name="I2CSEGCTL" offset="0x0E4" reset_source="VSB Power_Up reset" reset_val="0x00000000(CangedinArbel)" size="32">
					<FIELD bit_offset="0" bit_size="2" des="SMBus 0 Segment Select" name="SMB0SS" type="RW | RO" />
					<FIELD bit_offset="2" bit_size="2" des="SMBus 1 Segment Select" name="SMB1SS" type="RW | RO" />
					<FIELD bit_offset="4" bit_size="2" des="SMBus 2 Segment Select" name="SMB2SS" type="RW | RO" />
					<FIELD bit_offset="6" bit_size="2" des="SMBus 3 Segment Select" name="SMB3SS" type="RW | RO" />
					<FIELD bit_offset="8" bit_size="2" des="SMBus 4 Segment Select" name="SMB4SS" type="RW | RO" />
					<FIELD bit_offset="10" bit_size="2" des="SMBus 5 Segment Select" name="SMB5SS" type="RW | RO" />
					<FIELD bit_offset="12" bit_size="1" des="SMB0SS Write Enable" name="WEN0SS" type="WO" />
					<FIELD bit_offset="13" bit_size="1" des="SMB1SS Write Enable" name="WEN1SS" type="WO" />
					<FIELD bit_offset="14" bit_size="1" des="SMB2SS Write Enable" name="WEN2SS" type="WO" />
					<FIELD bit_offset="15" bit_size="1" des="SMB3SS Write Enable" name="WEN3SS" type="WO" />
					<FIELD bit_offset="16" bit_size="1" des="SMB4SS Write Enable" name="WEN4SS" type="WO" />
					<FIELD bit_offset="17" bit_size="1" des="SMB5SS Write Enable" name="WEN5SS" type="WO" />
					<FIELD bit_offset="20" bit_size="1" des="Segment 0 SW Drive Enable" name="S0DEN" type="RW | RO" />
					<FIELD bit_offset="21" bit_size="1" des="S0DEN Write Enable" name="S0DWE" type="WO" />
					<FIELD bit_offset="24" bit_size="1" des="Segment 4 SW Drive Enable" name="S4DEN" type="RW | RO" />
					<FIELD bit_offset="25" bit_size="1" des="S4DEN Write Enable" name="S4DWE" type="WO" />
					<FIELD bit_offset="26" bit_size="2" des="SMBus 6 Segment Select" name="SMB6SS" type="RW | RO" />
					<FIELD bit_offset="28" bit_size="1" des="SMB6SS Write Enable" name="WEN6SS" type="WO" />
					<FIELD bit_offset="29" bit_size="2" des="SMBus 7 Segment Select" name="SMB7SS" type="RW | RO" />
					<FIELD bit_offset="31" bit_size="1" des="SMB7SS Write Enable" name="WEN7SS" type="WO" />
				</REGISTER>
				<REGISTER des="Voltage Supply Report Register (VSRCR)" name="VSRCR" offset="0x0E8" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="1" des="VSBV1 Voltage Level" name="V1" />
					<FIELD bit_offset="1" bit_size="1" des="VSBV2 Voltage Level" name="V2" />
					<FIELD bit_offset="2" bit_size="1" des="VSBV3 Voltage Level" name="V3" />
					<FIELD bit_offset="3" bit_size="1" des="VSBV4 Voltage Level" name="V4" />
					<FIELD bit_offset="4" bit_size="1" des="VSBV5 Voltage Level" name="V5" />
					<FIELD bit_offset="5" bit_size="1" des="VSBV6 Voltage Level" name="V6" />
					<FIELD bit_offset="6" bit_size="1" des="VSBV7 Voltage Level" name="V7" />
					<FIELD bit_offset="7" bit_size="1" des="VSBV8 Voltage Level" name="V8" />
					<FIELD bit_offset="8" bit_size="1" des="VSBV9 Voltage Level" name="V9" />
					<FIELD bit_offset="9" bit_size="1" des="VSBV10 Voltage Level" name="V10" />
					<FIELD bit_offset="10" bit_size="1" des="VSBV11 Voltage Level" name="V11" />
					<FIELD bit_offset="11" bit_size="1" des="VSBV12 Voltage Level" name="V12" />
					<FIELD bit_offset="12" bit_size="1" des="VSBV13 Voltage Level" name="V13" />
					<FIELD bit_offset="13" bit_size="1" des="VSBV14 Voltage Level" name="V14" />
					<FIELD bit_offset="14" bit_size="1" des="VSBSIF Voltage Level" name="VSIF" />
					<FIELD bit_offset="16" bit_size="1" des="VSBV1 Voltage Level B" name="V1B" />
					<FIELD bit_offset="17" bit_size="1" des="VSBV2 Voltage Level B" name="V2B" />
					<FIELD bit_offset="18" bit_size="1" des="VSBV3 Voltage Level B" name="V3B" />
					<FIELD bit_offset="19" bit_size="1" des="VSBV4 Voltage Level B" name="V4B" />
					<FIELD bit_offset="20" bit_size="1" des="VSBV5 Voltage Level B" name="V5B" />
					<FIELD bit_offset="21" bit_size="1" des="VSBV6 Voltage Level B" name="V6B" />
					<FIELD bit_offset="22" bit_size="1" des="VSBV7 Voltage Level B" name="V7B" />
					<FIELD bit_offset="23" bit_size="1" des="VSBV8 Voltage Level B" name="V8B" />
					<FIELD bit_offset="24" bit_size="1" des="VSBV9 Voltage Level B" name="V9B" />
					<FIELD bit_offset="25" bit_size="1" des="VSBV10 Voltage Level B" name="V10B" />
					<FIELD bit_offset="26" bit_size="1" des="VSBV11 Voltage Level B" name="V11B" />
					<FIELD bit_offset="28" bit_size="1" des="VSBV13 Voltage Level B" name="V13B" />
					<FIELD bit_offset="29" bit_size="1" des="VSBV14 Voltage Level B" name="V14B" />
					<FIELD bit_offset="30" bit_size="1" des="VSBR2 Voltage Level" name="VR2" />
				</REGISTER>
				<REGISTER des="Module Lock Register (MLOCKR)" name="MLOCKR" offset="0x0EC" reset_source="VSB Power_Up reset | BMC CPU reset" reset_val="0x00000000" size="32" type="RW1S">
					<FIELD bit_offset="0" bit_size="1" des="AHB_to_PCE Bridge Lock" name="AHB2PCI" />
				</REGISTER>
				<REGISTER des="Scratchpad Register 2 (SCRPAD_02)" name="SCRPAD_02" offset="0x084" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="32" des="Scratchpad" name="SCRATCHPAD" type="None" />
				</REGISTER>
				<REGISTER des="Scratchpad Register 3 (SCRPAD_03)" name="SCRPAD_03" offset="0x080" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="32" des="Scratchpad" name="SCRATCHPAD" type="None" />
				</REGISTER>
				<REGISTER des="Scratchpad Register (SCRPAD) (was ANTEST) " name="SCRPAD" offset="0x13C" reset_source="VSB Power_Up reset" reset_val="0x00000008" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="32" des="Scratchpad" name="SP" />
				</REGISTER>
				<REGISTER des="USB PHY 1 Control Register (USB1PHYCTL) (USB1TEST)" name="USB1PHYCTL" offset="0x140" reset_source="VSB Power_Up reset" reset_val="0x034730E4" size="61" type="RW">
					<FIELD bit_offset="9" bit_size="2" des="Transmit Pre_emphasis" name="TXPREEMPH" />
					<FIELD bit_offset="28" bit_size="1" des="Reset Sequence" name="RS" />
				</REGISTER>
				<REGISTER des="USB PHY 2 Control Register (USB2PHYCTL) (USB2TEST)" name="USB2PHYCTL" offset="0x144" reset_source="VSB Power_Up reset" reset_val="0x034730E4" size="61" type="RW">
					<FIELD bit_offset="9" bit_size="2" des="Transmit Pre_emphasis" name="TXPREEMPH" />
					<FIELD bit_offset="28" bit_size="1" des="Reset Sequence" name="RS" />
				</REGISTER>
				<REGISTER des="USB PHY 3 Control Register (USB3PHYCTL) (USB3TEST)" name="USB3PHYCTL" offset="0x148" reset_source="VSB Power_Up reset" reset_val="0x034730E4" size="61" type="RW">
					<FIELD bit_offset="9" bit_size="2" des="Transmit Pre_emphasis" name="TXPREEMPH" />
					<FIELD bit_offset="28" bit_size="1" des="Reset Sequence" name="RS" />
				</REGISTER>
					<REGISTER des="Scratch Pad Register 10-41 (SCRPAD_10-41)" multiple="32" name="SCRPAD_10_41" offset="0xE00, 0xE04, 0xE08, 0xE0C, 0xE10, 0xE14, 0xE18, 0xE1C, 0xE20, 0xE24, 0xE28, 0xE2C, 0xE30, 0xE34, 0xE38, 0xE3C, 0xE40, 0xE44, 0xE48, 0xE4C, 0xE50, 0xE54, 0xE58, 0xE5C, 0xE60, 0xE64, 0xE68, 0xE6C, 0xE70, 0xE74, 0xE78, 0xE7C" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
					  <FIELD bit_offset="0" bit_size="32" des="Scratch Pad" name="SP" />
					</REGISTER>
					<REGISTER des="Scratch Pad Register 42-73 (SCRPAD_42-73)" multiple="32" name="SCRPAD_42_73" offset="0xE80, 0xE84, 0xE88, 0xE8C, 0xE90, 0xE94, 0xE98, 0xE9C, 0xEA0, 0xEA4, 0xEA8, 0xEAC, 0xEB0, 0xEB4, 0xEB8, 0xEBC, 0xEC0, 0xEC4, 0xEC8, 0xECC, 0xED0, 0xED54, 0xED8, 0xEDC, 0xEE0, 0xEE4, 0xEE8, 0xEE6C, 0xEF0, 0xEF4, 0xEF8, 0xEFC" reset_source="BMC CPU Reset" reset_val="0x00000000" size="32" type="RW">
					  <FIELD bit_offset="0" bit_size="32" des="Scratch Pad" name="SP" />
					</REGISTER>
					<REGISTER des="Semaphore Register 00-31 (GP_SEMFR_00-31)" multiple="32" name="GP_SEMFR_00_31" offset="0xF00, 0xF04, 0xF08, 0xE0C, 0xF10, 0xF14, 0xF18, 0xF1C, 0xF20, 0xF24, 0xF28, 0xF2C, 0xF30, 0xF34, 0xF38, 0xF3C, 0xF40, 0xF44, 0xF48, 0xF4C, 0xF50, 0xF54, 0xF58, 0xF5C, 0xF60, 0xF64, 0xF68, 0xF6C, 0xF70, 0xF74, 0xF78, 0xF7C" reset_source="BMC CPU Reset" reset_val="0x00000001" size="32" type="RCW">
					  <FIELD bit_offset="0" bit_size="4" des="Semaphore" name="SEM" />
					</REGISTER>
				<REGISTER des="Coprocessor 1 Control Register (CPCTL1)" name="CPCTL1" offset="0x000" reset_source="VSB Power_Up reset" reset_val="0x00XX0000" size="32">
					<FIELD bit_offset="0" bit_size="6" des="None" name="GPSCRPAD" type="RW1S" />
					<FIELD bit_offset="16" bit_size="8" des="Coprocessor 1 FUSTRAP8_1" name="CP_FUSTRAP8_1" type="RO" />
				</REGISTER>
				<REGISTER des="Coprocessor 1 to BMC Core Status Register (CP2BST1)" name="CP2BST1" offset="0x004" reset_source="VSB Power_Up reset | Core Domain CP reset" reset_val="0x00000000" size="32" type="RW1C">
					<FIELD bit_offset="0" bit_size="32" des="Coprocessor to BMC Core Status" name="CP2BST" />
				</REGISTER>
				<REGISTER des="BMC Core to Coprocessor 1 Notification Register (B2CPNT1)" name="B2CPNT1" offset="0x008" reset_source="VSB Power_Up reset | BMC CPU reset" reset_val="0x00000000" size="32" type="RW1S">
					<FIELD bit_offset="0" bit_size="32" des="BMC to Coprocessor Core Notification" name="B2CPNT" />
				</REGISTER>
				<REGISTER des="Coprocessor 1 Protection Control Register (CPPCTL1) " name="CPPCTL1" offset="0x00C" reset_source="VSB Power_Up reset" reset_val="0x00000000" size="32" type="RW1S">
					<FIELD bit_offset="0" bit_size="1" des="Coprocessor Control Registers Lock" name="CPCL" />
					<FIELD bit_offset="3" bit_size="1" des="Coprocessor and GDMA AHB3 Lock" name="CPD3L" />
				</REGISTER>
				<REGISTER des="Coprocessor Boot Pointer Register (CPBPNTR1)" name="CPBPNTR1" offset="0x010" reset_source="VSB Power_Up reset | Core Domain reset" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="32" des="Coprocessor Boot Pointer" name="CPBOOTPNT" />
				</REGISTER>
				<REGISTER des="Coprocessor 2 (TIP) Control Register (CPCTL2)" name="CPCTL2" offset="0x000" reset_source="VSB Power_Up reset" reset_val="0x00XX0000" size="32">
					<FIELD bit_offset="0" bit_size="6" des="None" name="GPSCRPAD" type="RW1S" />
					<FIELD bit_offset="16" bit_size="8" des="Coprocessor 2 FUSTRAP8_1" name="CP_FUSTRAP8_1" type="RO" />
				</REGISTER>
				<REGISTER des="Coprocessor 2 (TIP) to BMC Core Status Register (CP2BST2)" name="CP2BST2" offset="0x004" reset_source="VSB Power_Up reset | Core Domain CP reset" reset_val="0x00000000" size="32" type="RW1C">
					<FIELD bit_offset="0" bit_size="32" des="Coprocessor to BMC Core Status" name="CP2BST" />
				</REGISTER>
				<REGISTER des="BMC Core to Coprocessor 2 (TIP) Notification Register (B2CPNT2)" name="B2CPNT2" offset="0x008" reset_source="VSB Power_Up reset | Core Domain reset | BMC CPU reset" reset_val="0x00000000" size="32" type="RW1S">
					<FIELD bit_offset="0" bit_size="32" des="BMC to Coprocessor Core Notification" name="B2CPNT" />
				</REGISTER>
				<REGISTER des="Coprocessor 2 (TIP) Scratchpad Register (CPSP2)" name="CPSP2" offset="0x010" reset_source="VSB Power_Up reset | Core Domain reset. (register new in ARBEL)" reset_val="0x00000000" size="32" type="RW">
					<FIELD bit_offset="0" bit_size="32" des="Scratchpad" name="SP" />
				</REGISTER>
			</MODULE_CORE_MEM>
			<MODULE_CORE_MEM base_address="0xF0800800" name="MCR" power_domain="VSB11" version="N/A">
				<REGISTER des="Module Control Register (MCR_n)" name="MCR_n" multiple="188" offset="0x0-0x2F0" reset_val="0x00000000" size="32">
					<FIELD bit_offset="0" bit_size="1" des="Master Disable Slave Protection on BMC" name="MDSP_BMC" type="RW" />
					<FIELD bit_offset="1" bit_size="1" des="Master Disable Slave Protection on COP" name="MDSP_COP1" type="RW" />
					<FIELD bit_offset="2" bit_size="1" des="Master Disable Slave Protection on TIP" name="MDSP_TIP" type="RW" />
					<FIELD bit_offset="4" bit_size="1" des="Master Disable Slave Protection on GDMA" name="MDSP_GDMA" type="RW" />
					<FIELD bit_offset="5" bit_size="1" des="Master Disable Slave Protection on VDMA" name="MDSP_VDMA" type="RW" />
					<FIELD bit_offset="6" bit_size="1" des="Master Disable Slave Protection on USB Devices" name="MDSP_USBD" type="RW" />
					<FIELD bit_offset="7" bit_size="1" des="Master Disable Slave Protection on USB Hosts" name="MDSP_USBH" type="RW" />
					<FIELD bit_offset="8" bit_size="1" des="Master Disable Slave Protection on SDHC" name="MDSP_SDHC" type="RW" />
					<FIELD bit_offset="9" bit_size="1" des="Master Disable Slave Protection on GMAC Ethernet controllers" name="MDSP_ETH" type="RW" />
					<FIELD bit_offset="10" bit_size="1" des="Master Disable Slave Protection on DEBUG" name="MDSP_DEBUG" type="RW" />
					<FIELD bit_offset="11" bit_size="1" des="Master Disable Slave Protection on SHM" name="MDSP_SHM" type="RW" />
					<FIELD bit_offset="15" bit_size="1" des="Master Disable Slave Protection on BMC" name="MDSP_TZONE" type="RW" />
					<FIELD bit_offset="16" bit_size="3" des="Set Interrupt Allocation" name="S_INT_ALOC" type="RO" />
					<FIELD bit_offset="24" bit_size="1" des="Lock Bits 0_14 of this register" name="LK_MASTERS" type="RW1S" />
					<FIELD bit_offset="25" bit_size="1" des="Lock Bit 15 of this register" name="LK_TZONE" type="RW1S" />
					<FIELD bit_offset="26" bit_size="1" des="Lock Bit 16_18 of this register" name="LK_INTALOC" type="RW1S" />
				</REGISTER>
			</MODULE_CORE_MEM>
		</MODULES>
	</CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex-A35" data_cache="" family="RISC-ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0801000" name="CLK" power_domain="VSB11" version="4">
		<REGISTER des="Clock Enable 1 Register (CLKEN1)" name="CLKEN1" offset="0x00" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="FIU0 Clock Enable Bit" name="SPI0" />
		  <FIELD bit_offset="1" bit_size="1" des="FIU3 Clock Enable Bit" name="SPI3" />
		  <FIELD bit_offset="2" bit_size="1" des="KCS Clock Enable Bit" name="KCS" />
		  <FIELD bit_offset="3" bit_size="1" des="GDMA0 Clock Enable Bit" name="GDMA0" />
		  <FIELD bit_offset="4" bit_size="1" des="SHM Clock Enable Bit" name="SHM" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 1 Clock Enable Bit" name="USBDEV1" />
		  <FIELD bit_offset="6" bit_size="1" des="GMAC3 Clock Enable Bit" name="GMAC3" />
		  <FIELD bit_offset="7" bit_size="1" des="UART2 and UART3 Clock Enable Bit" name="UART23" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Device 2 Clock Enable Bit" name="USBDEV2" />
		  <FIELD bit_offset="9" bit_size="1" des="PECI Clock Enable Bit" name="PECI" />
		  <FIELD bit_offset="10" bit_size="1" des="AES Clock Enable Bit" name="AES" />
		  <FIELD bit_offset="11" bit_size="1" des="UART0 and UART1 Clock Enable Bit" name="UART01" />
		  <FIELD bit_offset="12" bit_size="1" des="DDR4 Memory Controller Clock Enable Bit" name="MC" />
		  <FIELD bit_offset="13" bit_size="1" des="SMBus Interface 2 Clock Enable Bit" name="SMB2" />
		  <FIELD bit_offset="14" bit_size="1" des="SMBus Interface 3 Clock Enable Bit" name="SMB3" />
		  <FIELD bit_offset="15" bit_size="1" des="SMBus Interface 4 Clock Enable Bit" name="SMB4" />
		  <FIELD bit_offset="16" bit_size="1" des="SMBus Interface 5 Clock Enable Bit" name="SMB5" />
		  <FIELD bit_offset="17" bit_size="1" des="HUART Clock Enable Bit" name="HUART" />
		  <FIELD bit_offset="18" bit_size="1" des="PWM Module 0 Clock Enable Bit" name="PWMM0" />
		  <FIELD bit_offset="19" bit_size="1" des="Timer 0 to Timer 4 (in Timer Module 0" name="TIMER0-4" />
		  <FIELD bit_offset="20" bit_size="1" des="Timer 5 to Timer 9 (in Timer Module 1" name="TIMER5-9" />
		  <FIELD bit_offset="21" bit_size="1" des="GMAC4 Clock Enable Bit" name="GMAC4" />
		  <FIELD bit_offset="22" bit_size="1" des="USB Device 4 Clock Enable Bit" name="USBDEV4" />
		  <FIELD bit_offset="23" bit_size="1" des="USB Device 5 Clock Enable Bit" name="USBDEV5" />
		  <FIELD bit_offset="24" bit_size="1" des="USB Device 6 Clock Enable Bit" name="USBDEV6" />
		  <FIELD bit_offset="25" bit_size="1" des="USB Device 3 Clock Enable Bit" name="USBDEV3" />
		  <FIELD bit_offset="26" bit_size="1" des="All Watchdog Timers Clock Enable Bit" name="WDT" />
		  <FIELD bit_offset="27" bit_size="1" des="ADC Clock Enable Bit" name="ADC" />
		  <FIELD bit_offset="28" bit_size="1" des="SMBus Interface 6 Clock Enable Bit" name="SMB6" />
		  <FIELD bit_offset="29" bit_size="1" des="SMBus Interface 7 Clock Enable Bit" name="SMB7" />
		  <FIELD bit_offset="30" bit_size="1" des="SMBus Interface 0 Clock Enable Bit" name="SMB0" />
		  <FIELD bit_offset="31" bit_size="1" des="SMBus Interface 1 Clock Enable Bit" name="SMB1" />
		</REGISTER>
		<REGISTER des="Clock Enable 2 Register (CLKEN2)" name="CLKEN2" offset="0x28" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Tachometer Module 7-0 Clock Enable Bits" name="MFT7-0" />
		  <FIELD bit_offset="8" bit_size="1" des="Multimedia Card Host Controller Clock Enable Bit" name="MMC" />
		  <FIELD bit_offset="10" bit_size="1" des="Graphics System Clock Enable Bit" name="GFXSYS" />
		  <FIELD bit_offset="11" bit_size="1" des="AHB-to-PCI Bridge Clock Enable Bit" name="AHBPCIBRG" />
		  <FIELD bit_offset="12" bit_size="1" des="VDM DMA Clock Enable Bit" name="VDMA" />
		  <FIELD bit_offset="13" bit_size="1" des="Encoding Compression Module Clock Enable Bit" name="ECE" />
		  <FIELD bit_offset="14" bit_size="1" des="Video Capture and Differentiate Module Clock Enable Bit" name="VCD" />
		  <FIELD bit_offset="16" bit_size="1" des="Virtual UART 1 Clock Enable Bit" name="VIRUART1" />
		  <FIELD bit_offset="17" bit_size="1" des="Virtual UART 2 Clock Enable Bit" name="VIRUART2" />
		  <FIELD bit_offset="18" bit_size="1" des="Serial GPIO Expander 1 Clock Enable Bit" name="SIOX1" />
		  <FIELD bit_offset="19" bit_size="1" des="Serial GPIO Expander 2 Clock Enable Bit" name="SIOX2" />
		  <FIELD bit_offset="20" bit_size="1" des="Block Transfer Module Clock Enable Bit" name="BT" />
		  <FIELD bit_offset="21" bit_size="1" des="3DES Module Clock Enable Bit" name="3DES" />
		  <FIELD bit_offset="23" bit_size="1" des="Peripheral SPI 2 Clock Enable Bit" name="PSPI2" />
		  <FIELD bit_offset="24" bit_size="1" des="FIU 1 Clock Enable Bit" name="SPI1" />
		  <FIELD bit_offset="25" bit_size="1" des="Gigabit MAC 2 Module Clock Enable Bit" name="GMAC2" />
		  <FIELD bit_offset="26" bit_size="1" des="USB Host 1 Clock Enable Bit" name="USBH1" />
		  <FIELD bit_offset="27" bit_size="1" des="HUB, UTMI and OHCI Clock Enable Bit" name="USBIF" />
		  <FIELD bit_offset="28" bit_size="1" des="Gigabit MAC 1 Module Clock Enable Bit" name="GMAC1" />
		  <FIELD bit_offset="30" bit_size="1" des="TOCK Clock Enable Bit" name="TOCK" />
		  <FIELD bit_offset="31" bit_size="1" des="Coprocessor 1 Clock Enable Bit" name="CP1" />
		</REGISTER>
		<REGISTER des="Clock Enable 3 Register (CLKEN3)" name="CLKEN3" offset="0x30" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="PWM Module 1 Clock Enable Bit" name="PWMM1" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus Interface 12 Clock Enable Bit" name="SMB12" />
		  <FIELD bit_offset="2" bit_size="1" des="SPIX Clock Enable Bit" name="SPIX" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus Interface 13 Clock Enable Bit" name="SMB13" />
		  <FIELD bit_offset="4" bit_size="1" des="USB Device 0 Clock Enable Bit" name="USBDEV0" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 7 Clock Enable Bit" name="USBDEV7" />
		  <FIELD bit_offset="6" bit_size="1" des="USB Device 8 Clock Enable Bit" name="USBDEV8" />
		  <FIELD bit_offset="7" bit_size="1" des="USB Device 9 Clock Enable Bit" name="USBDEV9" />
		  <FIELD bit_offset="9" bit_size="1" des="PCI Mailbox Clock Enable Bit" name="PCIMBX" />
		  <FIELD bit_offset="10" bit_size="1" des="General Purpose DMA 1 Clock Enable Bit" name="GDMA1" />
		  <FIELD bit_offset="11" bit_size="1" des="General Purpose DMA 2 Clock Enable bit" name="GDMA2" />
		  <FIELD bit_offset="12" bit_size="1" des="SMBus Interface 14 Clock Enable Bit" name="SMB14" />
		  <FIELD bit_offset="13" bit_size="1" des="SHA-1 and SHA-256 Module Clock Enable Bit" name="SHA" />
		  <FIELD bit_offset="14" bit_size="1" des="RSA, ECC and MODP accelerator Clock Enable Bit" name="SECECC" />
		  <FIELD bit_offset="15" bit_size="1" des="PCI Express Root Complex Clock Enable Bit" name="C" />
		  <FIELD bit_offset="16" bit_size="1" des="Timer 10 to Timer 14 (in Timer module 2" name="TIMER10-14" />
		  <FIELD bit_offset="17" bit_size="1" des="Random Number Generator Clock Enable Bit" name="RNG" />
		  <FIELD bit_offset="18" bit_size="1" des="SMBus Interface 15 Clock Enable Bit" name="SMB15" />
		  <FIELD bit_offset="19" bit_size="1" des="SMBus Interface 8 Clock Enable Bit" name="SMB8" />
		  <FIELD bit_offset="20" bit_size="1" des="SMBus Interface 9 Clock Enable Bit" name="SMB9" />
		  <FIELD bit_offset="21" bit_size="1" des="SMBus Interface 10 Clock Enable Bit" name="SMB10" />
		  <FIELD bit_offset="22" bit_size="1" des="SMBus Interface 11 Clock Enable Bit" name="SMB11" />
		  <FIELD bit_offset="23" bit_size="1" des="ESPI and FIU-EC Module Clock Enable Bit" name="ESPI" />
		  <FIELD bit_offset="24" bit_size="1" des="GPIO Module 0 Clock Enable Bit" name="GPIOM0" />
		  <FIELD bit_offset="25" bit_size="1" des="GPIO Module 1 Clock Enable Bit" name="GPIOM1" />
		  <FIELD bit_offset="26" bit_size="1" des="GPIO Module 2 Clock Enable Bit" name="GPIOM2" />
		  <FIELD bit_offset="27" bit_size="1" des="GPIO Module 3 Clock Enable Bit" name="GPIOM3" />
		  <FIELD bit_offset="28" bit_size="1" des="GPIO Module 4 Clock Enable Bit" name="GPIOM4" />
		  <FIELD bit_offset="29" bit_size="1" des="GPIO Module 5 Clock Enable Bit" name="GPIOM5" />
		  <FIELD bit_offset="30" bit_size="1" des="GPIO Module 6 Clock Enable Bit" name="GPIOM6" />
		  <FIELD bit_offset="31" bit_size="1" des="GPIO Module 7 Clock Enable Bit" name="GPIOM7" />
		</REGISTER>
		<REGISTER des="Clock Enable 4 Register (CLKEN4)" name="CLKEN4" offset="0x70" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SMBus Interface 16 Clock Enable Bit" name="SMB16" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus Interface 17 Clock Enable Bit" name="SMB17" />
		  <FIELD bit_offset="2" bit_size="1" des="SMBus Interface 18 Clock Enable Bit" name="SMB18" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus Interface 19 Clock Enable Bit" name="SMB19" />
		  <FIELD bit_offset="4" bit_size="1" des="SMBus Interface 20 Clock Enable Bit" name="SMB20" />
		  <FIELD bit_offset="5" bit_size="1" des="SMBus Interface 21 Clock Enable Bit" name="SMB21" />
		  <FIELD bit_offset="6" bit_size="1" des="SMBus Interface 22 Clock Enable Bit" name="SMB22" />
		  <FIELD bit_offset="7" bit_size="1" des="SMBus Interface 23 Clock Enable Bit" name="SMB23" />
		  <FIELD bit_offset="8" bit_size="1" des="I3C Controller 0 Clock Enable Bit" name="I3C0" />
		  <FIELD bit_offset="9" bit_size="1" des="I3C Controller 1 Clock Enable Bit" name="I3C1" />
		  <FIELD bit_offset="10" bit_size="1" des="I3C Controller 2 Clock Enable Bit" name="I3C2" />
		  <FIELD bit_offset="11" bit_size="1" des="I3C Controller 3 Clock Enable Bit" name="I3C3" />
		  <FIELD bit_offset="12" bit_size="1" des="I3C Controller 4 Clock Enable Bit" name="I3C4" />
		  <FIELD bit_offset="13" bit_size="1" des="I3C Controller 5 Clock Enable Bit" name="I3C5" />
		  <FIELD bit_offset="16" bit_size="1" des="UART4 Clock Enable Bit" name="UART4" />
		  <FIELD bit_offset="17" bit_size="1" des="UART5 Clock Enable Bit" name="UART5" />
		  <FIELD bit_offset="18" bit_size="1" des="UART6 Clock Enable Bit" name="UART6" />
		  <FIELD bit_offset="22" bit_size="1" des="SMB Interface 24 Clock Enable Bit" name="SMB24" />
		  <FIELD bit_offset="23" bit_size="1" des="SMB Interface 25 Clock Enable Bit" name="SMB25" />
		  <FIELD bit_offset="24" bit_size="1" des="SMB Interface 26 Clock Enable Bit" name="SMB26" />
		  <FIELD bit_offset="28" bit_size="1" des="PWM Module 2 Clock Enable Bit" name="PWMM2" />
		  <FIELD bit_offset="29" bit_size="1" des="JTAG Master 2 Clock Enable Bit" name="JTM1" />
		  <FIELD bit_offset="30" bit_size="1" des="JTAG Master 1 Clock Enable Bit" name="JTM2" />
		  <FIELD bit_offset="31" bit_size="1" des="USB Host 1 Clock Enable Bit" name="USBH2" />
		</REGISTER>
		<REGISTER des="Clock Select Register (CLKSEL)" name="CLKSEL" offset="0x04" reset_source="VSB Power-Up reset" reset_val="0x154AAAAA" size="34" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="CPU, Bus, and AHB System Clock Source Select Bit" name="CPUCKSEL" />
		  <FIELD bit_offset="4" bit_size="2" des="Pixel Clock Source Select Bit" name="PIXCKSEL" />
		  <FIELD bit_offset="6" bit_size="2" des="SDHC Clock Source Select Bit" name="SDCKSEL" />
		  <FIELD bit_offset="8" bit_size="2" des="Core and Host UART Clock Source Select Bit" name="UARTCKSEL" />
		  <FIELD bit_offset="10" bit_size="2" des="USB Serial Clock Source Select Bit" name="SUCKSEL" />
		  <FIELD bit_offset="12" bit_size="2" des="Memory Controller Clock Source Select Bit" name="MCCKSEL" />
		  <FIELD bit_offset="14" bit_size="2" des="ADC Clock Source Select Bit" name="ADCCKSEL" />
		  <FIELD bit_offset="16" bit_size="2" des="Graphics System Clock Source Select Bit" name="GFXCKSEL" />
		  <FIELD bit_offset="18" bit_size="3" des="CLKOUT signal Clock Source Select Bit" name="CLKOUTSEL" />
		  <FIELD bit_offset="21" bit_size="2" des="Graphics Memory Clock Source Select Bit" name="GFXMSEL" />
		  <FIELD bit_offset="23" bit_size="2" des="AHB6 Clock Source Select Bit" name="AHB6SSEL" />
		  <FIELD bit_offset="25" bit_size="2" des="RGMII GMAC Clock Source Select Bit" name="RGSEL" />
		  <FIELD bit_offset="27" bit_size="2" des="Root Complex PHY Clock Source Select Bit" name="RCPCKSEL" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 1 (CLKDIV1)" name="CLKDIV1" offset="0x08" reset_source="VSB Power-Up reset" reset_val="0x5413F855" size="32" type="RW">
		  <FIELD bit_offset="2" bit_size="4" des="Internal PCI Clock Divider Control" name="PCICKDIV" />
		  <FIELD bit_offset="6" bit_size="5" des="SPI3 Clock Divider Control" name="AHB3CKDIV" />
		  <FIELD bit_offset="11" bit_size="5" des="MMC Controller (SDHC2" name="MMCCKDIV" />
		  <FIELD bit_offset="16" bit_size="5" des="UART Clock Source Divider Control 1" name="UARTDIV1" />
		  <FIELD bit_offset="21" bit_size="5" des="PRE-ADC Clock Source Divider Control" name="PRE-ADCCKDIV" />
		  <FIELD bit_offset="26" bit_size="2" des="AMBA AHB Clock Divider Control" name="CLK4DIV" />
		  <FIELD bit_offset="28" bit_size="3" des="ADC Clock Divider Control" name="ADCCKDIV" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 2 (CLKDIV2)" name="CLKDIV2" offset="0x2C" reset_source="VSB Power-Up reset" reset_val="0xAA4F8F9F" size="32" type="RW">
		  <FIELD bit_offset="4" bit_size="4" des="USB Host OHCI Clock Divider Control" name="SU48CKDIV" />
		  <FIELD bit_offset="8" bit_size="5" des="Serial USB UTMI Bridge Clock Divider Control" name="SUCKDIV" />
		  <FIELD bit_offset="13" bit_size="3" des="Graphics System Clock Divider Control" name="GFXCKDIV***" />
		  <FIELD bit_offset="16" bit_size="5" des="CLKOUT Pin Divider Control" name="CLKOUTDIV" />
		  <FIELD bit_offset="22" bit_size="2" des="AMBA APB5 Clock Divider Control" name="APB5CKDIV" />
		  <FIELD bit_offset="24" bit_size="2" des="AMBA APB1 Clock Divider Control" name="APB1CKDIV" />
		  <FIELD bit_offset="26" bit_size="2" des="AMBA APB2 Clock Divider Control" name="APB2CKDIV" />
		  <FIELD bit_offset="28" bit_size="2" des="AMBA APB3 Clock Divider Control" name="APB3CKDIV" />
		  <FIELD bit_offset="30" bit_size="2" des="AMBA APB4 Clock Divider Control" name="APB4CKDIV" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 3 (CLKDIV3)" name="CLKDIV3" offset="0x58" reset_source="VSB Power-Up reset" reset_val="0x00009100" size="32" type="RW">
		  <FIELD bit_offset="1" bit_size="5" des="SPIX Clock Divider Control" name="SPIXCKDIV" />
		  <FIELD bit_offset="6" bit_size="5" des="SPI0 Clock Divider Control" name="SPI0CKDIV" />
		  <FIELD bit_offset="11" bit_size="5" des="UART Clock Source Divider Control 2" name="UARTDIV2" />
		  <FIELD bit_offset="16" bit_size="8" des="SPI1 Clock Divider Control" name="SPI1CKDIV" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 4 (CLKDIV4)" name="CLKDIV4" offset="0x7C" reset_source="VSB Power-Up reset" reset_val="0x70009000" size="32" type="RW">
		  <FIELD bit_offset="12" bit_size="4" des="Root Complex PHY Reference Clock Divider Control" name="RCPREFDIV" />
		  <FIELD bit_offset="28" bit_size="4" des="RGMII Reference Clock Divider Control" name="RGREFDIV" />
		</REGISTER>
		<REGISTER des="PLL Control Register 0 (PLLCON0) " name="PLLCON0" offset="0x0C" reset_source="VSB Power-Up reset" reset_val="0x00222101(f | 0xgenerating850MHz |wenreferenceclockis25MHz)" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="PLL Control Register 1 (PLLCON1)" name="PLLCON1" offset="0x10" reset_source="VSB Power-Up reset" reset_val="0x00202101(f | 0xgenerating800MHz |wenreferenceclockis25MHz)" size="32" type="RW (Varies)">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="PLL Control Register 2 (PLLCON2)" name="PLLCON2" offset="0x54" reset_source="VSB Power-Up reset" reset_val="0x00C02105" size="32">
		  <FIELD bit_offset="0" bit_size="6" des="PLL Input Clock Divider" name="INDV" type="RW" />
		  <FIELD bit_offset="8" bit_size="3" des="PLL Output Clock Divider 1" name="OTDV1" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Power-Down Mode Enable" name="PWDEN" type="RW" />
		  <FIELD bit_offset="13" bit_size="3" des="PLL Output Clock Divider 2" name="OTDV2" type="RW" />
		  <FIELD bit_offset="16" bit_size="12" des="PLL VCO Output Clock Feedback Divider" name="FBDV" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="Unlock Indication Sticky Bit" name="LOKS" type="RW1C" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock Indication" name="LOKI" type="RO" />
		</REGISTER>
		<REGISTER des="Software Reset Register (SWRSTR)" name="SWRSTR" offset="0x14" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="3" bit_size="1" des="Software Reset Control Bit 1" name="SWRST1" />
		  <FIELD bit_offset="4" bit_size="1" des="Software Reset Control Bit 2" name="SWRST2" />
		  <FIELD bit_offset="5" bit_size="1" des="Software Reset Control Bit 3" name="SWRST3" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 1 (IPSRST1)" name="IPSRST1" offset="0x20" reset_source="VSB Power-Up reset" reset_val="0x00001000" size="32" type="RW">
		  <FIELD bit_offset="3" bit_size="1" des="GDMA0 Software Reset Control Bit" name="GDMA0" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 1 Controller Software Reset Control Bit" name="USBDEV1" />
		  <FIELD bit_offset="6" bit_size="1" des="GMAC3 Software Reset Control Bit" name="GMAC3" />
		  <FIELD bit_offset="7" bit_size="1" des="UART 2 and UART 3 Software Reset Control Bit" name="UART23" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Device 2 Controller Software Reset Control Bit" name="USBDEV2" />
		  <FIELD bit_offset="9" bit_size="1" des="PECI Module Software Reset Control Bit" name="PECI" />
		  <FIELD bit_offset="10" bit_size="1" des="AES Module Software Reset Control Bit" name="AES" />
		  <FIELD bit_offset="11" bit_size="1" des="UARTs 0 and 1 Software Reset Control Bit" name="UART01" />
		  <FIELD bit_offset="12" bit_size="1" des="DDR4 Memory Controller Software Reset Control Bit" name="MC" />
		  <FIELD bit_offset="13" bit_size="1" des="SMBus2 Interface Software Reset Control Bit" name="SMB2" />
		  <FIELD bit_offset="14" bit_size="1" des="SMBus3 Interface Software Reset Control Bit" name="SMB3" />
		  <FIELD bit_offset="15" bit_size="1" des="SMBus4 Interface Software Reset Control Bit" name="SMB4" />
		  <FIELD bit_offset="16" bit_size="1" des="SMBus5 Interface Software Reset Control Bit" name="SMB5" />
		  <FIELD bit_offset="18" bit_size="1" des="PWM Module 0 Software Reset Control Bit" name="PWMM0" />
		  <FIELD bit_offset="19" bit_size="1" des="Timer 0-4 and Watchdog 0 (Timer module 0" name="TIM0-4" />
		  <FIELD bit_offset="20" bit_size="1" des="Timer 5-9 and Watchdog 1 (Timer module 1" name="TIM5-9" />
		  <FIELD bit_offset="21" bit_size="1" des="GMAC4 Software Reset Control Bit" name="GMAC4" />
		  <FIELD bit_offset="22" bit_size="1" des="USB Device 4 Controller Software Reset Control Bit" name="USBDEV4" />
		  <FIELD bit_offset="23" bit_size="1" des="USB Device 5 Controller Software Reset Control Bit" name="USBDEV5" />
		  <FIELD bit_offset="24" bit_size="1" des="USB Device 6 Controller Software Reset Control Bit" name="USBDEV6" />
		  <FIELD bit_offset="25" bit_size="1" des="USB Device 3 Controller Software Reset Control Bit" name="USBDEV3" />
		  <FIELD bit_offset="27" bit_size="1" des="ADC Software Reset Control Bit" name="ADC" />
		  <FIELD bit_offset="28" bit_size="1" des="SMBuS6 Interface Software Reset Control Bit" name="SMB6" />
		  <FIELD bit_offset="29" bit_size="1" des="SMBus7 Interface Software Reset Control Bit" name="SMB7" />
		  <FIELD bit_offset="30" bit_size="1" des="SMBus0 Interface Software Reset Control Bit" name="SMB0" />
		  <FIELD bit_offset="31" bit_size="1" des="SMBus1 Interface Software Reset Control Bit" name="SMB1" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 2 (IPSRST2)" name="IPSRST2" offset="0x24" reset_source="VSB Power-Up reset" reset_val="0x80000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Tachometer Module 7-0 Reset Control Bits" name="MFT7-0" />
		  <FIELD bit_offset="8" bit_size="1" des="Multimedia Card Host Controller Reset Control Bit" name="MMC" />
		  <FIELD bit_offset="10" bit_size="1" des="Graphics System Reset Control Bit" name="GFXSYS" />
		  <FIELD bit_offset="11" bit_size="1" des="AHB-to-PCI Bridge Reset Control Bit" name="AHBPCIBRG" />
		  <FIELD bit_offset="12" bit_size="1" des="VDM DMA Module Reset Control Bit" name="VDMA" />
		  <FIELD bit_offset="13" bit_size="1" des="Encoding Compression Module Reset Control Bit" name="ECE" />
		  <FIELD bit_offset="14" bit_size="1" des="Video Capture and Differentiate Module Reset Control Bit" name="VCD" />
		  <FIELD bit_offset="15" bit_size="1" des="AHB6 arbiter Software Reset Control Bit" name="AHB6" />
		  <FIELD bit_offset="16" bit_size="1" des="Virtual UART 1 Reset Control Bit" name="VIRUART1" />
		  <FIELD bit_offset="17" bit_size="1" des="Virtual UART 2 Reset Control Bit" name="VIRUART2" />
		  <FIELD bit_offset="18" bit_size="1" des="Serial GPIO Expander 1 Reset Control Bit" name="SIOX1" />
		  <FIELD bit_offset="19" bit_size="1" des="Serial GPIO Expander 2 Reset Control Bit" name="SIOX2" />
		  <FIELD bit_offset="20" bit_size="1" des="Block Transfer Module Software Reset Control Bit" name="BT" />
		  <FIELD bit_offset="21" bit_size="1" des="3DES Module Software Reset Control Bit" name="3DES" />
		  <FIELD bit_offset="23" bit_size="1" des="Peripheral SPI 2 Software Reset Control Bit" name="PSPI2" />
		  <FIELD bit_offset="24" bit_size="1" des="FIU 1 Module Software Reset Control Bit" name="SPI1" />
		  <FIELD bit_offset="25" bit_size="1" des="Gigabit MAC 2 Software Reset Control Bit" name="GMAC2" />
		  <FIELD bit_offset="26" bit_size="1" des="USB Host 1 Software Reset Control Bit" name="USBH1" />
		  <FIELD bit_offset="28" bit_size="1" des="Gigabit MAC 1 Software Reset Control Bit" name="GMAC1" />
		  <FIELD bit_offset="31" bit_size="1" des="Coprocessor 1 Reset Control Bit" name="CP1" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 3 (IPSRST3)" name="IPSRST3" offset="0x34" reset_source="VSB Power-Up reset" reset_val="0x03000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="PWM Module 1 Reset Control Bits" name="PWMM1" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus12 Interface Software Reset Control Bit" name="SMB12" />
		  <FIELD bit_offset="2" bit_size="1" des="SPIX Reset Control Bits" name="SPIX" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus13 Interface Software Reset Control Bit" name="SMB13" />
		  <FIELD bit_offset="4" bit_size="1" des="USB Device 0 Reset Control Bits" name="USBDEV0" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 7 Reset Control Bits" name="USBDEV7" />
		  <FIELD bit_offset="6" bit_size="1" des="USB Device 8 Reset Control Bits" name="USBDEV8" />
		  <FIELD bit_offset="7" bit_size="1" des="USB Device 9 Reset Control Bits" name="USBDEV9" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Hub Reset Control Bit" name="USBHUB" />
		  <FIELD bit_offset="9" bit_size="1" des="PCI Mailbox Reset Control Bit" name="SPCIMBX" />
		  <FIELD bit_offset="10" bit_size="1" des="General Purpose DMA Module 1 Reset Control Bit" name="GDMA1" />
		  <FIELD bit_offset="11" bit_size="1" des="General Purpose DMA Module 2 Reset Control Bit" name="GDMA2" />
		  <FIELD bit_offset="12" bit_size="1" des="SMBus14 Interface Software Reset Control Bit" name="SMB14" />
		  <FIELD bit_offset="13" bit_size="1" des="SHA-1 and SHA-256 Module Reset Control Bit" name="SHA" />
		  <FIELD bit_offset="14" bit_size="1" des="RSA, ECC and MODP Accelerator Module Reset Control Bit" name="SECECC" />
		  <FIELD bit_offset="15" bit_size="1" des="None" name="PCIERC" />
		  <FIELD bit_offset="16" bit_size="1" des="Timers 10-14 and Watchdog 2 (Timer module 2" name="TIMER10-14" />
		  <FIELD bit_offset="17" bit_size="1" des="Random Number Generator Software Reset Control Bit" name="RNG" />
		  <FIELD bit_offset="18" bit_size="1" des="SMBus15 Interface Software Reset Control Bit" name="SMB15" />
		  <FIELD bit_offset="19" bit_size="1" des="SMBus8 Interface Software Reset Control Bit" name="SMB8" />
		  <FIELD bit_offset="20" bit_size="1" des="SMBus9 Interface Software Reset Control Bit" name="SMB9" />
		  <FIELD bit_offset="21" bit_size="1" des="SMBus10 Interface Software Reset Control Bit" name="SMB10" />
		  <FIELD bit_offset="22" bit_size="1" des="SMBus11 Interface Software Reset Control Bit" name="SMB11" />
		  <FIELD bit_offset="23" bit_size="1" des="eSPI Module Software Reset Control Bit" name="ESPI" />
		  <FIELD bit_offset="24" bit_size="1" des="USB PHY 1 Software Reset Control Bit" name="USBPHY1" />
		  <FIELD bit_offset="25" bit_size="1" des="USB PHY 2 Software Reset Control Bit" name="USBPHY2" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 4 (IPSRST4)" name="IPSRST4" offset="0x74" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SMBus Interface 16 Software Reset Control Bit" name="SMB16" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus Interface 17 Software Reset Control Bit" name="SMB17" />
		  <FIELD bit_offset="2" bit_size="1" des="SMBus Interface 18 Software Reset Control Bit" name="SMB18" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus Interface 19 Software Reset Control Bit" name="SMB19" />
		  <FIELD bit_offset="4" bit_size="1" des="SMBus Interface 20 Software Reset Control Bit" name="SMB20" />
		  <FIELD bit_offset="5" bit_size="1" des="SMBus Interface 21 Software Reset Control Bit" name="SMB21" />
		  <FIELD bit_offset="6" bit_size="1" des="SMBus Interface 22 Software Reset Control Bit" name="SMB22" />
		  <FIELD bit_offset="7" bit_size="1" des="SMBus Interface 23 Software Reset Control Bit" name="SMB23" />
		  <FIELD bit_offset="8" bit_size="1" des="I3C Controller 0 Software Reset Control Bit" name="I3C0" />
		  <FIELD bit_offset="9" bit_size="1" des="I3C Controller 1 Software Reset Control Bit" name="I3C1" />
		  <FIELD bit_offset="10" bit_size="1" des="I3C Controller 2 Software Reset Control Bit" name="I3C2" />
		  <FIELD bit_offset="11" bit_size="1" des="I3C Controller 3 Software Reset Control Bit" name="I3C3" />
		  <FIELD bit_offset="12" bit_size="1" des="I3C Controller 4 Software Reset Control Bit" name="I3C4" />
		  <FIELD bit_offset="13" bit_size="1" des="I3C Controller 5 Software Reset Control Bit" name="I3C5" />
		  <FIELD bit_offset="16" bit_size="1" des="BMC UART 4 Software Reset Control Bit" name="UART4" />
		  <FIELD bit_offset="17" bit_size="1" des="BMC UART 5 Software Reset Control Bit" name="UART5" />
		  <FIELD bit_offset="18" bit_size="1" des="BMC UART 6 Software Reset Control Bit" name="UART6" />
		  <FIELD bit_offset="22" bit_size="1" des="SMBus Interface 24 Software Reset Control Bit" name="SMB24" />
		  <FIELD bit_offset="23" bit_size="1" des="SMBus Interface 25 Software Reset Control Bit" name="SMB25" />
		  <FIELD bit_offset="24" bit_size="1" des="SMBus Interface 26 Software Reset Control Bit" name="SMB26" />
		  <FIELD bit_offset="25" bit_size="1" des="USB PHY 3 Software Reset Control Bit" name="USBPHY3" />
		  <FIELD bit_offset="27" bit_size="1" des="PCIe Root Complex PHY Software Reset Control Bit" name="PCIERCPHY" />
		  <FIELD bit_offset="28" bit_size="1" des="USB Host or Device 3 Software Reset Control Bit" name="PWMM2" />
		  <FIELD bit_offset="29" bit_size="1" des="JTAG Master 1 Software Reset Control Bit" name="JTM1" />
		  <FIELD bit_offset="30" bit_size="1" des="JTAG Master 2 Software Reset Control Bit" name="JTM2" />
		  <FIELD bit_offset="31" bit_size="1" des="USB Host 2 Software Reset Control Bit" name="USBH2" />
		</REGISTER>
		<REGISTER des="Watchdog 0 Reset Control Register (WD0RCR)" name="WD0RCR" offset="0x38" reset_source="VSB Power-Up reset" reset_val="0xFFFFFFFF" size="32" type="Varies">
		  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit" name="CA35C" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBG" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit" name="CP1" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit" name="SEC" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit" name="RV" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit" name="MC" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit" name="CLKS" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit" name="ETH" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit" name="USBDEV" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit" name="USBH1" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit" name="DMA" type="RW" />
		  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit" name="MMC" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit" name="AHB2PCI" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit" name="PCIMBX" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit" name="TIMER" type="RW" />
		  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit" name="GPIOM0" type="RW" />
		  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit" name="GPIOM1" type="RW" />
		  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit" name="GPIOM2" type="RW" />
		  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit" name="GPIOM3" type="RW" />
		  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit" name="GPIOM4" type="RW" />
		  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit" name="GPIOM5" type="RW" />
		  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit" name="GPIOM6" type="RW" />
		  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit" name="GPIOM7" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit" name="SIOX1" type="RW" />
		  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit" name="SIOX2" type="RW" />
		  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit" name="SPIBMC" type="RW" />
		  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit" name="SPER" type="RW" />
		  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit" name="PWM" type="RW" />
		  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit" name="SHM" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit" name="PCIERC" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit" name="ESPI" type="RW" />
		</REGISTER>
		<REGISTER des="Watchdog 1 Reset Control Register (WD1RCR)***" name="WD1RCR" offset="0x3C" reset_source="VSB Power-Up reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Watchdog 2 Reset Control Register (WD2RCR)" name="WD2RCR" offset="0x40" reset_source="VSB Power-Up reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 1 (SWRSTC1)" name="SWRSTC1" offset="0x44" reset_source="VSB Power-Up reset" reset_val="0x00000003" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 2 (SWRSTC2)" name="SWRSTC2" offset="0x48" reset_source="VSB Power-Up reset" reset_val="0x00000001" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 3 (SWRSTC3)" name="SWRSTC3" offset="0x4C" reset_source="VSB Power-Up reset" reset_val="0x00000001" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="TIP Reset Control Register (TIPRSTC)" name="TIPRSTC" offset="0x50" reset_source="VSB Power-Up reset" reset_val="0x00000001" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="CORST Control Register (CORSTC)" name="CORSTC" offset="0x5C" reset_source="VSB Power-Up reset" reset_val="0x04000003" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Watchdog 0 Reset Control Register B (WD0RCRB)" name="WD0RCRB" offset="0x80" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="USB Host 2 Watchdog Reset Control Bit" name="USBH2" />
		  <FIELD bit_offset="1" bit_size="1" des="FIU3 module and AHB3 Logic Watchdog Reset Control Bit" name="SPI3" />
		  <FIELD bit_offset="2" bit_size="1" des="BMC Bus Watchdog Reset Control Bit" name="BMCBUS" />
		  <FIELD bit_offset="3" bit_size="1" des="Coprocessor 2 or Trusted Integrated Processor Watchdog Reset Control Bit" name="CP2-TIP" />
		  <FIELD bit_offset="4" bit_size="1" des="I3C Modules Watchdog Reset Control Bit" name="I3C" />
		  <FIELD bit_offset="6" bit_size="1" des="Flash Monitoring Reset Control Bit" name="FLM" />
		  <FIELD bit_offset="7" bit_size="1" des="PCI Devices Watchdog Reset Control Bit" name="PCIGFX" />
		  <FIELD bit_offset="8" bit_size="1" des="Host Peripherals Watchdog Reset Control Bit" name="HOSTPER" />
		  <FIELD bit_offset="9" bit_size="1" des="Host GPIOs modules Watchdog Reset Control Bit" name="HGPIO" />
		  <FIELD bit_offset="10" bit_size="1" des="JTAG Master Modules Watchdog Reset Control Bit" name="JTAGM" />
		</REGISTER>
		<REGISTER des="Watchdog 1 Reset Control Register B (WD1RCRB)" name="WD1RCRB" offset="0x84" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Watchdog 2 Reset Control Register B (WD2RCRB)" name="WD2RCRB" offset="0x88" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 1 B (SWRSTC1B)" name="SWRSTC1B" offset="0x8C" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 2 B (SWRSTC2B)" name="SWRSTC2B" offset="0x90" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 3 B (SWRSTC3B)" name="SWRSTC3B" offset="0x94" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="TIP Reset Control Register B (TIPRSTCB)" name="TIPRSTCB" offset="0x98" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="CORST Control Register B (CORSTCB)" name="CORSTCB" offset="0x9C" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="AHB Clock Frequency Information Register (AHBCKFI)" name="AHBCKFI" offset="0x64" reset_source="VSB Power-Up reset" reset_val="0x000000C8" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="AHB Clock Frequency" name="AHB_CLK_FRQ" />
		</REGISTER>
		<REGISTER des="Seconds Counter Register (SECCNT)" name="SECCNT" offset="0x68" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Seconds Count" name="SEC_CNT" />
		</REGISTER>
		<REGISTER des="Counter 25M Register (CNTR25M)" name="CNTR25M" offset="0x6C" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="25" des="25 MHz Count" name="25MCNT" />
		</REGISTER>
		<REGISTER des="Bus Time Out Register (BUSTO)" name="BUSTO" offset="0x78" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Timeout for AHB1" name="TOAHB1" />
		  <FIELD bit_offset="3" bit_size="3" des="Timeout for AHB8" name="TOAHB8" />
		  <FIELD bit_offset="6" bit_size="3" des="Timeout for AHB3" name="TOAHB3" />
		  <FIELD bit_offset="9" bit_size="3" des="Timeout for AHB19" name="TOAHB19" />
		  <FIELD bit_offset="12" bit_size="3" des="Timeout for AHB14" name="TOAHB14" />
		  <FIELD bit_offset="15" bit_size="3" des="Timeout for AHB18" name="TOAHB18" />
		  <FIELD bit_offset="18" bit_size="3" des="Timeout for AXI15" name="TOAXI15" />
		  <FIELD bit_offset="21" bit_size="3" des="Timeout for AXI16" name="TOAXI16" />
		  <FIELD bit_offset="24" bit_size="3" des="Timeout for AHB9" name="TOAHB9" />
		</REGISTER>
		<REGISTER des="CPU Throttling Control Register (THRTL_CNT)" name="THRTL_CNT" offset="0x0C0" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Throttling Divider" name="TH_DIV" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF000C000" name="ADC" power_domain="VSB11" reset_source="Core Domain reset" version="0x1">
		<REGISTER des="ADC Control Register (ADC_CON)" name="ADC_CON" offset="0x0000" reset_val="0x00080000" size="32">
		  <FIELD bit_offset="1" bit_size="8" des="ADC Input Clock Divider" name="ADC_DIV" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="ADC Conversion Control" name="ADC_CONV" type="RW1S" />
		  <FIELD bit_offset="16" bit_size="1" des="ADC Reset Control" name="ADC_RST" type="RW" />
		  <FIELD bit_offset="17" bit_size="1" des="ADC Block Enable" name="ADC_EN" type="RW" />
		  <FIELD bit_offset="18" bit_size="1" des="ADC Interrupt Status Bit" name="ADC_INT" type="RW1C" />
		  <FIELD bit_offset="19" bit_size="1" des="ADC Reference Voltage Select" name="REFSEL" type="RW" />
		  <FIELD bit_offset="21" bit_size="1" des="ADC Interrupt Enable Bit" name="ADC_INT_EN" type="RW" />
		  <FIELD bit_offset="24" bit_size="4" des="ADC Source Select" name="ADC_MUX" type="RW" />
		</REGISTER>
		<REGISTER des="ADC Data Buffer (ADC_DATA)" name="ADC_DATA" offset="0x0004" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="12" des="ADC Data Buffer" name="ADC_DATA" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0858000" name="AES" power_domain="VSB11" reset_source="Core Domain reset" version="0x11">
		<REGISTER des="Key 0_7 Register (AES_KEY_0_7)" multiple="8" name="AES_KEY_0_7" offset="0x400, 0x404, 0x408, 0x40C, 0x410, 0x414, 0x418, 0x41C" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="AES Key" name="AES_KEY" />
		</REGISTER>
		<REGISTER des="Initialization Vector 0 Register (AES_IV_0)" name="AES_IV_0" offset="0x440" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="AES_IV_0" name="AES_IV_0" />
		</REGISTER>
		<REGISTER des="Initial Counter Value Register 0_3 (AES_CTR0_3)" multiple="4" name="AES_CTR0_3" offset="0x460, 0x464, 0x468, 0x46C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Counter" name="CTR" />
		</REGISTER>
		<REGISTER des="Busy Register (AES_BUSY)" name="AES_BUSY" offset="0x470" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="AES_BUSY" name="AES_BUSY" />
		</REGISTER>
		<REGISTER des="Sample Key Register (AES_SK)" name="AES_SK" offset="0x478" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="AES_SK" name="AES_SK" />
		</REGISTER>
		<REGISTER des="Direct Data Access for R/W Register (AES_DIN_DOUT)" name="AES_DIN_DOUT" offset="0x4A0" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="AES_DIN_DOUT" name="AES_DIN_DOUT" />
		</REGISTER>
		<REGISTER des="Control Register (AES_CONTROL)" name="AES_CONTROL" offset="0x4C0" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Decrypt/Encrypt" name="DEC_ENC" />
		  <FIELD bit_offset="2" bit_size="3" des="MODE Key 0" name="MODE_KEY0" />
		  <FIELD bit_offset="12" bit_size="2" des="NK Key 0" name="NK_KEY0" />
		  <FIELD bit_offset="31" bit_size="1" des="DIRECT_ACC_N_DIN_DOUT" name="DIRECT_ACC_N_DIN_DOUT" />
		</REGISTER>
		<REGISTER des="Software Reset Register (AES_SW_RESET)" name="AES_SW_RESET" offset="0x4F4" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="AES Software Reset" name="AES_SW_RESET" />
		</REGISTER>
		<REGISTER des="AES FIFO Data Register (AES_FIFO_DATA)" name="AES_FIFO_DATA" offset="0x500" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="AES FIFO Data" name="AES_FIFO_DATA" />
		</REGISTER>
		<REGISTER des="AES FIFO Status Register (AES_FIFO_STATUS)" name="AES_FIFO_STATUS" offset="0x600" reset_val="0x0000000A" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Data In FIFO Full" name="DIN_FIFO_FULL" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Data In FIFO Empty" name="DIN_FIFO_EMPTY" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Data Out FIFO Full" name="DOUT_FIFO_FULL" type="RO" />
		  <FIELD bit_offset="3" bit_size="1" des="Data Out FIFO Empty" name="DOUT_FIFO_EMPTY" type="RO" />
		  <FIELD bit_offset="4" bit_size="1" des="Data Out FIFO Underflow" name="DOUT_FIFO_UNDERFLOW" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Data In FIFO Overflow" name="DIN_FIFO_OVERFLOW" type="RW1C" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850_TIP">
		<CORE arch="ARM" core="Cortex_M4" data_cache="" family="RISC_ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0858000" name="AES" power_domain="VCC1" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="Version Register (VERSION)" name="VERSION" offset="0x00" reset_val="0x00280414" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Version Number" name="VERSION" />
		</REGISTER>
		<REGISTER des="Status Register (STATUS)" name="STATUS" offset="0x04" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Ready Bit" name="R" />
		  <FIELD bit_offset="1" bit_size="8" des="Error Code" name="ERR" />
		</REGISTER>
		<REGISTER des="Control Register (CONTROL)" name="CONTROL" offset="0x08" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="Start Bit" name="S" />
		  <FIELD bit_offset="1" bit_size="4" des="Random data" name="RND" />
		  <FIELD bit_offset="5" bit_size="3" des="Key Select" name="K_SEL" />
		  <FIELD bit_offset="8" bit_size="1" des="Random Source Bit" name="R" />
		  <FIELD bit_offset="9" bit_size="1" des="Auto Start/Auto IRQ Bit" name="A" />
		  <FIELD bit_offset="10" bit_size="6" des="Key Lock" name="K_LOCK" />
		</REGISTER>
		<REGISTER des="Seed Register (SEED)" name="SEED" offset="0x0C" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Random Number" name="RND" />
		</REGISTER>
		<REGISTER des="Configuration Register (CONFIG)" name="CONFIG" offset="0x10" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="Encryption/Decryption" name="CD" />
		  <FIELD bit_offset="1" bit_size="2" des="Key Size Selecet" name="KSS" />
		  <FIELD bit_offset="8" bit_size="8" des="Mode" name="MODE" />
		  <FIELD bit_offset="16" bit_size="8" des="Block Size" name="BS" />
		</REGISTER>
		<REGISTER des="Interrupt Configuration Register (IRQ_C)" name="IRQ_C" offset="0x14" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="IRQ Enable Operation" name="IEO" />
		</REGISTER>
		<REGISTER des="Interrupt Status Register (IRQ_S)" name="IRQ_S" offset="0x18" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Operation Over" name="OVO" />
		</REGISTER>
		<REGISTER des="Interrupt Clear Register (IRQ_CLR)" name="IRQ_CLR" offset="0x1C" reset_val="0x00000000" size="32" type="W1C">
		  <FIELD bit_offset="0" bit_size="1" des="Clear Interrupt" name="CL0" />
		</REGISTER>
		<REGISTER des="Data Input 0_2 Registers (DATA_I0_2)" multiple="3" name="DATA_I0_2" offset="0x24, 0x28, 0x2C" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Data Input" name="DATA_IN_X" />
		</REGISTER>
		<REGISTER des="Data Output 0_3 Registers (DATA_O0_3)" multiple="4" name="DATA_O0_3" offset="0x30, 0x34, 0x38, 0x3C" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Data Output" name="DATA_O_X" />
		</REGISTER>
		<REGISTER des="Key0 Input 0_3 Registers (KEY0_0_3)" multiple="4" name="KEY0_0_3" offset="0x40, 0x44, 0x48, 0x4C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Key0 Input" name="KEY0_X" />
		</REGISTER>
		<REGISTER des="Key1 Input 0_3 Registers (KEY1_0_3)" multiple="4" name="KEY1_0_3" offset="0x60, 0x64, 0x68, 0x6C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Key1 Input" name="KEY1_X" />
		</REGISTER>
		<REGISTER des="Key2 Input 0_3 Registers (KEY2_0_3)" multiple="4" name="KEY2_0_3" offset="0x80, 0x84, 0x88, 0x8C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Key2 Input" name="KEY2_X" />
		</REGISTER>
		<REGISTER des="Key3 Input 0_3 Registers (KEY3_0_3)" multiple="4" name="KEY3_0_3" offset="0xA0, 0xA4, 0xA8, 0xAC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Key3 Input" name="KEY3_X" />
		</REGISTER>
		<REGISTER des="Key4 Input 0_4 Registers (KEY4_0_4)" multiple="4" name="KEY4_0_4" offset="0xC0, 0xC4, 0xC8, 0xCC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Key4 Input" name="KEY4_X" />
		</REGISTER>
		<REGISTER des="Key5 Input 0_3 Registers (KEY5_0_3)" multiple="4" name="KEY5_0_3" offset="0xE0, 0xE4, 0xE8, 0xEC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Key5 Input" name="KEY5_X" />
		</REGISTER>
		<REGISTER des="IV Input 0_3 Registers (IV0_3)" multiple="4" name="IV0_3" offset="0x100, 0x104, 0x108, 0x10C" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Initialization Vector" name="IV_X" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0030000" name="BT" power_domain="VSB11" version="1">
		<REGISTER des="BT Control Register (HI_BT_CTRL)" name="HI_BT_CTRL" offset="0x00" reset_val="0x00000080" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Clear Write Pointer" name="CLR_WR_PT" reset_source="Core Domain reset" type="WO" />
		  <FIELD bit_offset="1" bit_size="1" des="Clear Read Pointer" name="CLR_RD_PTR" reset_source="Core Domain reset" type="WO" />
		  <FIELD bit_offset="2" bit_size="1" des="Host to BMC Attention" name="H2B_ATN" reset_source="Core Domain reset" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="BMC to Host Attention" name="B2H_ATN" reset_source="Host Domain reset" type="RW1S" />
		  <FIELD bit_offset="4" bit_size="1" des="SMS Attention" name="SMS_ATN" reset_source="Host Domain reset" type="RW1S" />
		  <FIELD bit_offset="5" bit_size="1" des="None" name="OEM0" reset_source="Core Domain reset" type="RW1C" />
		  <FIELD bit_offset="6" bit_size="1" des="Host Busy" name="H_BUSY" reset_source="Host Domain reset" type="RO" />
		  <FIELD bit_offset="7" bit_size="1" des="BMC Busy" name="B_BUSY" reset_source="Core Domain reset" type="RW1T" />
		</REGISTER>
		<REGISTER des="BT Host-to-BMC Buffer (HI_HOST2BMC)" name="HI_HOST2BMC" offset="0x04" reset_source="Core Domain reset" reset_val="Undefined" size="32" type="R">
		  <FIELD bit_offset="0" bit_size="32" des="Host-to-BMC Buffer" name="HOST2BMC BUFFER" />
		</REGISTER>
		<REGISTER des="BT BMC-to-Host Buffer (HI_BMC2HOST)" name="HI_BMC2HOST" offset="0x04" reset_source="Core Domain reset" reset_val="Undefined" size="32" type="W">
		  <FIELD bit_offset="0" bit_size="32" des="BMC-to-Host Buffer" name="BMC2HOST BUFFER" />
		</REGISTER>
		<REGISTER des="BT Interrupt Mask Register (HI_BT_INTMASK)" name="HI_BT_INTMASK" offset="0x08" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Host to BMC Interrupt Enable" name="H2B_IRQ_EN" reset_source="Core Domain reset" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Host to BMC Interrupt Active" name="H2B_IRQ" reset_source="Core Domain reset" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="None" name="OEM1" reset_source="Host Domain reset" type="RO" />
		  <FIELD bit_offset="3" bit_size="1" des="None" name="OEM2" reset_source="Host Domain reset" type="RO" />
		  <FIELD bit_offset="4" bit_size="1" des="None" name="OEM3" reset_source="Host Domain reset" type="RO" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex-A35" data_cache="" family="RISC-ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0801000" name="CLK" power_domain="VSB11" version="4">
		<REGISTER des="Clock Enable 1 Register (CLKEN1)" name="CLKEN1" offset="0x00" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="FIU0 Clock Enable Bit" name="SPI0" />
		  <FIELD bit_offset="1" bit_size="1" des="FIU3 Clock Enable Bit" name="SPI3" />
		  <FIELD bit_offset="2" bit_size="1" des="KCS Clock Enable Bit" name="KCS" />
		  <FIELD bit_offset="3" bit_size="1" des="GDMA0 Clock Enable Bit" name="GDMA0" />
		  <FIELD bit_offset="4" bit_size="1" des="SHM Clock Enable Bit" name="SHM" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 1 Clock Enable Bit" name="USBDEV1" />
		  <FIELD bit_offset="6" bit_size="1" des="GMAC3 Clock Enable Bit" name="GMAC3" />
		  <FIELD bit_offset="7" bit_size="1" des="UART2 and UART3 Clock Enable Bit" name="UART23" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Device 2 Clock Enable Bit" name="USBDEV2" />
		  <FIELD bit_offset="9" bit_size="1" des="PECI Clock Enable Bit" name="PECI" />
		  <FIELD bit_offset="10" bit_size="1" des="AES Clock Enable Bit" name="AES" />
		  <FIELD bit_offset="11" bit_size="1" des="UART0 and UART1 Clock Enable Bit" name="UART01" />
		  <FIELD bit_offset="12" bit_size="1" des="DDR4 Memory Controller Clock Enable Bit" name="MC" />
		  <FIELD bit_offset="13" bit_size="1" des="SMBus Interface 2 Clock Enable Bit" name="SMB2" />
		  <FIELD bit_offset="14" bit_size="1" des="SMBus Interface 3 Clock Enable Bit" name="SMB3" />
		  <FIELD bit_offset="15" bit_size="1" des="SMBus Interface 4 Clock Enable Bit" name="SMB4" />
		  <FIELD bit_offset="16" bit_size="1" des="SMBus Interface 5 Clock Enable Bit" name="SMB5" />
		  <FIELD bit_offset="17" bit_size="1" des="HUART Clock Enable Bit" name="HUART" />
		  <FIELD bit_offset="18" bit_size="1" des="PWM Module 0 Clock Enable Bit" name="PWMM0" />
		  <FIELD bit_offset="19" bit_size="1" des="Timer 0 to Timer 4 (in Timer Module 0" name="TIMER0-4" />
		  <FIELD bit_offset="20" bit_size="1" des="Timer 5 to Timer 9 (in Timer Module 1" name="TIMER5-9" />
		  <FIELD bit_offset="21" bit_size="1" des="GMAC4 Clock Enable Bit" name="GMAC4" />
		  <FIELD bit_offset="22" bit_size="1" des="USB Device 4 Clock Enable Bit" name="USBDEV4" />
		  <FIELD bit_offset="23" bit_size="1" des="USB Device 5 Clock Enable Bit" name="USBDEV5" />
		  <FIELD bit_offset="24" bit_size="1" des="USB Device 6 Clock Enable Bit" name="USBDEV6" />
		  <FIELD bit_offset="25" bit_size="1" des="USB Device 3 Clock Enable Bit" name="USBDEV3" />
		  <FIELD bit_offset="26" bit_size="1" des="All Watchdog Timers Clock Enable Bit" name="WDT" />
		  <FIELD bit_offset="27" bit_size="1" des="ADC Clock Enable Bit" name="ADC" />
		  <FIELD bit_offset="28" bit_size="1" des="SMBus Interface 6 Clock Enable Bit" name="SMB6" />
		  <FIELD bit_offset="29" bit_size="1" des="SMBus Interface 7 Clock Enable Bit" name="SMB7" />
		  <FIELD bit_offset="30" bit_size="1" des="SMBus Interface 0 Clock Enable Bit" name="SMB0" />
		  <FIELD bit_offset="31" bit_size="1" des="SMBus Interface 1 Clock Enable Bit" name="SMB1" />
		</REGISTER>
		<REGISTER des="Clock Enable 2 Register (CLKEN2)" name="CLKEN2" offset="0x28" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Tachometer Module 7-0 Clock Enable Bits" name="MFT7-0" />
		  <FIELD bit_offset="8" bit_size="1" des="Multimedia Card Host Controller Clock Enable Bit" name="MMC" />
		  <FIELD bit_offset="10" bit_size="1" des="Graphics System Clock Enable Bit" name="GFXSYS" />
		  <FIELD bit_offset="11" bit_size="1" des="AHB-to-PCI Bridge Clock Enable Bit" name="AHBPCIBRG" />
		  <FIELD bit_offset="12" bit_size="1" des="VDM DMA Clock Enable Bit" name="VDMA" />
		  <FIELD bit_offset="13" bit_size="1" des="Encoding Compression Module Clock Enable Bit" name="ECE" />
		  <FIELD bit_offset="14" bit_size="1" des="Video Capture and Differentiate Module Clock Enable Bit" name="VCD" />
		  <FIELD bit_offset="16" bit_size="1" des="Virtual UART 1 Clock Enable Bit" name="VIRUART1" />
		  <FIELD bit_offset="17" bit_size="1" des="Virtual UART 2 Clock Enable Bit" name="VIRUART2" />
		  <FIELD bit_offset="18" bit_size="1" des="Serial GPIO Expander 1 Clock Enable Bit" name="SIOX1" />
		  <FIELD bit_offset="19" bit_size="1" des="Serial GPIO Expander 2 Clock Enable Bit" name="SIOX2" />
		  <FIELD bit_offset="20" bit_size="1" des="Block Transfer Module Clock Enable Bit" name="BT" />
		  <FIELD bit_offset="21" bit_size="1" des="3DES Module Clock Enable Bit" name="3DES" />
		  <FIELD bit_offset="23" bit_size="1" des="Peripheral SPI 2 Clock Enable Bit" name="PSPI2" />
		  <FIELD bit_offset="24" bit_size="1" des="FIU 1 Clock Enable Bit" name="SPI1" />
		  <FIELD bit_offset="25" bit_size="1" des="Gigabit MAC 2 Module Clock Enable Bit" name="GMAC2" />
		  <FIELD bit_offset="26" bit_size="1" des="USB Host 1 Clock Enable Bit" name="USBH1" />
		  <FIELD bit_offset="27" bit_size="1" des="HUB, UTMI and OHCI Clock Enable Bit" name="USBIF" />
		  <FIELD bit_offset="28" bit_size="1" des="Gigabit MAC 1 Module Clock Enable Bit" name="GMAC1" />
		  <FIELD bit_offset="30" bit_size="1" des="TOCK Clock Enable Bit" name="TOCK" />
		  <FIELD bit_offset="31" bit_size="1" des="Coprocessor 1 Clock Enable Bit" name="CP1" />
		</REGISTER>
		<REGISTER des="Clock Enable 3 Register (CLKEN3)" name="CLKEN3" offset="0x30" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="PWM Module 1 Clock Enable Bit" name="PWMM1" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus Interface 12 Clock Enable Bit" name="SMB12" />
		  <FIELD bit_offset="2" bit_size="1" des="SPIX Clock Enable Bit" name="SPIX" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus Interface 13 Clock Enable Bit" name="SMB13" />
		  <FIELD bit_offset="4" bit_size="1" des="USB Device 0 Clock Enable Bit" name="USBDEV0" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 7 Clock Enable Bit" name="USBDEV7" />
		  <FIELD bit_offset="6" bit_size="1" des="USB Device 8 Clock Enable Bit" name="USBDEV8" />
		  <FIELD bit_offset="7" bit_size="1" des="USB Device 9 Clock Enable Bit" name="USBDEV9" />
		  <FIELD bit_offset="9" bit_size="1" des="PCI Mailbox Clock Enable Bit" name="PCIMBX" />
		  <FIELD bit_offset="10" bit_size="1" des="General Purpose DMA 1 Clock Enable Bit" name="GDMA1" />
		  <FIELD bit_offset="11" bit_size="1" des="General Purpose DMA 2 Clock Enable bit" name="GDMA2" />
		  <FIELD bit_offset="12" bit_size="1" des="SMBus Interface 14 Clock Enable Bit" name="SMB14" />
		  <FIELD bit_offset="13" bit_size="1" des="SHA-1 and SHA-256 Module Clock Enable Bit" name="SHA" />
		  <FIELD bit_offset="14" bit_size="1" des="RSA, ECC and MODP accelerator Clock Enable Bit" name="SECECC" />
		  <FIELD bit_offset="15" bit_size="1" des="PCI Express Root Complex Clock Enable Bit" name="C" />
		  <FIELD bit_offset="16" bit_size="1" des="Timer 10 to Timer 14 (in Timer module 2" name="TIMER10-14" />
		  <FIELD bit_offset="17" bit_size="1" des="Random Number Generator Clock Enable Bit" name="RNG" />
		  <FIELD bit_offset="18" bit_size="1" des="SMBus Interface 15 Clock Enable Bit" name="SMB15" />
		  <FIELD bit_offset="19" bit_size="1" des="SMBus Interface 8 Clock Enable Bit" name="SMB8" />
		  <FIELD bit_offset="20" bit_size="1" des="SMBus Interface 9 Clock Enable Bit" name="SMB9" />
		  <FIELD bit_offset="21" bit_size="1" des="SMBus Interface 10 Clock Enable Bit" name="SMB10" />
		  <FIELD bit_offset="22" bit_size="1" des="SMBus Interface 11 Clock Enable Bit" name="SMB11" />
		  <FIELD bit_offset="23" bit_size="1" des="ESPI and FIU-EC Module Clock Enable Bit" name="ESPI" />
		  <FIELD bit_offset="24" bit_size="1" des="GPIO Module 0 Clock Enable Bit" name="GPIOM0" />
		  <FIELD bit_offset="25" bit_size="1" des="GPIO Module 1 Clock Enable Bit" name="GPIOM1" />
		  <FIELD bit_offset="26" bit_size="1" des="GPIO Module 2 Clock Enable Bit" name="GPIOM2" />
		  <FIELD bit_offset="27" bit_size="1" des="GPIO Module 3 Clock Enable Bit" name="GPIOM3" />
		  <FIELD bit_offset="28" bit_size="1" des="GPIO Module 4 Clock Enable Bit" name="GPIOM4" />
		  <FIELD bit_offset="29" bit_size="1" des="GPIO Module 5 Clock Enable Bit" name="GPIOM5" />
		  <FIELD bit_offset="30" bit_size="1" des="GPIO Module 6 Clock Enable Bit" name="GPIOM6" />
		  <FIELD bit_offset="31" bit_size="1" des="GPIO Module 7 Clock Enable Bit" name="GPIOM7" />
		</REGISTER>
		<REGISTER des="Clock Enable 4 Register (CLKEN4)" name="CLKEN4" offset="0x70" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SMBus Interface 16 Clock Enable Bit" name="SMB16" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus Interface 17 Clock Enable Bit" name="SMB17" />
		  <FIELD bit_offset="2" bit_size="1" des="SMBus Interface 18 Clock Enable Bit" name="SMB18" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus Interface 19 Clock Enable Bit" name="SMB19" />
		  <FIELD bit_offset="4" bit_size="1" des="SMBus Interface 20 Clock Enable Bit" name="SMB20" />
		  <FIELD bit_offset="5" bit_size="1" des="SMBus Interface 21 Clock Enable Bit" name="SMB21" />
		  <FIELD bit_offset="6" bit_size="1" des="SMBus Interface 22 Clock Enable Bit" name="SMB22" />
		  <FIELD bit_offset="7" bit_size="1" des="SMBus Interface 23 Clock Enable Bit" name="SMB23" />
		  <FIELD bit_offset="8" bit_size="1" des="I3C Controller 0 Clock Enable Bit" name="I3C0" />
		  <FIELD bit_offset="9" bit_size="1" des="I3C Controller 1 Clock Enable Bit" name="I3C1" />
		  <FIELD bit_offset="10" bit_size="1" des="I3C Controller 2 Clock Enable Bit" name="I3C2" />
		  <FIELD bit_offset="11" bit_size="1" des="I3C Controller 3 Clock Enable Bit" name="I3C3" />
		  <FIELD bit_offset="12" bit_size="1" des="I3C Controller 4 Clock Enable Bit" name="I3C4" />
		  <FIELD bit_offset="13" bit_size="1" des="I3C Controller 5 Clock Enable Bit" name="I3C5" />
		  <FIELD bit_offset="16" bit_size="1" des="UART4 Clock Enable Bit" name="UART4" />
		  <FIELD bit_offset="17" bit_size="1" des="UART5 Clock Enable Bit" name="UART5" />
		  <FIELD bit_offset="18" bit_size="1" des="UART6 Clock Enable Bit" name="UART6" />
		  <FIELD bit_offset="22" bit_size="1" des="SMB Interface 24 Clock Enable Bit" name="SMB24" />
		  <FIELD bit_offset="23" bit_size="1" des="SMB Interface 25 Clock Enable Bit" name="SMB25" />
		  <FIELD bit_offset="24" bit_size="1" des="SMB Interface 26 Clock Enable Bit" name="SMB26" />
		  <FIELD bit_offset="28" bit_size="1" des="PWM Module 2 Clock Enable Bit" name="PWMM2" />
		  <FIELD bit_offset="29" bit_size="1" des="JTAG Master 2 Clock Enable Bit" name="JTM1" />
		  <FIELD bit_offset="30" bit_size="1" des="JTAG Master 1 Clock Enable Bit" name="JTM2" />
		  <FIELD bit_offset="31" bit_size="1" des="USB Host 1 Clock Enable Bit" name="USBH2" />
		</REGISTER>
		<REGISTER des="Clock Select Register (CLKSEL)" name="CLKSEL" offset="0x04" reset_source="VSB Power-Up reset" reset_val="0x154AAAAA" size="34" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="CPU, Bus, and AHB System Clock Source Select Bit" name="CPUCKSEL" />
		  <FIELD bit_offset="4" bit_size="2" des="Pixel Clock Source Select Bit" name="PIXCKSEL" />
		  <FIELD bit_offset="6" bit_size="2" des="SDHC Clock Source Select Bit" name="SDCKSEL" />
		  <FIELD bit_offset="8" bit_size="2" des="Core and Host UART Clock Source Select Bit" name="UARTCKSEL" />
		  <FIELD bit_offset="10" bit_size="2" des="USB Serial Clock Source Select Bit" name="SUCKSEL" />
		  <FIELD bit_offset="12" bit_size="2" des="Memory Controller Clock Source Select Bit" name="MCCKSEL" />
		  <FIELD bit_offset="14" bit_size="2" des="ADC Clock Source Select Bit" name="ADCCKSEL" />
		  <FIELD bit_offset="16" bit_size="2" des="Graphics System Clock Source Select Bit" name="GFXCKSEL" />
		  <FIELD bit_offset="18" bit_size="3" des="CLKOUT signal Clock Source Select Bit" name="CLKOUTSEL" />
		  <FIELD bit_offset="21" bit_size="2" des="Graphics Memory Clock Source Select Bit" name="GFXMSEL" />
		  <FIELD bit_offset="23" bit_size="2" des="AHB6 Clock Source Select Bit" name="AHB6SSEL" />
		  <FIELD bit_offset="25" bit_size="2" des="RGMII GMAC Clock Source Select Bit" name="RGSEL" />
		  <FIELD bit_offset="27" bit_size="2" des="Root Complex PHY Clock Source Select Bit" name="RCPCKSEL" />
		</REGISTER>		
		<REGISTER des="Clock Divider Control Register 1 (CLKDIV1)" name="CLKDIV1" offset="0x08" reset_source="VSB Power-Up reset" reset_val="0x5413F855" size="32" type="RW">
		  <FIELD bit_offset="2" bit_size="4" des="Internal PCI Clock Divider Control" name="PCICKDIV" />
		  <FIELD bit_offset="6" bit_size="5" des="SPI3 Clock Divider Control" name="AHB3CKDIV" />
		  <FIELD bit_offset="11" bit_size="5" des="MMC Controller (SDHC2" name="MMCCKDIV" />
		  <FIELD bit_offset="16" bit_size="5" des="UART Clock Source Divider Control 1" name="UARTDIV1" />
		  <FIELD bit_offset="21" bit_size="5" des="PRE-ADC Clock Source Divider Control" name="PRE-ADCCKDIV" />
		  <FIELD bit_offset="26" bit_size="2" des="AMBA AHB Clock Divider Control" name="CLK4DIV" />
		  <FIELD bit_offset="28" bit_size="3" des="ADC Clock Divider Control" name="ADCCKDIV" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 2 (CLKDIV2)" name="CLKDIV2" offset="0x2C" reset_source="VSB Power-Up reset" reset_val="0xAA4F8F9F" size="32" type="RW">
		  <FIELD bit_offset="4" bit_size="4" des="USB Host OHCI Clock Divider Control" name="SU48CKDIV" />
		  <FIELD bit_offset="8" bit_size="5" des="Serial USB UTMI Bridge Clock Divider Control" name="SUCKDIV" />
		  <FIELD bit_offset="13" bit_size="3" des="Graphics System Clock Divider Control" name="GFXCKDIV***" />
		  <FIELD bit_offset="16" bit_size="5" des="CLKOUT Pin Divider Control" name="CLKOUTDIV" />
		  <FIELD bit_offset="22" bit_size="2" des="AMBA APB5 Clock Divider Control" name="APB5CKDIV" />
		  <FIELD bit_offset="24" bit_size="2" des="AMBA APB1 Clock Divider Control" name="APB1CKDIV" />
		  <FIELD bit_offset="26" bit_size="2" des="AMBA APB2 Clock Divider Control" name="APB2CKDIV" />
		  <FIELD bit_offset="28" bit_size="2" des="AMBA APB3 Clock Divider Control" name="APB3CKDIV" />
		  <FIELD bit_offset="30" bit_size="2" des="AMBA APB4 Clock Divider Control" name="APB4CKDIV" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 3 (CLKDIV3)" name="CLKDIV3" offset="0x58" reset_source="VSB Power-Up reset" reset_val="0x00009100" size="32" type="RW">
		  <FIELD bit_offset="1" bit_size="5" des="SPIX Clock Divider Control" name="SPIXCKDIV" />
		  <FIELD bit_offset="6" bit_size="5" des="SPI0 Clock Divider Control" name="SPI0CKDIV" />
		  <FIELD bit_offset="11" bit_size="5" des="UART Clock Source Divider Control 2" name="UARTDIV2" />
		  <FIELD bit_offset="16" bit_size="8" des="SPI1 Clock Divider Control" name="SPI1CKDIV" />
		</REGISTER>
		<REGISTER des="Clock Divider Control Register 4 (CLKDIV4)" name="CLKDIV4" offset="0x7C" reset_source="VSB Power-Up reset" reset_val="0x70009000" size="32" type="RW">
		  <FIELD bit_offset="12" bit_size="4" des="Root Complex PHY Reference Clock Divider Control" name="RCPREFDIV" />
		  <FIELD bit_offset="28" bit_size="4" des="RGMII Reference Clock Divider Control" name="RGREFDIV" />
		</REGISTER>
		<REGISTER des="PLL Control Register 0 (PLLCON0) " name="PLLCON0" offset="0x0C" reset_source="VSB Power-Up reset" reset_val="0x00222101" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="PLL Control Register 1 (PLLCON1)" name="PLLCON1" offset="0x10" reset_source="VSB Power-Up reset" reset_val="0x00202101" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="PLL Control Register 2 (PLLCON2)" name="PLLCON2" offset="0x54" reset_source="VSB Power-Up reset" reset_val="0x00C02105" size="32">
		  <FIELD bit_offset="0" bit_size="6" des="PLL Input Clock Divider" name="INDV" type="RW" />
		  <FIELD bit_offset="8" bit_size="3" des="PLL Output Clock Divider 1" name="OTDV1" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Power-Down Mode Enable" name="PWDEN" type="RW" />
		  <FIELD bit_offset="13" bit_size="3" des="PLL Output Clock Divider 2" name="OTDV2" type="RW" />
		  <FIELD bit_offset="16" bit_size="12" des="PLL VCO Output Clock Feedback Divider" name="FBDV" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="Unlock Indication Sticky Bit" name="LOKS" type="RW1C" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock Indication" name="LOKI" type="RO" />
		</REGISTER>
		<REGISTER des="Software Reset Register (SWRSTR)" name="SWRSTR" offset="0x14" reset_source="VSB Power-Up reset | Core Domain reset" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="3" bit_size="1" des="Software Reset Control Bit 1" name="SWRST1" />
		  <FIELD bit_offset="4" bit_size="1" des="Software Reset Control Bit 2" name="SWRST2" />
		  <FIELD bit_offset="5" bit_size="1" des="Software Reset Control Bit 3" name="SWRST3" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 1 (IPSRST1)" name="IPSRST1" offset="0x20" reset_source="VSB Power-Up reset" reset_val="0x00001000" size="32" type="RW">
		  <FIELD bit_offset="3" bit_size="1" des="GDMA0 Software Reset Control Bit" name="GDMA0" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 1 Controller Software Reset Control Bit" name="USBDEV1" />
		  <FIELD bit_offset="6" bit_size="1" des="GMAC3 Software Reset Control Bit" name="GMAC3" />
		  <FIELD bit_offset="7" bit_size="1" des="UART 2 and UART 3 Software Reset Control Bit" name="UART23" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Device 2 Controller Software Reset Control Bit" name="USBDEV2" />
		  <FIELD bit_offset="9" bit_size="1" des="PECI Module Software Reset Control Bit" name="PECI" />
		  <FIELD bit_offset="10" bit_size="1" des="AES Module Software Reset Control Bit" name="AES" />
		  <FIELD bit_offset="11" bit_size="1" des="UARTs 0 and 1 Software Reset Control Bit" name="UART01" />
		  <FIELD bit_offset="12" bit_size="1" des="DDR4 Memory Controller Software Reset Control Bit" name="MC" />
		  <FIELD bit_offset="13" bit_size="1" des="SMBus2 Interface Software Reset Control Bit" name="SMB2" />
		  <FIELD bit_offset="14" bit_size="1" des="SMBus3 Interface Software Reset Control Bit" name="SMB3" />
		  <FIELD bit_offset="15" bit_size="1" des="SMBus4 Interface Software Reset Control Bit" name="SMB4" />
		  <FIELD bit_offset="16" bit_size="1" des="SMBus5 Interface Software Reset Control Bit" name="SMB5" />
		  <FIELD bit_offset="18" bit_size="1" des="PWM Module 0 Software Reset Control Bit" name="PWMM0" />
		  <FIELD bit_offset="19" bit_size="1" des="Timer 0-4 and Watchdog 0 (Timer module 0" name="TIM0-4" />
		  <FIELD bit_offset="20" bit_size="1" des="Timer 5-9 and Watchdog 1 (Timer module 1" name="TIM5-9" />
		  <FIELD bit_offset="21" bit_size="1" des="GMAC4 Software Reset Control Bit" name="GMAC4" />
		  <FIELD bit_offset="22" bit_size="1" des="USB Device 4 Controller Software Reset Control Bit" name="USBDEV4" />
		  <FIELD bit_offset="23" bit_size="1" des="USB Device 5 Controller Software Reset Control Bit" name="USBDEV5" />
		  <FIELD bit_offset="24" bit_size="1" des="USB Device 6 Controller Software Reset Control Bit" name="USBDEV6" />
		  <FIELD bit_offset="25" bit_size="1" des="USB Device 3 Controller Software Reset Control Bit" name="USBDEV3" />
		  <FIELD bit_offset="27" bit_size="1" des="ADC Software Reset Control Bit" name="ADC" />
		  <FIELD bit_offset="28" bit_size="1" des="SMBuS6 Interface Software Reset Control Bit" name="SMB6" />
		  <FIELD bit_offset="29" bit_size="1" des="SMBus7 Interface Software Reset Control Bit" name="SMB7" />
		  <FIELD bit_offset="30" bit_size="1" des="SMBus0 Interface Software Reset Control Bit" name="SMB0" />
		  <FIELD bit_offset="31" bit_size="1" des="SMBus1 Interface Software Reset Control Bit" name="SMB1" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 2 (IPSRST2)" name="IPSRST2" offset="0x24" reset_source="VSB Power-Up reset" reset_val="0x80000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Tachometer Module 7-0 Reset Control Bits" name="MFT7-0" />
		  <FIELD bit_offset="8" bit_size="1" des="Multimedia Card Host Controller Reset Control Bit" name="MMC" />
		  <FIELD bit_offset="10" bit_size="1" des="Graphics System Reset Control Bit" name="GFXSYS" />
		  <FIELD bit_offset="11" bit_size="1" des="AHB-to-PCI Bridge Reset Control Bit" name="AHBPCIBRG" />
		  <FIELD bit_offset="12" bit_size="1" des="VDM DMA Module Reset Control Bit" name="VDMA" />
		  <FIELD bit_offset="13" bit_size="1" des="Encoding Compression Module Reset Control Bit" name="ECE" />
		  <FIELD bit_offset="14" bit_size="1" des="Video Capture and Differentiate Module Reset Control Bit" name="VCD" />
		  <FIELD bit_offset="15" bit_size="1" des="AHB6 arbiter Software Reset Control Bit" name="AHB6" />
		  <FIELD bit_offset="16" bit_size="1" des="Virtual UART 1 Reset Control Bit" name="VIRUART1" />
		  <FIELD bit_offset="17" bit_size="1" des="Virtual UART 2 Reset Control Bit" name="VIRUART2" />
		  <FIELD bit_offset="18" bit_size="1" des="Serial GPIO Expander 1 Reset Control Bit" name="SIOX1" />
		  <FIELD bit_offset="19" bit_size="1" des="Serial GPIO Expander 2 Reset Control Bit" name="SIOX2" />
		  <FIELD bit_offset="20" bit_size="1" des="Block Transfer Module Software Reset Control Bit" name="BT" />
		  <FIELD bit_offset="21" bit_size="1" des="3DES Module Software Reset Control Bit" name="3DES" />
		  <FIELD bit_offset="23" bit_size="1" des="Peripheral SPI 2 Software Reset Control Bit" name="PSPI2" />
		  <FIELD bit_offset="24" bit_size="1" des="FIU 1 Module Software Reset Control Bit" name="SPI1" />
		  <FIELD bit_offset="25" bit_size="1" des="Gigabit MAC 2 Software Reset Control Bit" name="GMAC2" />
		  <FIELD bit_offset="26" bit_size="1" des="USB Host 1 Software Reset Control Bit" name="USBH1" />
		  <FIELD bit_offset="28" bit_size="1" des="Gigabit MAC 1 Software Reset Control Bit" name="GMAC1" />
		  <FIELD bit_offset="31" bit_size="1" des="Coprocessor 1 Reset Control Bit" name="CP1" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 3 (IPSRST3)" name="IPSRST3" offset="0x34" reset_source="VSB Power-Up reset" reset_val="0x03000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="PWM Module 1 Reset Control Bits" name="PWMM1" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus12 Interface Software Reset Control Bit" name="SMB12" />
		  <FIELD bit_offset="2" bit_size="1" des="SPIX Reset Control Bits" name="SPIX" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus13 Interface Software Reset Control Bit" name="SMB13" />
		  <FIELD bit_offset="4" bit_size="1" des="USB Device 0 Reset Control Bits" name="USBDEV0" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 7 Reset Control Bits" name="USBDEV7" />
		  <FIELD bit_offset="6" bit_size="1" des="USB Device 8 Reset Control Bits" name="USBDEV8" />
		  <FIELD bit_offset="7" bit_size="1" des="USB Device 9 Reset Control Bits" name="USBDEV9" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Hub Reset Control Bit" name="USBHUB" />
		  <FIELD bit_offset="9" bit_size="1" des="PCI Mailbox Reset Control Bit" name="SPCIMBX" />
		  <FIELD bit_offset="10" bit_size="1" des="General Purpose DMA Module 1 Reset Control Bit" name="GDMA1" />
		  <FIELD bit_offset="11" bit_size="1" des="General Purpose DMA Module 2 Reset Control Bit" name="GDMA2" />
		  <FIELD bit_offset="12" bit_size="1" des="SMBus14 Interface Software Reset Control Bit" name="SMB14" />
		  <FIELD bit_offset="13" bit_size="1" des="SHA-1 and SHA-256 Module Reset Control Bit" name="SHA" />
		  <FIELD bit_offset="14" bit_size="1" des="RSA, ECC and MODP Accelerator Module Reset Control Bit" name="SECECC" />
		  <FIELD bit_offset="15" bit_size="1" des="None" name="PCIERC" />
		  <FIELD bit_offset="16" bit_size="1" des="Timers 10-14 and Watchdog 2 (Timer module 2" name="TIMER10-14" />
		  <FIELD bit_offset="17" bit_size="1" des="Random Number Generator Software Reset Control Bit" name="RNG" />
		  <FIELD bit_offset="18" bit_size="1" des="SMBus15 Interface Software Reset Control Bit" name="SMB15" />
		  <FIELD bit_offset="19" bit_size="1" des="SMBus8 Interface Software Reset Control Bit" name="SMB8" />
		  <FIELD bit_offset="20" bit_size="1" des="SMBus9 Interface Software Reset Control Bit" name="SMB9" />
		  <FIELD bit_offset="21" bit_size="1" des="SMBus10 Interface Software Reset Control Bit" name="SMB10" />
		  <FIELD bit_offset="22" bit_size="1" des="SMBus11 Interface Software Reset Control Bit" name="SMB11" />
		  <FIELD bit_offset="23" bit_size="1" des="eSPI Module Software Reset Control Bit" name="ESPI" />
		  <FIELD bit_offset="24" bit_size="1" des="USB PHY 1 Software Reset Control Bit" name="USBPHY1" />
		  <FIELD bit_offset="25" bit_size="1" des="USB PHY 2 Software Reset Control Bit" name="USBPHY2" />
		</REGISTER>
		<REGISTER des="IP Software Reset Register 4 (IPSRST4)" name="IPSRST4" offset="0x74" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SMBus Interface 16 Software Reset Control Bit" name="SMB16" />
		  <FIELD bit_offset="1" bit_size="1" des="SMBus Interface 17 Software Reset Control Bit" name="SMB17" />
		  <FIELD bit_offset="2" bit_size="1" des="SMBus Interface 18 Software Reset Control Bit" name="SMB18" />
		  <FIELD bit_offset="3" bit_size="1" des="SMBus Interface 19 Software Reset Control Bit" name="SMB19" />
		  <FIELD bit_offset="4" bit_size="1" des="SMBus Interface 20 Software Reset Control Bit" name="SMB20" />
		  <FIELD bit_offset="5" bit_size="1" des="SMBus Interface 21 Software Reset Control Bit" name="SMB21" />
		  <FIELD bit_offset="6" bit_size="1" des="SMBus Interface 22 Software Reset Control Bit" name="SMB22" />
		  <FIELD bit_offset="7" bit_size="1" des="SMBus Interface 23 Software Reset Control Bit" name="SMB23" />
		  <FIELD bit_offset="8" bit_size="1" des="I3C Controller 0 Software Reset Control Bit" name="I3C0" />
		  <FIELD bit_offset="9" bit_size="1" des="I3C Controller 1 Software Reset Control Bit" name="I3C1" />
		  <FIELD bit_offset="10" bit_size="1" des="I3C Controller 2 Software Reset Control Bit" name="I3C2" />
		  <FIELD bit_offset="11" bit_size="1" des="I3C Controller 3 Software Reset Control Bit" name="I3C3" />
		  <FIELD bit_offset="12" bit_size="1" des="I3C Controller 4 Software Reset Control Bit" name="I3C4" />
		  <FIELD bit_offset="13" bit_size="1" des="I3C Controller 5 Software Reset Control Bit" name="I3C5" />
		  <FIELD bit_offset="16" bit_size="1" des="BMC UART 4 Software Reset Control Bit" name="UART4" />
		  <FIELD bit_offset="17" bit_size="1" des="BMC UART 5 Software Reset Control Bit" name="UART5" />
		  <FIELD bit_offset="18" bit_size="1" des="BMC UART 6 Software Reset Control Bit" name="UART6" />
		  <FIELD bit_offset="22" bit_size="1" des="SMBus Interface 24 Software Reset Control Bit" name="SMB24" />
		  <FIELD bit_offset="23" bit_size="1" des="SMBus Interface 25 Software Reset Control Bit" name="SMB25" />
		  <FIELD bit_offset="24" bit_size="1" des="SMBus Interface 26 Software Reset Control Bit" name="SMB26" />
		  <FIELD bit_offset="25" bit_size="1" des="USB PHY 3 Software Reset Control Bit" name="USBPHY3" />
		  <FIELD bit_offset="27" bit_size="1" des="PCIe Root Complex PHY Software Reset Control Bit" name="PCIERCPHY" />
		  <FIELD bit_offset="28" bit_size="1" des="USB Host or Device 3 Software Reset Control Bit" name="PWMM2" />
		  <FIELD bit_offset="29" bit_size="1" des="JTAG Master 1 Software Reset Control Bit" name="JTM1" />
		  <FIELD bit_offset="30" bit_size="1" des="JTAG Master 2 Software Reset Control Bit" name="JTM2" />
		  <FIELD bit_offset="31" bit_size="1" des="USB Host 2 Software Reset Control Bit" name="USBH2" />
		</REGISTER>
		<REGISTER des="Watchdog 0 Reset Control Register (WD0RCR)" name="WD0RCR" offset="0x38" reset_source="VSB Power-Up reset" reset_val="0xFFFFFFFF" size="32" type="Varies">
		  <FIELD bit_offset="0" bit_size="1" des="Cortex A35 Cores Watchdog Reset Control Bit" name="CA35C" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="BMC CPU Debugger (CoreSight" name="BMCDBG" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Coprocessor 1 Watchdog Reset Control Bit" name="CP1" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Security Peripherals Watchdog Reset Control Bit" name="SEC" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Remote Video Watchdog Reset Control Bit" name="RV" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="DDR4 Memory Controller Watchdog Reset Control Bit" name="MC" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Clock Control Watchdog Reset Control Bit" name="CLKS" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Ethernet Controllers Watchdog Reset Control Bit" name="ETH" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Devices Watchdog Reset Control Bit" name="USBDEV" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="USB Host 1 Watchdog Reset Control Bit" name="USBH1" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="DMA Modules Watchdog Reset Control Bit" name="DMA" type="RW" />
		  <FIELD bit_offset="11" bit_size="1" des="Multimedia Card Controller Watchdog Reset Control Bit" name="MMC" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="AHB-to-PCI Bridge Watchdog Reset Control Bit" name="AHB2PCI" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="PCI Mailbox Watchdog Reset Control Bit" name="PCIMBX" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Timer Modules Watchdog Reset Control Bit" name="TIMER" type="RW" />
		  <FIELD bit_offset="16" bit_size="1" des="GPIO Module 0 Watchdog Reset Control Bit" name="GPIOM0" type="RW" />
		  <FIELD bit_offset="17" bit_size="1" des="GPIO Module 1 Watchdog Reset Control Bit" name="GPIOM1" type="RW" />
		  <FIELD bit_offset="18" bit_size="1" des="GPIO Module 2 Watchdog Reset Control Bit" name="GPIOM2" type="RW" />
		  <FIELD bit_offset="19" bit_size="1" des="GPIO Module 3 Watchdog Reset Control Bit" name="GPIOM3" type="RW" />
		  <FIELD bit_offset="20" bit_size="1" des="GPIO Module 4 Watchdog Reset Control Bit" name="GPIOM4" type="RW" />
		  <FIELD bit_offset="21" bit_size="1" des="GPIO Module 5 Watchdog Reset Control Bit" name="GPIOM5" type="RW" />
		  <FIELD bit_offset="22" bit_size="1" des="GPIO Module 6 Watchdog Reset Control Bit" name="GPIOM6" type="RW" />
		  <FIELD bit_offset="23" bit_size="1" des="GPIO Module 7 Watchdog Reset Control Bit" name="GPIOM7" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="Serial IO Expander 1 Watchdog Reset Control Bit" name="SIOX1" type="RW" />
		  <FIELD bit_offset="25" bit_size="1" des="Serial IO Expander 2 Watchdog Reset Control Bit" name="SIOX2" type="RW" />
		  <FIELD bit_offset="26" bit_size="1" des="BMC SPI interfaces Watchdog Reset Control Bit" name="SPIBMC" type="RW" />
		  <FIELD bit_offset="27" bit_size="1" des="Slow Peripherals Watchdog Reset Control Bit" name="SPER" type="RW" />
		  <FIELD bit_offset="28" bit_size="1" des="PWM Modules Watchdog Reset Control Bit" name="PWM" type="RW" />
		  <FIELD bit_offset="29" bit_size="1" des="SHM module Watchdog Reset Control Bit" name="SHM" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="PCI Express Root Complex Watchdog Reset Control Bit" name="PCIERC" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="ESPI Watchdog Reset Control Bit" name="ESPI" type="RW" />
		</REGISTER>
		<REGISTER des="Watchdog 1 Reset Control Register (WD1RCR)***" name="WD1RCR" offset="0x3C" reset_source="VSB Power-Up reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Watchdog 2 Reset Control Register (WD2RCR)" name="WD2RCR" offset="0x40" reset_source="VSB Power-Up reset" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 1 (SWRSTC1)" name="SWRSTC1" offset="0x44" reset_source="VSB Power-Up reset" reset_val="0x00000003" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 2 (SWRSTC2)" name="SWRSTC2" offset="0x48" reset_source="VSB Power-Up reset" reset_val="0x00000001" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 3 (SWRSTC3)" name="SWRSTC3" offset="0x4C" reset_source="VSB Power-Up reset" reset_val="0x00000001" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="TIP Reset Control Register (TIPRSTC)" name="TIPRSTC" offset="0x50" reset_source="VSB Power-Up reset" reset_val="0x00000001" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="CORST Control Register (CORSTC)" name="CORSTC" offset="0x5C" reset_source="VSB Power-Up reset" reset_val="0x04000003" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Watchdog 0 Reset Control Register B (WD0RCRB)" name="WD0RCRB" offset="0x80" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="USB Host 2 Watchdog Reset Control Bit" name="USBH2" />
		  <FIELD bit_offset="1" bit_size="1" des="FIU3 module and AHB3 Logic Watchdog Reset Control Bit" name="SPI3" />
		  <FIELD bit_offset="2" bit_size="1" des="BMC Bus Watchdog Reset Control Bit" name="BMCBUS" />
		  <FIELD bit_offset="3" bit_size="1" des="Coprocessor 2 or Trusted Integrated Processor Watchdog Reset Control Bit" name="CP2-TIP" />
		  <FIELD bit_offset="4" bit_size="1" des="I3C Modules Watchdog Reset Control Bit" name="I3C" />
		  <FIELD bit_offset="6" bit_size="1" des="Flash Monitoring Reset Control Bit" name="FLM" />
		  <FIELD bit_offset="7" bit_size="1" des="PCI Devices Watchdog Reset Control Bit" name="PCIGFX" />
		  <FIELD bit_offset="8" bit_size="1" des="Host Peripherals Watchdog Reset Control Bit" name="HOSTPER" />
		  <FIELD bit_offset="9" bit_size="1" des="Host GPIOs modules Watchdog Reset Control Bit" name="HGPIO" />
		  <FIELD bit_offset="10" bit_size="1" des="JTAG Master Modules Watchdog Reset Control Bit" name="JTAGM" />
		</REGISTER>
		<REGISTER des="Watchdog 1 Reset Control Register B (WD1RCRB)" name="WD1RCRB" offset="0x84" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Watchdog 2 Reset Control Register B (WD2RCRB)" name="WD2RCRB" offset="0x88" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 1 B (SWRSTC1B)" name="SWRSTC1B" offset="0x8C" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 2 B (SWRSTC2B)" name="SWRSTC2B" offset="0x90" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="Software Reset Control Register 3 B (SWRSTC3B)" name="SWRSTC3B" offset="0x94" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="TIP Reset Control Register B (TIPRSTCB)" name="TIPRSTCB" offset="0x98" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="CORST Control Register B (CORSTCB)" name="CORSTCB" offset="0x9C" reset_source="VSB Power-Up reset" reset_val="0xFFFFFE71" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="TBD" name="HOLD_BIT" />
		</REGISTER>
		<REGISTER des="PLL Control Register GFX (PLLCONG)" engineering="1" name="PLLCONG" offset="0x60" reset_source="VSB Power-Up reset" reset_val="0x01228606(f | 0xgenerating25.1736MHz |wentereferenceclockis25MHz)" size="31">
		  <FIELD bit_offset="0" bit_size="6" des="PLL Input Clock Divider" name="INDV" type="RW" />
		  <FIELD bit_offset="8" bit_size="3" des="PLL Output Clock Divider 1" name="OTDV1" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Power-Down Mode Enable" name="PWDEN" type="RW" />
		  <FIELD bit_offset="13" bit_size="3" des="PLL Output Clock Divider 2" name="OTDV2" type="RW" />
		  <FIELD bit_offset="16" bit_size="12" des="PLL VCO Output Clock Feedback Divider" name="FBDV" type="RW" />
		  <FIELD bit_offset="29" bit_size="1" des="Graphics PLL Test Mode" name="GPLLTST" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="Unlock Indication Sticky Bit" name="LOKS" type="RW1C" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock Indication" name="LOKI" type="RO" />
		</REGISTER>
		<REGISTER des="AHB Clock Frequency Information Register (AHBCKFI)" name="AHBCKFI" offset="0x64" reset_source="VSB Power-Up reset" reset_val="0x000000C8" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="AHB Clock Frequency" name="AHB_CLK_FRQ" />
		</REGISTER>
		<REGISTER des="Seconds Counter Register (SECCNT)" name="SECCNT" offset="0x68" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Seconds Count" name="SEC_CNT" />
		</REGISTER>
		<REGISTER des="Counter 25M Register (CNTR25M)" name="CNTR25M" offset="0x6C" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="25" des="25 MHz Count" name="25MCNT" />
		</REGISTER>
		<REGISTER des="Bus Time Out Register (BUSTO)" name="BUSTO" offset="0x78" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Timeout for AHB1" name="TOAHB1" />
		  <FIELD bit_offset="3" bit_size="3" des="Timeout for AHB8" name="TOAHB8" />
		  <FIELD bit_offset="6" bit_size="3" des="Timeout for AHB3" name="TOAHB3" />
		  <FIELD bit_offset="9" bit_size="3" des="Timeout for AHB19" name="TOAHB19" />
		  <FIELD bit_offset="12" bit_size="3" des="Timeout for AHB14" name="TOAHB14" />
		  <FIELD bit_offset="15" bit_size="3" des="Timeout for AHB18" name="TOAHB18" />
		  <FIELD bit_offset="18" bit_size="3" des="Timeout for AXI15" name="TOAXI15" />
		  <FIELD bit_offset="21" bit_size="3" des="Timeout for AXI16" name="TOAXI16" />
		  <FIELD bit_offset="24" bit_size="3" des="Timeout for AHB9" name="TOAHB9" />
		</REGISTER>
		<REGISTER des="IPSRST1 Disable Register (IPSRSTDIS1)" name="IPSRSTDIS1" offset="0xA0" reset_source="TIP reset" reset_val="0x00000000" size="32" type="RW1S">
		  <FIELD bit_offset="0" bit_size="32" des="IPSRST Register Bit Disable" name="IPSRSTDISLK" />
		  <FIELD bit_offset="3" bit_size="1" des="GDMA0 Software Reset Control Bit" name="GDMA0LK" />
		  <FIELD bit_offset="5" bit_size="1" des="USB Device 1 Controller Software Reset Control Bit" name="USBDEV1LK" />
		  <FIELD bit_offset="6" bit_size="1" des="GMAC3 Software Reset Control Bit" name="GMAC3LK" />
		  <FIELD bit_offset="7" bit_size="1" des="UART 2 and UART 3 Software Reset Control Bit" name="UART23LK" />
		  <FIELD bit_offset="8" bit_size="1" des="USB Device 2 Controller Software Reset Control Bit" name="USBDEV2LK" />
		  <FIELD bit_offset="9" bit_size="1" des="PECI Module Software Reset Control Bit" name="PECILK" />
		  <FIELD bit_offset="10" bit_size="1" des="AES Module Software Reset Control Bit" name="AESLK" />
		  <FIELD bit_offset="11" bit_size="1" des="UARTs 0 and 1 Software Reset Control Bit" name="UART01LK" />
		  <FIELD bit_offset="12" bit_size="1" des="DDR4 Memory Controller Software Reset Control Bit" name="MCLK" />
		  <FIELD bit_offset="13" bit_size="1" des="SMBus2 Interface Software Reset Control Bit" name="SMB2LK" />
		  <FIELD bit_offset="14" bit_size="1" des="SMBus3 Interface Software Reset Control Bit" name="SMB3LK" />
		  <FIELD bit_offset="15" bit_size="1" des="SMBus4 Interface Software Reset Control Bit" name="SMB4LK" />
		  <FIELD bit_offset="16" bit_size="1" des="SMBus5 Interface Software Reset Control Bit" name="SMB5LK" />
		  <FIELD bit_offset="18" bit_size="1" des="PWM Module 0 Software Reset Control Bit" name="PWMM0LK" />
		  <FIELD bit_offset="19" bit_size="1" des="Timer 0-4 and Watchdog 0 (Timer module 0" name="TIM0-4LK" />
		  <FIELD bit_offset="20" bit_size="1" des="Timer 5-9 and Watchdog 1 (Timer module 1" name="TIM5-9LK" />
		  <FIELD bit_offset="21" bit_size="1" des="GMAC4 Software Reset Control Bit" name="GMAC4" />
		  <FIELD bit_offset="22" bit_size="1" des="USB Device 4 Controller Software Reset Control Bit" name="USBDEV4LK" />
		  <FIELD bit_offset="23" bit_size="1" des="USB Device 5 Controller Software Reset Control Bit" name="USBDEV5LK" />
		  <FIELD bit_offset="24" bit_size="1" des="USB Device 6 Controller Software Reset Control Bit" name="USBDEV6LK" />
		  <FIELD bit_offset="25" bit_size="1" des="USB Device 3 Controller Software Reset Control Bit" name="USBDEV3LK" />
		  <FIELD bit_offset="27" bit_size="1" des="ADC Software Reset Control Bit" name="ADCLK" />
		  <FIELD bit_offset="28" bit_size="1" des="SMBuS6 Interface Software Reset Control Bit" name="SMB6LK" />
		  <FIELD bit_offset="29" bit_size="1" des="SMBus7 Interface Software Reset Control Bit" name="SMB7LK" />
		  <FIELD bit_offset="30" bit_size="1" des="SMBus0 Interface Software Reset Control Bit" name="SMB0Lk" />
		  <FIELD bit_offset="31" bit_size="1" des="SMBus1 Interface Software Reset Control Bit" name="SMB1LK" />
		</REGISTER>
		<REGISTER des="IPSRST2 Disable Register (IPSRSTDIS2)" name="IPSRSTDIS2" offset="0xA4" reset_source="TIP reset" reset_val="0x00000000" size="32" type="RW1S">
		  <FIELD bit_offset="0" bit_size="32" des="IPSRST Register Bit Disable" name="IPSRSTDIS" />
		</REGISTER>
		<REGISTER des="IPSRST3 Disable Register (IPSRSTDIS3)" name="IPSRSTDIS3" offset="0xA8" reset_source="TIP reset" reset_val="0x00000000" size="32" type="RW1S">
		  <FIELD bit_offset="0" bit_size="32" des="IPSRST Register Bit Disable" name="IPSRSTDIS" />
		</REGISTER>
		<REGISTER des="IPSRST4 Disable Register (IPSRSTDIS4)" name="IPSRSTDIS4" offset="0xAC" reset_source="TIP reset" reset_val="0x00000000" size="32" type="RW1S">
		  <FIELD bit_offset="0" bit_size="32" des="IPSRST Register Bit Disable" name="IPSRSTDIS" />
		</REGISTER>
		<REGISTER des="CPU Throttling Control Register (THRTL_CNT)" name="THRTL_CNT" offset="0x0C0" reset_source="VSB Power-Up reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Throttling Divider" name="TH_DIV" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850_CP">
		<CORE arch="ARM" core="Cortex_M4" data_cache="" family="RISC_ARM" instruction_cache="" max_clock="250000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0x00FFF880" name="CP" power_domain="VSB11" reset_source="VSB Power_Up reset | Core Domain reset | Coprocessor Watchdog Cold reset" version="N/A">
		<REGISTER des="BMC to CP Status Register 0 (B2CPST0)" name="B2CPST0" offset="0x00" reset_val="0x0000" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="16" des="BMC Status Bits 15_0" name="B2CPSTAT15_0" />
		</REGISTER>
		<REGISTER des="BMC to CP Status Register 1 (B2CPST1)" name="B2CPST1" offset="0x02" reset_val="0x0000" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="16" des="BMC Status Bits 31_16" name="B2CPSTAT31_16" />
		</REGISTER>
		<REGISTER des="CP to BMC Notification Register 0 (CP2BNT0)" name="CP2BNT0" offset="0x04" reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="16" des="CP Notification Bits 15_0" name="CP2BNOT15_0" />
		</REGISTER>
		<REGISTER des="CP to BMC Notification Register 1 (CP2BNT1)" name="CP2BNT1" offset="0x06" reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="16" des="CP Notification Bits 31_16" name="CP2BNOT31_16" />
		</REGISTER>
		<REGISTER des="Coprocessor Status Register (CPSTATR)" name="CPSTATR" offset="0x08" reset_val="0xCPFUSTRAPdependent" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="CP1_FUSTRAP1, CP1 Core Release" name="CP_FUSTRAP1" type="RO" />
		  <FIELD bit_offset="1" bit_size="2" des="CP1_FUSTRAP3_2, CP1 Boot Source" name="CP_FUSTRAP3_2" type="RO" />
		  <FIELD bit_offset="10" bit_size="1" des="Debugger Reset Status" name="DBGRST_STS" type="RW1C" />
		  <FIELD bit_offset="11" bit_size="2" des="Coprocessor ID" name="CPID" type="RO" />
		</REGISTER>
		<REGISTER des="CP Configuration Register (CPCFGR) " name="CPCFGR" offset="0x0A" reset_val="0x0000" size="30" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Clock Gating Enable" name="CKGATE" reset_source="Core Domain reset" />
		</REGISTER>
		<REGISTER des="Window Lock Register 1 (LKREG1)" name="LKREG1" offset="0x0C" reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="1" des="Peripheral Access Window 0 Lock" name="P0WLK" />
		  <FIELD bit_offset="1" bit_size="1" des="Peripheral Access Window 1 Lock" name="P1WLK" />
		  <FIELD bit_offset="2" bit_size="1" des="Peripheral Access Window 2 Lock" name="P2WLK" />
		  <FIELD bit_offset="3" bit_size="1" des="Peripheral Access Window 3 Lock" name="P3WLK" />
		  <FIELD bit_offset="4" bit_size="1" des="Peripheral Access Window 4 Lock" name="P4WLK" />
		  <FIELD bit_offset="5" bit_size="1" des="Peripheral Access Window 5 Lock" name="P5WLK" />
		  <FIELD bit_offset="6" bit_size="1" des="Peripheral Access Window 6 Lock" name="P6WLK" />
		  <FIELD bit_offset="7" bit_size="1" des="Peripheral Access Window 7 Lock" name="P7WLK" />
		  <FIELD bit_offset="8" bit_size="1" des="System Access Window 0 Lock" name="S0WLK" />
		  <FIELD bit_offset="9" bit_size="1" des="System Access Window 1 Lock" name="S1WLK" />
		  <FIELD bit_offset="10" bit_size="1" des="System Access Window 2 Lock" name="S2WLK" />
		  <FIELD bit_offset="11" bit_size="1" des="System Access Window 3 Lock" name="S3WLK" />
		  <FIELD bit_offset="12" bit_size="1" des="System Access Window 4 Lock" name="S4WLK" />
		  <FIELD bit_offset="13" bit_size="1" des="SRAM Access Window Lock" name="SRWLK" />
		</REGISTER>
		<REGISTER des="Window Lock Register 2 (LKREG2)" name="LKREG2" offset="0x0E" reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="1" des="SPI0 Access Window Lock" name="SP0WLK" />
		  <FIELD bit_offset="1" bit_size="1" des="SPI3 Access Window Lock" name="SP3WLK" />
		  <FIELD bit_offset="2" bit_size="1" des="SPIX Access Window Lock" name="SPXWLK" />
		  <FIELD bit_offset="3" bit_size="1" des="Miscellaneous Access Window Lock" name="MISCWLK" />
		</REGISTER>
		<REGISTER des="CP to TIP Interrupt Register 1 (CP2TIP_INT)" name="CP2TIP_INT" offset="0x10" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="TIP Interrupt 0" name="TIP_INT0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP Interrupt 1" name="TIP_INT1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP Interrupt 2" name="TIP_INT2" />
		</REGISTER>
		<REGISTER des="SRAM Access Window Control Register (SRAMWINC)" name="SRAMWINC" offset="0x14" reset_val="0xBF30(cangedinArbel)" size="16" type="RW  |  RO">
		  <FIELD bit_offset="0" bit_size="7" des="Window Start Address" name="WINSTART" />
		  <FIELD bit_offset="7" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="8" bit_size="7" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="SPI0 and SPI1 Access Window Control Register (SPI01WINC)" name="SPI01WINC" offset="0x16" reset_val="0x0000" size="16" type="RW  |  RO">
		  <FIELD bit_offset="0" bit_size="1" des="SPI0 Chip Select 0 Window Read Disable" name="S0CS0RDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="SPI0 Chip Select 1 Window Read Disable" name="S0CS1RDIS" />
		  <FIELD bit_offset="4" bit_size="1" des="SPI0 Chip Select 0 Window Write Disable" name="S0CS0WDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="SPI0 Chip Select 1 Window Write Disable" name="S0CS1WDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="SPI0 Module Registers Window Read Disable" name="SPI0RRDIS" />
		  <FIELD bit_offset="9" bit_size="1" des="SPI0 Module Registers Window Write Disable" name="SPI0RWDIS" />
		  <FIELD bit_offset="10" bit_size="1" des="SPI1 Chip Select 0 Window Access Disable" name="S1CS0ACC" />
		  <FIELD bit_offset="11" bit_size="1" des="SPI1 Chip Select 1 Window Access Disable" name="S1CS1ACC" />
		  <FIELD bit_offset="12" bit_size="1" des="SPI1 Chip Select 2 Window Access Disable" name="S1CS2ACC" />
		  <FIELD bit_offset="13" bit_size="1" des="SPI1 Chip Select 3 Window Access Disable" name="S1CS3ACC" />
		  <FIELD bit_offset="14" bit_size="1" des="SPI1 Module Registers Window Read Disable" name="SPI1RRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="SPI1 Module Registers Window Write Disable" name="SPI1RWDIS" />
		</REGISTER>
		<REGISTER des="SPI3 Access Window Control Register (SPI3WINC)" name="SPI3WINC" offset="0x18" reset_val="0x0000" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="1" des="SPI3 Chip Select 0 Window Read Disable" name="S3CS0RDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="SPI3 Chip Select 1 Window Read Disable" name="S3CS1RDIS" />
		  <FIELD bit_offset="2" bit_size="1" des="SPI3 Chip Select 2 Window Read Disable" name="S3CS2RDIS" />
		  <FIELD bit_offset="3" bit_size="1" des="SPI3 Chip Select 3 Window Read Disable" name="S3CS3RDIS" />
		  <FIELD bit_offset="4" bit_size="1" des="SPI3 Chip Select 0 Window Write Disable" name="S3CS0WDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="SPI3 Chip Select 1 Window Write Disable" name="S3CS1WDIS" />
		  <FIELD bit_offset="6" bit_size="1" des="SPI3 Chip Select 2 Window Write Disable" name="S3CS2WDIS" />
		  <FIELD bit_offset="7" bit_size="1" des="SPI3 Chip Select 3 Window Write Disable" name="S3CS3WDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="SPI3 Module Registers Window Read Disable" name="SPI3RRDIS" />
		  <FIELD bit_offset="9" bit_size="1" des="SPI3 Module Registers Window Write Disable" name="SPI3RWDIS" />
		  <FIELD bit_offset="10" bit_size="1" des="RAM3 Window Read Disable" name="RAM3RDIS" />
		  <FIELD bit_offset="11" bit_size="1" des="RAM3 Window Write Disable" name="RAM3WDIS" />
		  <FIELD bit_offset="12" bit_size="1" des="SHM Module Registers Window Read Disable" name="SHMRRDIS" />
		  <FIELD bit_offset="13" bit_size="1" des="SHM Module Registers Window Write Disable" name="SHMRWDIS" />
		</REGISTER>
		<REGISTER des="SPIX Access Window Control Register (SPIXWINC)" name="SPIXWINC" offset="0x1A" reset_val="0x0000" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="1" des="SPIX Chip Select 0 Window Read Disable" name="SXCS0RDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="SPIX Chip Select 1 Window Read Disable" name="SXCS1RDIS" />
		  <FIELD bit_offset="4" bit_size="1" des="SPIX Chip Select 0 Window Write Disable" name="SXCS0WDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="SPIX Chip Select 1 Window Write Disable" name="SXCS1WDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="SPIX Module Registers Window Read Disable" name="SPIXRRDIS" />
		  <FIELD bit_offset="9" bit_size="1" des="SPIX Module Registers Window Write Disable" name="SPIXRWDIS" />
		</REGISTER>
		<REGISTER des="Miscellaneous Access Windows Control Register (MISCWINC)" name="MISCWINC" offset="0x1C" reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="4" bit_size="1" des="VDMA Registers Window Write Disable" name="VDMAWDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="VDMX Registers Window Write Disable" name="VDMXWDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="Global System Access Enable" name="GLBLEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 0 Control 1 Register (PWIN0C1)" name="PWIN0C1" offset="0x20" reset_val="0x801F" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 0 Control 2 Register (PWIN0C2)" name="PWIN0C2" offset="0x22" reset_val="0x0000" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 1 Control 1 Register (PWIN1C1)" name="PWIN1C1" offset="0x24" reset_val="0x801F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 1 Control 2 Register (PWIN1C2)" name="PWIN1C2" offset="0x26" reset_val="0x0080" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 2 Control 1 Register (PWIN2C1)" name="PWIN2C1" offset="0x28" reset_val="0x801F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 2 Control 2 Register (PWIN2C2)" name="PWIN2C2" offset="0x2A" reset_val="0x0100" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 3 Control 1 Register (PWIN3C1)" name="PWIN3C1" offset="0x2C" reset_val="0x801F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 3 Control 2 Register (PWIN3C2)" name="PWIN3C2" offset="0x2E" reset_val="0x0180" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 4 Control 1 Register (PWIN4C1)" name="PWIN4C1" offset="0x30" reset_val="0x801F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 4 Control 2 Register (PWIN4C2)" name="PWIN4C2" offset="0x32" reset_val="0x0200" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 5 Control 1 Register (PWIN5C1)" name="PWIN5C1" offset="0x34" reset_val="0x801F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 5 Control 2 Register (PWIN5C2)" name="PWIN5C2" offset="0x36" reset_val="0x0800" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 6 Control 1 Register (PWIN6C1)" name="PWIN6C1" offset="0x38" reset_val="0x001F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 6 Control 2 Register (PWIN6C2)" name="PWIN6C2" offset="0x3A" reset_val="0x0000" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 7 Control 1 Register (PWIN7C1)" name="PWIN7C1" offset="0x3C" reset_val="0xC00F" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 7 Control 2 Register (PWIN7C2)" name="PWIN7C2" offset="0x3E" reset_val="0xFFF0" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 0 Control 1 Register (SWIN0C1)" name="SWIN0C1" offset="0x40" reset_val="0x81FF" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 0 Control 2 Register (SWIN0C2)" name="SWIN0C2" offset="0x42" reset_val="0x0000" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 1 Control 1 Register (SWIN1C1)" name="SWIN1C1" offset="0x44" reset_val="0x81FF" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 1 Control 2 Register (SWIN1C2)" name="SWIN1C2" offset="0x46" reset_val="0x0020" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 2 Control 1 Register (SWIN2C1)" name="SWIN2C1" offset="0x48" reset_val="0x81FF" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 2 Control 2 Register (SWIN2C2)" name="SWIN2C2" offset="0x4A" reset_val="0x0040" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 3 Control 1 Register (SWIN3C1)" name="SWIN3C1" offset="0x4C" reset_val="0x81FF" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 3 Control 2 Register (SWIN3C2)" name="SWIN3C2" offset="0x4E" reset_val="0x0060" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 4 Control 1 Register (SWIN4C1)" name="SWIN4C1" offset="0x50" reset_val="0x81FF" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 4 Control 2 Register (SWIN4C2)" name="SWIN4C2" offset="0x52" reset_val="0x0080" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="GPIO Data Out and Direction Register (GPIODOD)" name="GPIODOD" offset="0x60" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 Data Out" name="GPDO0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 Data Out" name="GPDO1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 Data Out" name="GPDO2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 Data Out" name="GPDO3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 Data Out" name="GPDO4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 Data Out" name="GPDO5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 Data Out" name="GPDO6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 Data Out" name="GPDO7" />
		  <FIELD bit_offset="8" bit_size="1" des="CP GPIO 0 Data Enable" name="GPOE0" />
		  <FIELD bit_offset="9" bit_size="1" des="CP GPIO 1 Data Enable" name="GPOE1" />
		  <FIELD bit_offset="10" bit_size="1" des="CP GPIO 2 Data Enable" name="GPOE2" />
		  <FIELD bit_offset="11" bit_size="1" des="CP GPIO 3 Data Enable" name="GPOE3" />
		  <FIELD bit_offset="12" bit_size="1" des="CP GPIO 4 Data Enable" name="GPOE4" />
		  <FIELD bit_offset="13" bit_size="1" des="CP GPIO 5 Data Enable" name="GPOE5" />
		  <FIELD bit_offset="14" bit_size="1" des="CP GPIO 6 Data Enable" name="GPOE6" />
		  <FIELD bit_offset="15" bit_size="1" des="CP GPIO 7 Data Enable" name="GPOE7" />
		</REGISTER>
		<REGISTER des="GPIO Data In Register (GPIODIN)" name="GPIODIN" offset="0x62" reset_val="Undefined" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 Data Input" name="GPI0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 Data Input" name="GPI1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 Data Input" name="GPI2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 Data Input" name="GPI3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 Data Input" name="GPI4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 Data Input" name="GPI5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 Data Input" name="GPI6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 Data Input" name="GPI7" />
		</REGISTER>
		<REGISTER des="GPIO Pull_Up and Pull_Down Register (GPIOPUD)" name="GPIOPUD" offset="0x64" reset_val="0x00FF" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 Pull_Down" name="GPPD0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 Pull_Down" name="GPPD1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 Pull_Down" name="GPPD2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 Pull_Down" name="GPPD3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 Pull_Down" name="GPPD4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 Pull_Down" name="GPPD5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 Pull_Down" name="GPPD6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 Pull_Down" name="GPPD7" />
		  <FIELD bit_offset="8" bit_size="1" des="CP GPIO 0 Pull_Up" name="GPPU0" />
		  <FIELD bit_offset="9" bit_size="1" des="CP GPIO 1 Pull_Up" name="GPPU1" />
		  <FIELD bit_offset="10" bit_size="1" des="CP GPIO 2 Pull_Up" name="GPPU2" />
		  <FIELD bit_offset="11" bit_size="1" des="CP GPIO 3 Pull_Up" name="GPPU3" />
		  <FIELD bit_offset="12" bit_size="1" des="CP GPIO 4 Pull_Up" name="GPPU4" />
		  <FIELD bit_offset="13" bit_size="1" des="CP GPIO 5 Pull_Up" name="GPPU5" />
		  <FIELD bit_offset="14" bit_size="1" des="CP GPIO 6 Pull_Up" name="GPPU6" />
		  <FIELD bit_offset="15" bit_size="1" des="CP GPIO 7 Pull_Up" name="GPPU7" />
		</REGISTER>
		<REGISTER des="GPIO VDD_Powered Register (GPIOVDD)" name="GPIOVDD" offset="0x66" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 VDD Powered" name="GPVD0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 VDD Powered" name="GPVD1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 VDD Powered" name="GPVD2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 VDD Powered" name="GPVD3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 VDD Powered" name="GPVD4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 VDD Powered" name="GPVD5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 VDD Powered" name="GPVD6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 VDD Powered" name="GPVD7" />
		</REGISTER>
		<REGISTER des="GPIO Interrupt Enable and Polarity Register (GPIOIEP)" name="GPIOIEP" offset="0x68" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 Interrupt Enable" name="GPIE0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 Interrupt Enable" name="GPIE1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 Interrupt Enable" name="GPIE2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 Interrupt Enable" name="GPIE3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 Interrupt Enable" name="GPIE4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 Interrupt Enable" name="GPIE5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 Interrupt Enable" name="GPIE6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 Interrupt Enable" name="GPIE7" />
		  <FIELD bit_offset="8" bit_size="1" des="CP GPIO 0 Polarity" name="GPPL0" />
		  <FIELD bit_offset="9" bit_size="1" des="CP GPIO 1 Polarity" name="GPPL1" />
		  <FIELD bit_offset="10" bit_size="1" des="CP GPIO 2 Polarity" name="GPPL2" />
		  <FIELD bit_offset="11" bit_size="1" des="CP GPIO 3 Polarity" name="GPPL3" />
		  <FIELD bit_offset="12" bit_size="1" des="CP GPIO 4 Polarity" name="GPPL4" />
		  <FIELD bit_offset="13" bit_size="1" des="CP GPIO 5 Polarity" name="GPPL5" />
		  <FIELD bit_offset="14" bit_size="1" des="CP GPIO 6 Polarity" name="GPPL6" />
		  <FIELD bit_offset="15" bit_size="1" des="CP GPIO 7 Polarity" name="GPPL7" />
		</REGISTER>
		<REGISTER des="GPIO Interrupt Level or Edge Register (GPIOILG)" name="GPIOILG" offset="0x6A" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 Level or Edge Select" name="GPLG0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 Level or Edge Select" name="GPLG1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 Level or Edge Select" name="GPLG2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 Level or Edge Select" name="GPLG3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 Level or Edge Select" name="GPLG4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 Level or Edge Select" name="GPLG5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 Level or Edge Select" name="GPLG6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 Level or Edge Select" name="GPLG7" />
		  <FIELD bit_offset="8" bit_size="1" des="CP GPIO 0 Both Edges" name="GPBE0" />
		  <FIELD bit_offset="9" bit_size="1" des="CP GPIO 1 Both Edges" name="GPBE1" />
		  <FIELD bit_offset="10" bit_size="1" des="CP GPIO 2 Both Edges" name="GPBE2" />
		  <FIELD bit_offset="11" bit_size="1" des="CP GPIO 3 Both Edges" name="GPBE3" />
		  <FIELD bit_offset="12" bit_size="1" des="CP GPIO 4 Both Edges" name="GPBE4" />
		  <FIELD bit_offset="13" bit_size="1" des="CP GPIO 5 Both Edges" name="GPBE5" />
		  <FIELD bit_offset="14" bit_size="1" des="CP GPIO 6 Both Edges" name="GPBE6" />
		  <FIELD bit_offset="15" bit_size="1" des="CP GPIO 7 Both Edges" name="GPBE7" />
		</REGISTER>
		<REGISTER des="GPIO Interrupt Status Register (GPIOIST)" name="GPIOIST" offset="0x6C" reset_val="0x00FF" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="1" des="CP GPIO 0 Interrupt Status" name="GPST0" />
		  <FIELD bit_offset="1" bit_size="1" des="CP GPIO 1 Interrupt Status" name="GPST1" />
		  <FIELD bit_offset="2" bit_size="1" des="CP GPIO 2 Interrupt Status" name="GPST2" />
		  <FIELD bit_offset="3" bit_size="1" des="CP GPIO 3 Interrupt Status" name="GPST3" />
		  <FIELD bit_offset="4" bit_size="1" des="CP GPIO 4 Interrupt Status" name="GPST4" />
		  <FIELD bit_offset="5" bit_size="1" des="CP GPIO 5 Interrupt Status" name="GPST5" />
		  <FIELD bit_offset="6" bit_size="1" des="CP GPIO 6 Interrupt Status" name="GPST6" />
		  <FIELD bit_offset="7" bit_size="1" des="CP GPIO 7 Interrupt Status" name="GPST7" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	  <MODULE_CORE_MEM base_address="0x00FFF800" name="TWD" power_domain="VSB11" reset_source="VSB Power_Up reset | Core Domain reset to CP | Coprocessor Watchdog reset" version="N/A">
		<REGISTER des="Timer and Watchdog Configuration Register (TWCFG)" name="TWCFG" offset="0x00" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Lock Watchdog Configuration" name="LTWCFG" type="RW1S | R00" />
		  <FIELD bit_offset="1" bit_size="1" des="Lock Prescalers" name="LTWCP" type="RW1S | R00" />
		  <FIELD bit_offset="2" bit_size="1" des="Lock T0 Timer" name="LTWDT0" type="RW1S | R00" />
		  <FIELD bit_offset="3" bit_size="1" des="Lock Watchdog Counter" name="LWDCNT" type="RW1S | R00" />
		  <FIELD bit_offset="4" bit_size="1" des="Watchdog Clock Select" name="WDCT0I" type="RW | R00" />
		  <FIELD bit_offset="5" bit_size="1" des="Watchdog Service Data Match Mechanism" name="WDSDME" type="RW | R00" />
		</REGISTER>
		<REGISTER des="Timer and Watchdog Clock Prescaler Register (TWCP)" name="TWCP" offset="0x02" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW  |	 R00">
		  <FIELD bit_offset="0" bit_size="4" des="default" name="MDIV" />
		</REGISTER>
		<REGISTER des="TWD Timer 0 Register (TWDT0)" name="TWDT0" offset="0x04" reset_source="Core Domain reset" reset_val="0xFFFF" size="16" type="RW	|  R00">
		  <FIELD bit_offset="0" bit_size="16" des="Preset" name="PRESET" />
		</REGISTER>
		<REGISTER des="TWDT0 Control and Status Register (T0CSR)" name="T0CSR" offset="0x06" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Reset" name="RST" reset_source="Core Domain reset" type="RW1S" />
		  <FIELD bit_offset="1" bit_size="1" des="Terminal Count" name="TC" reset_source="Core Domain reset" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Interrupt Enable" name="INTEN" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Watchdog Last Touch Delay" name="WDLTD" reset_source="Core Domain reset" type="RO" />
		  <FIELD bit_offset="4" bit_size="1" des="Watchdog Reset Status" name="WDRST_STS" reset_source="VSB Power_Up reset" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Watchdog Run Status" name="WD_RUN" reset_source="Core Domain reset" type="RO" />
		  <FIELD bit_offset="7" bit_size="1" des="Too Early Service Disable" name="TESDIS" reset_source="Core Domain reset" type="RW | R00" />
		</REGISTER>
		<REGISTER des="Watchdog Count Register (WDCNT)" name="WDCNT" offset="0x08" reset_source="Core Domain reset" reset_val="0x0F" size="8" type="WO	|  Touch">
		  <FIELD bit_offset="0" bit_size="8" des="Watchdog Preset" name="WD_PRESET" />
		</REGISTER>
		<REGISTER des="Watchdog Service Data Match Register (WDSDM)" name="WDSDM" offset="0x0A" reset_source="Core Domain reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="Watchdog Restart Data" name="RSDATA" />
		</REGISTER>
		<REGISTER des="Timer 0 Internal Counter Register (TWMT0)" name="TWMT0" offset="0x0C" reset_source="Core Domain reset" reset_val="" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Timer 0 Count" name="T0_COUNT" />
		</REGISTER>
		<REGISTER des="Watchdog Internal Counter Register (TWMWD)" name="TWMWD" offset="0x0E" reset_source="Core Domain reset" reset_val="" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Watchdog Count" name="WD_COUNT" />
		</REGISTER>
		<REGISTER des="Watchdog Clock Prescaler Register (WDCP)" name="WDCP" offset="0x10" reset_val="0x00" size="8" type="RW  |  R00">
		  <FIELD bit_offset="0" bit_size="4" des="Watchdog Prescale Divider" name="WDIV" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	  <MODULE_CORE_MEM base_address="0x00FFF900" name="CP_UART" power_domain="VSB11" reset_source="Core Domain reset | Coprocessor Watchdog Cold reset" version="N/A" />
	</MODULES>
  </CHIP>
<CHIP arch_version="A Step" name="NPCM850D">
		 <Core Core_arch="4xA35" Core_name="Arbel" data_cache="256KB" family="A35" instruction_cache="64KB" max_clock="1000MHz" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0824000" multiple="1" multiple_name_index="0" multiple_name_pattern="NAME[INDEX]" name="MC_DDR_D" power_domain="VSB11" reset_source="Core Domain reset" version="1.2">
		<Module_Header_text Desc=" Memory Controller Registers" Header_Pra_Con=",nc,nc,nc,nc,nc" Header_Pra_Tag="Heading3">
		 <H_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header_Text="No" Pgf="Body" />
		 <H_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header_Text="No" Pgf="Body" />
		 <H_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header_Text="No" Pgf="Body" />
		 <H_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header_Text="No" Pgf="Body" />
		</Module_Header_text>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_0" offset="0x0" reset_source="Core Domain reset" reset_val="0x10460000" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x1046" bit_offset="16" bit_size="16" name="CONTROLLER_ID" name_code="CONTROLLER_ID" type="RO" />
				  <F_Desc Text="Holds the controller product id number. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="DRAM_CLASS" name_code="DRAM_CLASS" type="RW" />
				  <F_Desc Text="Defines the class of DRAM memory which is connected to the controller." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="START" name_code="START" type="RW" />
				  <F_Desc Text="Initiate command processing in the controller. Set to 1 to initiate." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1" offset="0x4" reset_source="Core Domain reset" reset_val="0x5c91bac3" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x5c91bac3" bit_offset="0" bit_size="32" name="CONTROLLER_VERSION_0" name_code="CONTROLLER_VERSION_0" type="RO" />
				  <F_Desc Text="Holds the controller version id. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_2" offset="0x8" reset_source="Core Domain reset" reset_val="0xe9bb9a0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0xe9bb9a0" bit_offset="0" bit_size="32" name="CONTROLLER_VERSION_1" name_code="CONTROLLER_VERSION_1" type="RO" />
				  <F_Desc Text="Holds the controller version id. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_3" offset="0xc" reset_source="Core Domain reset" reset_val="0x10010c11" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x10" bit_offset="24" bit_size="8" name="READ_DATA_FIFO_DEPTH" name_code="READ_DATA_FIFO_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the controller core read data queue. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x1" bit_offset="16" bit_size="1" name="MAX_CS_REG" name_code="MAX_CS_REG" type="RO" />
				  <F_Desc Text="Holds the maximum number of chip selects available. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0xC" bit_offset="8" bit_size="4" name="MAX_COL_REG" name_code="MAX_COL_REG" type="RO" />
				  <F_Desc Text="Holds the maximum width of column address in DRAMs. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x11" bit_offset="0" bit_size="5" name="MAX_ROW_REG" name_code="MAX_ROW_REG" type="RO" />
				  <F_Desc Text="Holds the maximum width of memory address bus. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_4" offset="0x10" reset_source="Core Domain reset" reset_val="0x41004" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x4" bit_offset="16" bit_size="8" name="WRITE_DATA_FIFO_PTR_WIDTH" name_code="WRITE_DATA_FIFO_PTR_WIDTH" type="RO" />
				  <F_Desc Text="Reports the width of the controller core write data latency queue pointer. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x10" bit_offset="8" bit_size="8" name="WRITE_DATA_FIFO_DEPTH" name_code="WRITE_DATA_FIFO_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the controller core write data latency queue. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x4" bit_offset="0" bit_size="8" name="READ_DATA_FIFO_PTR_WIDTH" name_code="READ_DATA_FIFO_PTR_WIDTH" type="RO" />
				  <F_Desc Text="Reports the width of the controller core read data queue pointer. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_5" offset="0x14" reset_source="Core Domain reset" reset_val="0x2050020" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x2" bit_offset="24" bit_size="8" name="ASYNC_CDC_STAGES" name_code="ASYNC_CDC_STAGES" type="RO" />
				  <F_Desc Text="Reports the number of synchronizer delays specified for the asynchronous boundary crossings. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x5" bit_offset="16" bit_size="8" name="MEMCD_RMODW_FIFO_PTR_WIDTH" name_code="MEMCD_RMODW_FIFO_PTR_WIDTH" type="RO" />
				  <F_Desc Text="Reports the width of the controller core read/modify/write FIFO pointer. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x20" bit_offset="0" bit_size="16" name="MEMCD_RMODW_FIFO_DEPTH" name_code="MEMCD_RMODW_FIFO_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the controller core read/modify/write FIFO. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_6" offset="0x18" reset_source="Core Domain reset" reset_val="0x40303" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI0_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI0_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 0 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x4" bit_offset="16" bit_size="8" name="AXI0_WR_ARRAY_LOG2_DEPTH" name_code="AXI0_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 0 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x3" bit_offset="8" bit_size="8" name="AXI0_RDFIFO_LOG2_DEPTH" name_code="AXI0_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 0 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x3" bit_offset="0" bit_size="8" name="AXI0_CMDFIFO_LOG2_DEPTH" name_code="AXI0_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 0 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_7" offset="0x1c" reset_source="Core Domain reset" reset_val="0x3" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI1_WR_ARRAY_LOG2_DEPTH" name_code="AXI1_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 1 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI1_RDFIFO_LOG2_DEPTH" name_code="AXI1_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 1 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI1_CMDFIFO_LOG2_DEPTH" name_code="AXI1_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 1 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x3" bit_offset="0" bit_size="8" name="AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI0_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 0 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_8" offset="0x20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI2_RDFIFO_LOG2_DEPTH" name_code="AXI2_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 2 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI2_CMDFIFO_LOG2_DEPTH" name_code="AXI2_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 2 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI1_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 1 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI1_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI1_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 1 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_9" offset="0x24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI3_CMDFIFO_LOG2_DEPTH" name_code="AXI3_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 3 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI2_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 2 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI2_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI2_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 2 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI2_WR_ARRAY_LOG2_DEPTH" name_code="AXI2_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 2 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_10" offset="0x28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI3_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 3 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI3_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI3_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 3 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI3_WR_ARRAY_LOG2_DEPTH" name_code="AXI3_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 3 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI3_RDFIFO_LOG2_DEPTH" name_code="AXI3_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 3 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_11" offset="0x2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI4_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI4_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 4 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI4_WR_ARRAY_LOG2_DEPTH" name_code="AXI4_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 4 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI4_RDFIFO_LOG2_DEPTH" name_code="AXI4_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 4 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI4_CMDFIFO_LOG2_DEPTH" name_code="AXI4_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 4 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_12" offset="0x30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI5_WR_ARRAY_LOG2_DEPTH" name_code="AXI5_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 5 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI5_RDFIFO_LOG2_DEPTH" name_code="AXI5_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 5 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI5_CMDFIFO_LOG2_DEPTH" name_code="AXI5_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 5 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI4_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 4 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_13" offset="0x34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI6_RDFIFO_LOG2_DEPTH" name_code="AXI6_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 6 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI6_CMDFIFO_LOG2_DEPTH" name_code="AXI6_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 6 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI5_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 5 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI5_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI5_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 5 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_14" offset="0x38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI7_CMDFIFO_LOG2_DEPTH" name_code="AXI7_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 7 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI6_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 6 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI6_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI6_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 6 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI6_WR_ARRAY_LOG2_DEPTH" name_code="AXI6_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 6 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_15" offset="0x3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI7_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI7_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 7 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI7_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI7_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 7 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI7_WR_ARRAY_LOG2_DEPTH" name_code="AXI7_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 7 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI7_RDFIFO_LOG2_DEPTH" name_code="AXI7_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 7 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_16" offset="0x40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI8_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI8_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 8 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI8_WR_ARRAY_LOG2_DEPTH" name_code="AXI8_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 8 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI8_RDFIFO_LOG2_DEPTH" name_code="AXI8_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 8 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI8_CMDFIFO_LOG2_DEPTH" name_code="AXI8_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 8 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_17" offset="0x44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI9_WR_ARRAY_LOG2_DEPTH" name_code="AXI9_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 9 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI9_RDFIFO_LOG2_DEPTH" name_code="AXI9_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 9 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI9_CMDFIFO_LOG2_DEPTH" name_code="AXI9_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 9 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI8_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI8_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 8 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_18" offset="0x48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI10_RDFIFO_LOG2_DEPTH" name_code="AXI10_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 10 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI10_CMDFIFO_LOG2_DEPTH" name_code="AXI10_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 10 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI9_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI9_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 9 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI9_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI9_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 9 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_19" offset="0x4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI11_CMDFIFO_LOG2_DEPTH" name_code="AXI11_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 11 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI10_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI10_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 10 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI10_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI10_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 10 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI10_WR_ARRAY_LOG2_DEPTH" name_code="AXI10_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 10 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_20" offset="0x50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI11_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI11_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 11 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI11_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI11_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 11 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI11_WR_ARRAY_LOG2_DEPTH" name_code="AXI11_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 11 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI11_RDFIFO_LOG2_DEPTH" name_code="AXI11_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 11 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_21" offset="0x54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI12_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI12_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 12 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI12_WR_ARRAY_LOG2_DEPTH" name_code="AXI12_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 12 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI12_RDFIFO_LOG2_DEPTH" name_code="AXI12_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 12 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI12_CMDFIFO_LOG2_DEPTH" name_code="AXI12_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 12 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_22" offset="0x58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI13_WR_ARRAY_LOG2_DEPTH" name_code="AXI13_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 13 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI13_RDFIFO_LOG2_DEPTH" name_code="AXI13_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 13 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI13_CMDFIFO_LOG2_DEPTH" name_code="AXI13_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 13 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI12_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI12_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 12 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_23" offset="0x5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="AXI14_RDFIFO_LOG2_DEPTH" name_code="AXI14_RDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 14 read data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI14_CMDFIFO_LOG2_DEPTH" name_code="AXI14_CMDFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 14 command FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI13_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI13_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 13 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI13_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI13_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 13 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_24" offset="0x60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="AXI14_WRCMD_PROC_FIFO_LOG2_DEPTH" name_code="AXI14_WRCMD_PROC_FIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 14 write command processing FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="AXI14_TRANS_WRFIFO_LOG2_DEPTH" name_code="AXI14_TRANS_WRFIFO_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 14 transition write data FIFO. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AXI14_WR_ARRAY_LOG2_DEPTH" name_code="AXI14_WR_ARRAY_LOG2_DEPTH" type="RO" />
				  <F_Desc Text="Reports the depth of the AXI port 14 write data array. Value is the log2 value of the depth. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_25" offset="0x64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="PHY_INDEP_TRAIN_MODE" name_code="PHY_INDEP_TRAIN_MODE" type="RW" />
				  <F_Desc Text="Enable PHY independent training mode commands during initialization. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="24" name="TINIT" name_code="TINIT" type="RW" />
				  <F_Desc Text="DRAM TINIT value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_26" offset="0x68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="5" name="DFIBUS_FREQ" name_code="DFIBUS_FREQ" type="RW" />
				  <F_Desc Text="Defines the DFI bus frequency." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="PHY_INDEP_INIT_MODE" name_code="PHY_INDEP_INIT_MODE" type="RW" />
				  <F_Desc Text="Enable PHY independent initailization mode commands during initialization. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="6" name="TSREF2PHYMSTR" name_code="TSREF2PHYMSTR" type="RW" />
				  <F_Desc Text="Specifies the minimum time after a self_refresh exit command on the DFI bus that the Controller will wait for the PHY to assert the dfi_phymstr_req signal, before completing other commands. Used when the low power control logic is expected to pass control to the PHY for training when exiting SREF." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_27" offset="0x6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TRST_PWRON" name_code="TRST_PWRON" type="RW" />
				  <F_Desc Text="Duration of memory reset during power_on initialization." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_28" offset="0x70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CKE_INACTIVE" name_code="CKE_INACTIVE" type="RW" />
				  <F_Desc Text="Number of cycles after reset before CKE will be active." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_29" offset="0x74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="5" name="WRLAT" name_code="WRLAT" type="RW" />
				  <F_Desc Text="DRAM WRLAT value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="6" name="CASLAT_LIN" name_code="CASLAT_LIN" type="RW" />
				  <F_Desc Text="Sets latency from read command send to data receive from/to controller. Bit (0) is half_cycle increment and the upper bits define memory CAS latency for the controller." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="TDLL" name_code="TDLL" type="RW" />
				  <F_Desc Text="DRAM TDLL value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_30" offset="0x78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="TMRD_PAR" name_code="TMRD_PAR" type="RW" />
				  <F_Desc Text="DRAM TMRD value when CA parity is enabled in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="TMOD_PAR" name_code="TMOD_PAR" type="RW" />
				  <F_Desc Text="DRAM TMOD value when CA parity is enabled in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="CA_PARITY_LAT" name_code="CA_PARITY_LAT" type="RW" />
				  <F_Desc Text="DRAM CA parity latency value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="5" name="ADDITIVE_LAT" name_code="ADDITIVE_LAT" type="RW" />
				  <F_Desc Text="DRAM additive latency value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_31" offset="0x7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="TRRD" name_code="TRRD" type="RW" />
				  <F_Desc Text="DRAM TRRD value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="5" name="TCCD_L" name_code="TCCD_L" type="RW" />
				  <F_Desc Text="DRAM CAS_to_CAS value within the same bank group in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="5" name="TCCD" name_code="TCCD" type="RW" />
				  <F_Desc Text="DRAM CAS_to_CAS value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="TBST_INT_INTERVAL" name_code="TBST_INT_INTERVAL" type="RW" />
				  <F_Desc Text="DRAM burst interrupt interval value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_32" offset="0x80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="9" name="TRC" name_code="TRC" type="RW" />
				  <F_Desc Text="DRAM TRC value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TRRD_L" name_code="TRRD_L" type="RW" />
				  <F_Desc Text="DRAM TRRD_L value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_33" offset="0x84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="6" name="TWTR_L" name_code="TWTR_L" type="RW" />
				  <F_Desc Text="DRAM TWTR_L value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="6" name="TWTR" name_code="TWTR" type="RW" />
				  <F_Desc Text="DRAM TWTR value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="9" name="TRAS_MIN" name_code="TRAS_MIN" type="RW" />
				  <F_Desc Text="DRAM TRAS_MIN value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_34" offset="0x88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="TRTP" name_code="TRTP" type="RW" />
				  <F_Desc Text="DRAM TRTP value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="9" name="TFAW" name_code="TFAW" type="RW" />
				  <F_Desc Text="DRAM TFAW value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TRP" name_code="TRP" type="RW" />
				  <F_Desc Text="DRAM TRP value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_35" offset="0x8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="TMOD" name_code="TMOD" type="RW" />
				  <F_Desc Text="Number of cycles after MRS command and before any other command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="TMRD" name_code="TMRD" type="RW" />
				  <F_Desc Text="DRAM TMRD value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TRTP_AP" name_code="TRTP_AP" type="RW" />
				  <F_Desc Text="DRAM TRTP for auto_precharge value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_36" offset="0x90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="TCKE" name_code="TCKE" type="RW" />
				  <F_Desc Text="Minimum CKE pulse width." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="TRAS_MAX" name_code="TRAS_MAX" type="RW" />
				  <F_Desc Text="DRAM TRAS_MAX value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_37" offset="0x94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="WRITEINTERP" name_code="WRITEINTERP" type="RW" />
				  <F_Desc Text="Allow controller to interrupt a write burst to the DRAMs with a read command. Set to 1 to allow interruption." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="MC_RESERVED1" name_code="MC_RESERVED1" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="MC_RESERVED0" name_code="MC_RESERVED0" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TCKESR" name_code="TCKESR" type="RW" />
				  <F_Desc Text="Minimum CKE low pulse width during a self_refresh." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_38" offset="0x98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="TVREF" name_code="TVREF" type="RW" />
				  <F_Desc Text="Defines the number of cycles of delay after a MRW command that changes VREF value to the next command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="TWR" name_code="TWR" type="RW" />
				  <F_Desc Text="DRAM TWR value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TRCD" name_code="TRCD" type="RW" />
				  <F_Desc Text="DRAM TRCD value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_39" offset="0x9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="TRAS_LOCKOUT" name_code="TRAS_LOCKOUT" type="RW" />
				  <F_Desc Text="IF the DRAM supports it, this allows the controller to execute auto pre_charge commands before the TRAS_MIN parameter expires. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="CONCURRENTAP" name_code="CONCURRENTAP" type="RW" />
				  <F_Desc Text="IF the DRAM supports it, this allows the controller to issue commands to other banks while a bank is in auto pre_charge. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AP" name_code="AP" type="RW" />
				  <F_Desc Text="Enable auto pre_charge mode of controller. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TMRD_PDA" name_code="TMRD_PDA" type="RW" />
				  <F_Desc Text="Number of cycles after a per_DRAM addressable MRW command data is complete to the next command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_40" offset="0xa0" reset_source="Core Domain reset" reset_val="0x200" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="REG_DIMM_ENABLE" name_code="REG_DIMM_ENABLE" type="RW" />
				  <F_Desc Text="Enable registered DIMM operation of the controller. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x2" bit_offset="8" bit_size="16" name="TRP_AB" name_code="TRP_AB" type="RW" />
				  <F_Desc Text="DRAM TRP all bank value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x2" bit_offset="8" bit_size="3" name="BSTLEN" name_code="BSTLEN" type="RW_D" />
				  <F_Desc Text="Encoded burst length sent to DRAMs during initialization. Program to 1 for BL2, program to 2 for BL4, or program to 3 for BL8. All other settings are reserved." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TDAL" name_code="TDAL" type="RW" />
				  <F_Desc Text="DRAM TDAL value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_41" offset="0xa4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="NO_MEMORY_DM" name_code="NO_MEMORY_DM" type="RW" />
				  <F_Desc Text="Indicates that the external DRAM does not support DM masking. Set to 1 for no DM masking at the DRAM." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="MC_RESERVED2" name_code="MC_RESERVED2" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="OPTIMAL_RMODW_EN" name_code="OPTIMAL_RMODW_EN" type="RW" />
				  <F_Desc Text="Enables optimized RMODW logic in the controller. A value of 1 enables optimized RMODW operation. All RMODW operations are still supported in a non_optimal manner when the value is 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_42" offset="0xa8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="26" name="CA_PARITY_ERROR_INJECT" name_code="CA_PARITY_ERROR_INJECT" type="RW" />
				  <F_Desc Text="Selects bit to corrupt on the CA bus for CA parity error injection." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_43" offset="0xac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="TREF_ENABLE" name_code="TREF_ENABLE" type="RW" />
				  <F_Desc Text="Issue auto_refresh commands to the DRAMs at the interval defined in the TREF parameter. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AREF_STATUS" name_code="AREF_STATUS" type="RO" />
				  <F_Desc Text="Indicates a SR error associated with the AREF interrupt. Value of 1 indicates a violation. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AREFRESH" name_code="AREFRESH" type="WO" />
				  <F_Desc Text="Initiate auto_refresh at the end of the current burst boundary. Set to 1 to trigger. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="CA_PARITY_ERROR" name_code="CA_PARITY_ERROR" type="RO" />
				  <F_Desc Text="Contains one hot indication of registered DIMM parity errors. Value of 1 indicates an error on that DIMM. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_44" offset="0xb0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="TRFC" name_code="TRFC" type="RW" />
				  <F_Desc Text="DRAM TRFC value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="CS_COMPARISON_FOR_REFRESH_DEPTH" name_code="CS_COMPARISON_FOR_REFRESH_DEPTH" type="RW" />
				  <F_Desc Text="Defines the number of entries of the command queue that the refresh logic will consider for sending a refresh command. A non_zero value limits the decode to a subset of the full command pipeline." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="MC_RESERVED3" name_code="MC_RESERVED3" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_45" offset="0xb4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="TREF" name_code="TREF" type="RW" />
				  <F_Desc Text="DRAM TREF value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_46" offset="0xb8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="TXPDLL" name_code="TXPDLL" type="RW" />
				  <F_Desc Text="DRAM TXPDLL value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="TPDEX" name_code="TPDEX" type="RW" />
				  <F_Desc Text="DRAM TPDEX value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_47" offset="0xbc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="TXSNR" name_code="TXSNR" type="RW" />
				  <F_Desc Text="DRAM TXSNR value in cycles." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="TXSR" name_code="TXSR" type="RW" />
				  <F_Desc Text="DRAM TXSR value in cycles." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_48" offset="0xc0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="MC_RESERVED4" name_code="MC_RESERVED4" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="PWRUP_SREFRESH_EXIT" name_code="PWRUP_SREFRESH_EXIT" type="RW" />
				  <F_Desc Text="Allow powerup via self_refresh instead of full memory initialization. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="TXPR" name_code="TXPR" type="RW" />
				  <F_Desc Text="DRAM TXPR value in cycles.This parameter defines reset exit time from CKE HIGH to a valid command " cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_49" offset="0xc4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="MC_RESERVED5" name_code="MC_RESERVED5" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="ZQ_STATUS_LOG" name_code="ZQ_STATUS_LOG" type="RO" />
				  <F_Desc Text="Indicates that a ZQ cal init, reset, short, or long command was received that was terminated without execution. Value of 1 indicates a violation. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="CKE_DELAY" name_code="CKE_DELAY" type="RW" />
				  <F_Desc Text="Additional cycles to delay CKE for status reporting." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="ENABLE_QUICK_SREFRESH" name_code="ENABLE_QUICK_SREFRESH" type="RW" />
				  <F_Desc Text="Allow user to interrupt memory initialization to enter self_refresh mode. Set to 1 to allow interruption." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_50" offset="0xc8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="MC_RESERVED9" name_code="MC_RESERVED9" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="MC_RESERVED8" name_code="MC_RESERVED8" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="MC_RESERVED7" name_code="MC_RESERVED7" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="MC_RESERVED6" name_code="MC_RESERVED6" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_51" offset="0xcc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="UPD_CTRLUPD_HIGH_THRESHOLD" name_code="UPD_CTRLUPD_HIGH_THRESHOLD" type="RW" />
				  <F_Desc Text="DFI control update number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="UPD_CTRLUPD_NORM_THRESHOLD" name_code="UPD_CTRLUPD_NORM_THRESHOLD" type="RW" />
				  <F_Desc Text="DFI control update number of long counts until the normal priority request is asserted." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_52" offset="0xd0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD" name_code="UPD_CTRLUPD_SW_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="DFI control update SW promotion number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="UPD_CTRLUPD_TIMEOUT" name_code="UPD_CTRLUPD_TIMEOUT" type="RW" />
				  <F_Desc Text="DFI control update number of long counts until the timeout is asserted." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_53" offset="0xd4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD" name_code="UPD_PHYUPD_DFI_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="DFI PHY update DFI promotion number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_54" offset="0xd8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TDFI_PHYMSTR_MAX" name_code="TDFI_PHYMSTR_MAX" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYMSTR_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_phymstr_req can be asserted following the assertion of dfi_phymstr_ack. If programmed to a non_zero, a timing violation will cause an interrupt and bit (0) set in the PHYMSTR_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_55" offset="0xdc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="TDFI_PHYMSTR_RESP" name_code="TDFI_PHYMSTR_RESP" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYMSTR_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phymstr_req assertion and a dfi_phymstr_ack assertion. If programmed to a non_zero, a timing violation will cause an interrupt and bit (1) to be set to 1 in the PHYMSTR_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_56" offset="0xe0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="PHYMSTR_ERROR_STATUS" name_code="PHYMSTR_ERROR_STATUS" type="RO" />
				  <F_Desc Text="Identifies the source of any DFI PHY Master Interface errors. Value of 1 indicates a timing violation of the associated timing parameter. Bit (0) set indicates a TDFI_PHYMSTR_MAX or TDFI_PHYMSTR_TYPEn_MAX parmaeter violation and bit (1) set indicates a TDFI_PHYMSTR_RESP parameter violation. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="PHYMSTR_NO_AREF" name_code="PHYMSTR_NO_AREF" type="RW" />
				  <F_Desc Text="Disables refreshes during the PHY master interface sequence. Set to 1 to disable. Refreshes during reset are only supported for DFI 4.0 and this parameter may be set or cleared for DFI 4.0. For all other DFI versions, this parameter must be set to 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="PHYMSTR_DFI_PROMOTE_THRESHOLD" name_code="PHYMSTR_DFI_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="DFI PHY master request promotion number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_57" offset="0xe4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="PPR_COMMAND" name_code="PPR_COMMAND" type="WO" />
				  <F_Desc Text="Specifies the type of PPR command. Program to 1 for pre_charge all, program to 2 for MRW, program to 3 for activate, or program to 5 for write. All other values are reserved. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="PPR_CONTROL" name_code="PPR_CONTROL" type="RW" />
				  <F_Desc Text="Enables the post_package repair feature. Set to 1 to enable. This parameter may only be programmed before initialization begins." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="PHYMSTR_TRAIN_AFTER_INIT_COMPLETE" name_code="PHYMSTR_TRAIN_AFTER_INIT_COMPLETE" type="RW" />
				  <F_Desc Text="Defines how the PHY will use the PHY Master Interface for training. Clear to 0 to perform training without the PHY Master Interface, or set to 1 to use the PHY Master Interface to gain control over the DFI bus after the dfi_init_complete signal assertion for the initial training. Default is cleared to 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="PHYMSTR_DFI_VERSION_4P0V1" name_code="PHYMSTR_DFI_VERSION_4P0V1" type="RW" />
				  <F_Desc Text="Defines the version of the DFI 4.0 specification supported. Clear to 0 for DFI 4.0 version 2 PHY Master Interface, or set to 1 for DFI 4.0 version 1 PHY Master Interface. Default is cleared to 0 for version 2." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_58" offset="0xe8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="17" name="PPR_COMMAND_MRW_DATA" name_code="PPR_COMMAND_MRW_DATA" type="RW" />
				  <F_Desc Text="Specifies the data for the mode register write." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="PPR_COMMAND_MRW_REGNUM" name_code="PPR_COMMAND_MRW_REGNUM" type="RW" />
				  <F_Desc Text="Specifies the mode register to be used. Clear to 0 for MRW0 or program to 4 for MRW4. All other values are reserved." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_59" offset="0xec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="PPR_BANK_ADDRESS" name_code="PPR_BANK_ADDRESS" type="RW" />
				  <F_Desc Text="Specifies the bank for the row to be repaired." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="PPR_ROW_ADDRESS" name_code="PPR_ROW_ADDRESS" type="RW" />
				  <F_Desc Text="Specifies the encoded row address to be repaired." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_60" offset="0xf0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="PPR_CS_ADDRESS" name_code="PPR_CS_ADDRESS" type="RW" />
				  <F_Desc Text="Specifies the chip select for the row to be repaired." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_61" offset="0xf4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="PPR_DATA_0" name_code="PPR_DATA_0" type="RW" />
				  <F_Desc Text="Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_62" offset="0xf8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="PPR_DATA_1" name_code="PPR_DATA_1" type="RW" />
				  <F_Desc Text="Holds the data pattern to be written to memory for all data phases. This is specific to DDR4 memories." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_63" offset="0xfc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="CKSRX" name_code="CKSRX" type="RW" />
				  <F_Desc Text="Clock stable delay on self_refresh exit." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="CKSRE" name_code="CKSRE" type="RW" />
				  <F_Desc Text="Clock hold delay on self_refresh entry." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="LOWPOWER_REFRESH_ENABLE" name_code="LOWPOWER_REFRESH_ENABLE" type="RW" />
				  <F_Desc Text="Enable refreshes while in low power mode. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="PPR_STATUS" name_code="PPR_STATUS" type="RO" />
				  <F_Desc Text="Reports the status of the PPR operation. Bit (0) set indicates that PPR operations are now allowed and bit (1) set indicates if the last PPR command is complete. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_64" offset="0x100" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="LPI_SR_LONG_WAKEUP" name_code="LPI_SR_LONG_WAKEUP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self_refresh long state (with or without memory clock gating)." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="LPI_SR_SHORT_WAKEUP" name_code="LPI_SR_SHORT_WAKEUP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self_refresh short state (with or without memory clock gating)." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="LPI_IDLE_WAKEUP" name_code="LPI_IDLE_WAKEUP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when Controller is idle." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="7" name="LP_CMD" name_code="LP_CMD" type="WO" />
				  <F_Desc Text="Low power software command request interface. Bit (0) controls exit, bit (1) controls entry, bits (42) define the low power state, bit (5) controls memory clock gating, bit (6) controls controller clock gating, and bit (7) controls lock. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_65" offset="0x104" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="6" name="LPI_WAKEUP_EN" name_code="LPI_WAKEUP_EN" type="RW" />
				  <F_Desc Text="Enables the various low power state wakeup parameters for LPI request uses. Bit (0) enables controller idle wakeup, bit (1) enables power_down wakeup, bit (2) enables either self_refresh short or self_refresh long with or without mem clk gating, bit (3) enables self_refresh long with mem and ctlr clk gating, bit (4) enables the LPI timer expiry wakeup, and bit (5) is reserved. Set each bit to 1 to enable the respective LP_WAKEUP value for the LPI request." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="LPI_TIMER_WAKEUP" name_code="LPI_TIMER_WAKEUP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when the LPI timer expires." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="LPI_PD_WAKEUP" name_code="LPI_PD_WAKEUP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in any of the power_down states (with or without memory clock gating)." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="LPI_SR_LONG_MCCLK_GATE_WAKEUP" name_code="LPI_SR_LONG_MCCLK_GATE_WAKEUP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_WAKEUP timing parameter (in DFI clocks) to be driven when memory is in the self_refresh long with memory and controller clock gating state." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_66" offset="0x108" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="12" name="LPI_TIMER_COUNT" name_code="LPI_TIMER_COUNT" type="RW" />
				  <F_Desc Text="Defines the LPI timer count." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="LPI_CTRL_REQ_EN" name_code="LPI_CTRL_REQ_EN" type="RW" />
				  <F_Desc Text="Enables the dfi_lpi_ctrl_req signal for the LPI. This signal is only relevant for DFI versions 3.1 and beyond. Set to 1 to enable or clear to 0 to disable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_67" offset="0x10c" reset_source="Core Domain reset" reset_val="0x40000000" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x40" bit_offset="24" bit_size="7" name="LP_STATE" name_code="LP_STATE" type="RO" />
				  <F_Desc Text="Low power state status parameter. Bits (50) indicate the current low power state and bit (6) set indicates that status bits are valid. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="TDFI_LP_RESP" name_code="TDFI_LP_RESP" type="RW" />
				  <F_Desc Text="Defines the DFI tLP_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_lp_req assertion and a dfi_lp_ack assertion." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="12" name="LPI_WAKEUP_TIMEOUT" name_code="LPI_WAKEUP_TIMEOUT" type="RW" />
				  <F_Desc Text="Defines the LPI timeout time, the maximum cycles between a dfi_lp_req de_assertion and a dfi_lp_ack de_assertion. If this value is exceeded, an interrupt will occur." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_68" offset="0x110" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="LP_AUTO_MEM_GATE_EN" name_code="LP_AUTO_MEM_GATE_EN" type="RW" />
				  <F_Desc Text="Enable memory clock gating when entering a low power state via the auto low power counters. Bit (0) controls power_down, bit (1) controls self_refresh long, and bit (2) controls self_refresh short. Set each bit to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="LP_AUTO_EXIT_EN" name_code="LP_AUTO_EXIT_EN" type="RW" />
				  <F_Desc Text="Enable auto exit from each of the low power states when a read or write command enters the command queue. Bit (0) controls power_down, bit (1) controls self_refresh long, bit (2) controls self_refresh long with memory and controller clock gating, and bit (3) controls self_refresh short. Set each bit to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="LP_AUTO_ENTRY_EN" name_code="LP_AUTO_ENTRY_EN" type="RW" />
				  <F_Desc Text="Enable auto entry into each of the low power states when the associated idle timer expires. Bit (0) controls power_down, bit (1) controls self_refresh long, bit (2) controls self_refresh long with memory and controller clock gating, and bit (3) controls self_refresh short. Set each bit to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_69" offset="0x114" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="12" name="LP_AUTO_SR_SHORT_IDLE" name_code="LP_AUTO_SR_SHORT_IDLE" type="RW" />
				  <F_Desc Text="Defines the idle time (in controller clocks) until the controller will automatically issue an entry into the self_refresh short (with or without memory clock gating) low power states." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="12" name="LP_AUTO_PD_IDLE" name_code="LP_AUTO_PD_IDLE" type="RW" />
				  <F_Desc Text="Defines the idle time (in controller clocks) until the controller will automatically issue an entry into one of the power_down low power states." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_70" offset="0x118" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="HW_PROMOTE_THRESHOLD" name_code="HW_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="HW interface promotion number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="LP_AUTO_SR_LONG_MC_GATE_IDLE" name_code="LP_AUTO_SR_LONG_MC_GATE_IDLE" type="RW" />
				  <F_Desc Text="Defines the idle time (in long counts) until the controller will automatically issue an entry into the self_refresh long with memory and controller clock gating low power state." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="LP_AUTO_SR_LONG_IDLE" name_code="LP_AUTO_SR_LONG_IDLE" type="RW" />
				  <F_Desc Text="Defines the idle time (in long counts) until the controller will automatically issue an entry into the self_refresh long (with or without memory clock gating) low power states." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_71" offset="0x11c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="LPC_SR_PHYUPD_EN" name_code="LPC_SR_PHYUPD_EN" type="RW" />
				  <F_Desc Text="Enable LPC to execute a DFI PHY update on a self_refresh exit sequence. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="LPC_SR_CTRLUPD_EN" name_code="LPC_SR_CTRLUPD_EN" type="RW" />
				  <F_Desc Text="Enable LPC to execute a DFI control update on a self_refresh exit sequence. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="LPC_PROMOTE_THRESHOLD" name_code="LPC_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="LPC promotion number of long counts until the high priority request is asserted. Applies to SW and auto low power commands." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_72" offset="0x120" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="MC_RESERVED10" name_code="MC_RESERVED10" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="LPC_SR_ZQ_EN" name_code="LPC_SR_ZQ_EN" type="RW" />
				  <F_Desc Text="Enable LPC to execute a ZQ calibration on a self_refresh exit sequence. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="LPC_SR_PHYMSTR_EN" name_code="LPC_SR_PHYMSTR_EN" type="RW" />
				  <F_Desc Text="Enable LPC to execute a DFI PHY Master request on a self_refresh exit sequence. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_73" offset="0x124" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW_D">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="27" name="WRITE_MODEREG" name_code="WRITE_MODEREG" type="RW_D" />
				  <F_Desc Text="Write memory mode register data to the DRAMs. Bits (70) define the memory mode register number if bit (23) is set, bits (158) define the chip select if bit (24) is clear, bits (2316) define which memory mode register/s to write, bit (24) defines whether all chip selects will be written, and bit (25) triggers the write." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_74" offset="0x128" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="MC_RESERVED11" name_code="MC_RESERVED11" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="MRW_PROMOTE_THRESHOLD" name_code="MRW_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="MRW promotion number of long counts until the high priority request is asserted. Applies to SW MRW commands." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="MRW_STATUS" name_code="MRW_STATUS" type="RO" />
				  <F_Desc Text="Write memory mode register status. Bit (0) set indicates a WRITE_MODEREG parameter programming error. Bit (1) is Reserved. Bit (2) is Reserved. Bit (3) set indicates a self_refresh or deep power_down error. Bit (4) is Reserved. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_75" offset="0x12c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR0_DATA_0" name_code="MR0_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 0 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_76" offset="0x130" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR1_DATA_0" name_code="MR1_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 1 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_77" offset="0x134" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR2_DATA_0" name_code="MR2_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 2 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_78" offset="0x138" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MRSINGLE_DATA_0" name_code="MRSINGLE_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register single write to chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_79" offset="0x13c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR3_DATA_0" name_code="MR3_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 3 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_80" offset="0x140" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR4_DATA_0" name_code="MR4_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 4 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_81" offset="0x144" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR5_DATA_0" name_code="MR5_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 5 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_82" offset="0x148" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="BIST_GO" name_code="BIST_GO" type="WO" />
				  <F_Desc Text="Initiate a BIST operation. Set to 1 to trigger. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="17" name="MR6_DATA_0" name_code="MR6_DATA_0" type="RW" />
				  <F_Desc Text="Data to program into memory mode register 6 for chip select 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_83" offset="0x14c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="BIST_ADDR_CHECK" name_code="BIST_ADDR_CHECK" type="RW" />
				  <F_Desc Text="Enable address checking with BIST operation. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="BIST_DATA_CHECK" name_code="BIST_DATA_CHECK" type="RW" />
				  <F_Desc Text="Enable data checking with BIST operation. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="6" name="ADDR_SPACE" name_code="ADDR_SPACE" type="RW" />
				  <F_Desc Text="Sets the number of address bits to check during BIST operation." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="BIST_RESULT" name_code="BIST_RESULT" type="RO" />
				  <F_Desc Text="BIST operation status (pass/fail). Bit (0) indicates data check status and bit (1) indicates address check status. Value of 1 is a passing result. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_84" offset="0x150" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_START_ADDRESS_0" name_code="BIST_START_ADDRESS_0" type="RW" />
				  <F_Desc Text="Start BIST checking at this address." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_85" offset="0x154" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="BIST_START_ADDRESS_1" name_code="BIST_START_ADDRESS_1" type="RW" />
				  <F_Desc Text="Start BIST checking at this address." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_86" offset="0x158" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_DATA_MASK" name_code="BIST_DATA_MASK" type="RW" />
				  <F_Desc Text="Mask applied to data for BIST error checking. Bit (0) controls memory data path bit (0), bit (1) controls memory data path bit (1), etc. Set each bit to 1 to mask." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_87" offset="0x15c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="BIST_TEST_MODE" name_code="BIST_TEST_MODE" type="RW" />
				  <F_Desc Text="Sets the BIST test mode. Value of 0 specifies standard BIST operation, value of 1 specifies a reduced BIST operation, value of 2 specifies a self_refresh retention test, value of 3 specifies an idle retention test, and value of 4 specifies memory initalization function. All other values are reserved." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_88" offset="0x160" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_DATA_PATTERN_0" name_code="BIST_DATA_PATTERN_0" type="RW" />
				  <F_Desc Text="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_89" offset="0x164" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_DATA_PATTERN_1" name_code="BIST_DATA_PATTERN_1" type="RW" />
				  <F_Desc Text="Data pattern to be used when the BIST_TEST_MODE parameter is programmed to 1, 2, 3 or 4." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_90" offset="0x168" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="12" name="BIST_ERR_STOP" name_code="BIST_ERR_STOP" type="RW" />
				  <F_Desc Text="Defines the maximum number of error occurrences allowed prior to quitting when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3. A value of 0 will allow the test to run to completion." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="BIST_RET_STATE" name_code="BIST_RET_STATE" type="RO" />
				  <F_Desc Text="Indicates if BIST is in a retention wait state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3. Value of 1 indicates BIST is waiting. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="BIST_RET_STATE_EXIT" name_code="BIST_RET_STATE_EXIT" type="WO" />
				  <F_Desc Text="Exit self_refresh or idle retention state, used when the BIST_TEST_MODE parameter is programmed to 2 or 3. Set to 1 to trigger. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_91" offset="0x16c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="INLINE_ECC_BANK_OFFSET" name_code="INLINE_ECC_BANK_OFFSET" type="RW" />
				  <F_Desc Text="Inline ECC Bank Offset defines the bank shift between data and ECC commands associated with the same sequence; the bank is offset to prevent inefficiencies due to opening an closing the pages on the same bank during transition between data and ECC commands." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="ECC_ENABLE" name_code="ECC_ENABLE" type="RW" />
				  <F_Desc Text="ECC error checking and correcting control register. Clear to 0 to fully disable ECC, program to 1 to enable ECC with no error detection or error correction, program to 2 to enable ECC with error detection without error correction, or program to 3 to enable ECC with both error detection and error correction." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="12" name="BIST_ERR_COUNT" name_code="BIST_ERR_COUNT" type="RO" />
				  <F_Desc Text="Indicates the number of BIST errors found when the BIST_TEST_MODE parameter is programmed to 1, 2 or 3. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_92" offset="0x170" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="MC_RESERVED13" name_code="MC_RESERVED13" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="ECC_WRITE_COMBINING_EN" name_code="ECC_WRITE_COMBINING_EN" type="RW" />
				  <F_Desc Text="Allows ECC write data within a given ECC buffer to be combined across commands so that in certain cases where we see multiple ECC writes to the same ECC address, the controller may end up only issuing one final ECC write command to memory." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="ECC_READ_CACHING_EN" name_code="ECC_READ_CACHING_EN" type="RW" />
				  <F_Desc Text="Allows ECC read data already in one of the ECC buffers to be used when possible in place of issuing an ECC read command to memory.	This implies that some ECC read commands will be dropped in the command queue when it can pull the read data from the buffer instead." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="MC_RESERVED12" name_code="MC_RESERVED12" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_93" offset="0x174" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="FWC" name_code="FWC" type="RW_D" />
				  <F_Desc Text="Force a write check. Xor the XOR_CHECK_BITS parameter with the ECC code and write to memory. Set to 1 to trigger." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="MC_RESERVED14" name_code="MC_RESERVED14" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_94" offset="0x178" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="ECC_DISABLE_W_UC_ERR" name_code="ECC_DISABLE_W_UC_ERR" type="RW" />
				  <F_Desc Text="Controls auto_corruption of ECC when un_correctable errors occur in R/M/W operations. Set to 1 to disable corruption." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_95" offset="0x17c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_U_ADDR_0" name_code="ECC_U_ADDR_0" type="RO" />
				  <F_Desc Text="Address of uncorrectable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_96" offset="0x180" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="ECC_U_SYND" name_code="ECC_U_SYND" type="RO" />
				  <F_Desc Text="Syndrome for uncorrectable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="ECC_U_ADDR_1" name_code="ECC_U_ADDR_1" type="RO" />
				  <F_Desc Text="Address of uncorrectable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_97" offset="0x184" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_U_DATA_0" name_code="ECC_U_DATA_0" type="RO" />
				  <F_Desc Text="Data associated with uncorrectable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_98" offset="0x188" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_U_DATA_1" name_code="ECC_U_DATA_1" type="RO" />
				  <F_Desc Text="Data associated with uncorrectable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_99" offset="0x18c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_C_ADDR_0" name_code="ECC_C_ADDR_0" type="RO" />
				  <F_Desc Text="Address of correctable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_100" offset="0x190" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="ECC_C_SYND" name_code="ECC_C_SYND" type="RO" />
				  <F_Desc Text="Syndrome for correctable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="ECC_C_ADDR_1" name_code="ECC_C_ADDR_1" type="RO" />
				  <F_Desc Text="Address of correctable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_101" offset="0x194" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_C_DATA_0" name_code="ECC_C_DATA_0" type="RO" />
				  <F_Desc Text="Data associated with correctable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_102" offset="0x198" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_C_DATA_1" name_code="ECC_C_DATA_1" type="RO" />
				  <F_Desc Text="Data associated with correctable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_103" offset="0x19c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="ECC_C_ID" name_code="ECC_C_ID" type="RO" />
				  <F_Desc Text="Source ID associated with correctable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="ECC_U_ID" name_code="ECC_U_ID" type="RO" />
				  <F_Desc Text="Source ID associated with the uncorrectable ECC event. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_104" offset="0x1a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_0" name_code="NON_ECC_REGION_END_ADDR_0" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 0. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_0" name_code="NON_ECC_REGION_START_ADDR_0" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 0. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_105" offset="0x1a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_1" name_code="NON_ECC_REGION_END_ADDR_1" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 1. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_1" name_code="NON_ECC_REGION_START_ADDR_1" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 1. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_106" offset="0x1a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_2" name_code="NON_ECC_REGION_END_ADDR_2" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 2. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_2" name_code="NON_ECC_REGION_START_ADDR_2" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 2. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_107" offset="0x1ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_3" name_code="NON_ECC_REGION_END_ADDR_3" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 3. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_3" name_code="NON_ECC_REGION_START_ADDR_3" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 3. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_108" offset="0x1b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_4" name_code="NON_ECC_REGION_END_ADDR_4" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 4. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_4" name_code="NON_ECC_REGION_START_ADDR_4" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 4. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_109" offset="0x1b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_5" name_code="NON_ECC_REGION_END_ADDR_5" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 5. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_5" name_code="NON_ECC_REGION_START_ADDR_5" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 5. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_110" offset="0x1b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_6" name_code="NON_ECC_REGION_END_ADDR_6" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 6. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_6" name_code="NON_ECC_REGION_START_ADDR_6" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 6. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_111" offset="0x1bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="14" name="NON_ECC_REGION_END_ADDR_7" name_code="NON_ECC_REGION_END_ADDR_7" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 7. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="NON_ECC_REGION_START_ADDR_7" name_code="NON_ECC_REGION_START_ADDR_7" type="RW" />
				  <F_Desc Text="Set the base address of the soft_designated non_ECC region 7. The address written is 1Mbyte aligned." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_112" offset="0x1c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="ECC_SCRUB_LEN" name_code="ECC_SCRUB_LEN" type="RW" />
				  <F_Desc Text="Defines the length of the ECC scrubbing read command that the controller will issue." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="ECC_SCRUB_IN_PROGRESS" name_code="ECC_SCRUB_IN_PROGRESS" type="RO" />
				  <F_Desc Text="Reports the scrubbing operation status. A value of 1 indicates that the controller is in the process of performing a scrubbing operation. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="ECC_SCRUB_START" name_code="ECC_SCRUB_START" type="WO" />
				  <F_Desc Text="ECC scrubbing control. Set to 1 to kick start the scrubbing operation. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="NON_ECC_REGION_ENABLE" name_code="NON_ECC_REGION_ENABLE" type="RW" />
				  <F_Desc Text="Enables each soft_designated non_ECC region. Bit (0) correlates to region 0, bit (1) correlates to region 1, etc. Set each bit to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_113" offset="0x1c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="ECC_SCRUB_INTERVAL" name_code="ECC_SCRUB_INTERVAL" type="RW" />
				  <F_Desc Text="The minimum interval between two ECC scrubbing commands in number of controller clock cycles. Valid when the ECC_SCRUB_MODE parameter is cleared to 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="ECC_SCRUB_MODE" name_code="ECC_SCRUB_MODE" type="RW" />
				  <F_Desc Text="Defines how often ECC scrubbing operations will occur. Clear to 0 to scrub at regular intervals as dictated by the ECC_SCRUB_INTERVAL parameter, or set to 1 to scrub only when the controller is idle." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_114" offset="0x1c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="ECC_SCRUB_IDLE_CNT" name_code="ECC_SCRUB_IDLE_CNT" type="RW" />
				  <F_Desc Text="The number of controller clock cycles that the scrubbing engine will wait in controller idle state before starting scrubbing operations. Valid when the ECC_SCRUB_MODE parameter is set to 1." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_115" offset="0x1cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_SCRUB_START_ADDR_0" name_code="ECC_SCRUB_START_ADDR_0" type="RW" />
				  <F_Desc Text="The starting address from where scrubbing operations will begin." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_116" offset="0x1d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="ECC_SCRUB_START_ADDR_1" name_code="ECC_SCRUB_START_ADDR_1" type="RW" />
				  <F_Desc Text="The starting address from where scrubbing operations will begin." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_117" offset="0x1d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="ECC_SCRUB_END_ADDR_0" name_code="ECC_SCRUB_END_ADDR_0" type="RW" />
				  <F_Desc Text="The end address where scrubbing operations will wrap around to the start address. If this parameter is cleared to 0, the maximum physical address will be considered as the end address." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_118" offset="0x1d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="5" name="AREF_HIGH_THRESHOLD" name_code="AREF_HIGH_THRESHOLD" type="RW" />
				  <F_Desc Text="AREF number of pending refreshes until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="5" name="AREF_NORM_THRESHOLD" name_code="AREF_NORM_THRESHOLD" type="RW" />
				  <F_Desc Text="AREF number of pending refreshes until the normal priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="5" name="LONG_COUNT_MASK" name_code="LONG_COUNT_MASK" type="RW" />
				  <F_Desc Text="Reduces the length of the long counter from 1024 cycles. The only supported values are 0x00 (1024 cycles), 0x10 (512 clocks), 0x18 (256 clocks), 0x1C (128 clocks), 0x1E (64 clocks) and 0x1F (32 clocks)." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="ECC_SCRUB_END_ADDR_1" name_code="ECC_SCRUB_END_ADDR_1" type="RW" />
				  <F_Desc Text="The end address where scrubbing operations will wrap around to the start address. If this parameter is cleared to 0, the maximum physical address will be considered as the end address." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_119" offset="0x1dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AREF_CMD_MAX_PER_TREFI" name_code="AREF_CMD_MAX_PER_TREFI" type="RW" />
				  <F_Desc Text="Sets the maximum number of auto_refreshes that will be executed in a TREFI period _ both normal and high priority. This does not prevent refreshes generated by sub_task requests such as a self_refresh exit and enter." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="5" name="AREF_MAX_CREDIT" name_code="AREF_MAX_CREDIT" type="RW" />
				  <F_Desc Text="AREF number of posted refreshes until the maximum number of refresh credits has been reached." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="5" name="AREF_MAX_DEFICIT" name_code="AREF_MAX_DEFICIT" type="RW" />
				  <F_Desc Text="AREF number of pending refreshes until the maximum number of refreshes has been exceeded." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_120" offset="0x1e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="ZQ_CS_HIGH_THRESHOLD" name_code="ZQ_CS_HIGH_THRESHOLD" type="RW" />
				  <F_Desc Text="ZQ CS number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="ZQ_CS_NORM_THRESHOLD" name_code="ZQ_CS_NORM_THRESHOLD" type="RW" />
				  <F_Desc Text="ZQ CS number of long counts until the normal priority request is asserted." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_121" offset="0x1e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="ZQ_PROMOTE_THRESHOLD" name_code="ZQ_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="ZQ SW promotion number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="ZQ_CS_TIMEOUT" name_code="ZQ_CS_TIMEOUT" type="RW" />
				  <F_Desc Text="ZQ CS number of long counts until the timeout is asserted." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_122" offset="0x1e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="12" name="ZQINIT" name_code="ZQINIT" type="RW_D" />
				  <F_Desc Text="Number of cycles needed for a ZQINIT command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="TIMEOUT_TIMER_LOG" name_code="TIMEOUT_TIMER_LOG" type="RO" />
				  <F_Desc Text="Reflects which timers experienced a timeout error (or had an uncleared error) when the timeout interrupt fired.	 Bit (0) correlates to a ZQ cal init, cs, cl, or reset FM timeout.	Bit (1) correlates to the DFI update FM timeout.  Bit (2) correlates to the low power interface wakeup timeout.	 Bit (3) correlates to the auto refresh max deficit timeout.  READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="MC_RESERVED15" name_code="MC_RESERVED15" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_123" offset="0x1ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="12" name="ZQCS" name_code="ZQCS" type="RW" />
				  <F_Desc Text="Number of cycles needed for a ZQCS command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="12" name="ZQCL" name_code="ZQCL" type="RW" />
				  <F_Desc Text="Number of cycles needed for a ZQCL command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_124" offset="0x1f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="ROW_DIFF" name_code="ROW_DIFF" type="RW" />
				  <F_Desc Text="Difference between number of address pins available and number being used." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="BANK_DIFF" name_code="BANK_DIFF" type="RW" />
				  <F_Desc Text="Encoded number of banks on the DRAM(s)." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="ZQ_REQ_PENDING" name_code="ZQ_REQ_PENDING" type="RO" />
				  <F_Desc Text="Indicates that a ZQ command is currently in progress or waiting to run. Value of 1 indicates command in progress or waiting to run. When this is asserted, no writes to ZQ_REQ should occur. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="ZQ_REQ" name_code="ZQ_REQ" type="WO" />
				  <F_Desc Text="User request to initiate a ZQ calibration. Program to 1 for ZQ Short (ZQCS) or program to 2 for ZQ Long (ZQCL). Clearing to 0 will not trigger any ZQ command. This parameter should only be written when the ZQ_REQ_PENDING parameter is cleared to 0. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_125" offset="0x1f4" reset_source="Core Domain reset" reset_val="0xa000000" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0xA" bit_offset="24" bit_size="5" name="APREBIT" name_code="APREBIT" type="RW_D" />
				  <F_Desc Text="Location of the auto pre_charge bit in the DRAM address." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="BANK_ADDR_INTLV_EN" name_code="BANK_ADDR_INTLV_EN" type="RW" />
				  <F_Desc Text="Enables the capability to interleave the bank address within the row address bits. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="5" name="BANK_START_BIT" name_code="BANK_START_BIT" type="RW" />
				  <F_Desc Text="Defines the LSbit of the bank address within the page of the user address when the BANK_ADDR_INTLV_EN parameter is set." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="COL_DIFF" name_code="COL_DIFF" type="RW" />
				  <F_Desc Text="Difference between number of column pins available and number being used." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_126" offset="0x1f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="ADDR_COLLISION_MPM_DIS" name_code="ADDR_COLLISION_MPM_DIS" type="RW" />
				  <F_Desc Text="Disable address collision detection extension using micro page mask for command queue placement and selection. Set to 1 to disable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="ADDR_CMP_EN" name_code="ADDR_CMP_EN" type="RW" />
				  <F_Desc Text="Enable address collision detection as a rule for command queue placement. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="COMMAND_AGE_COUNT" name_code="COMMAND_AGE_COUNT" type="RW" />
				  <F_Desc Text="Initial value of individual command aging counters for command aging." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="AGE_COUNT" name_code="AGE_COUNT" type="RW" />
				  <F_Desc Text="Initial value of master aging_rate counter for command aging." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_127" offset="0x1fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="RW_SAME_EN" name_code="RW_SAME_EN" type="RW" />
				  <F_Desc Text="Enable read/write grouping as a rule for command queue placement. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="PRIORITY_EN" name_code="PRIORITY_EN" type="RW" />
				  <F_Desc Text="Enable priority as a rule for command queue placement. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="PLACEMENT_EN" name_code="PLACEMENT_EN" type="RW" />
				  <F_Desc Text="Enable placement logic for command queue. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="BANK_SPLIT_EN" name_code="BANK_SPLIT_EN" type="RW" />
				  <F_Desc Text="Enable bank splitting as a rule for command queue placement. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_128" offset="0x200" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="SWAP_EN" name_code="SWAP_EN" type="RW" />
				  <F_Desc Text="Enable command swapping logic in execution unit. Set to 1 to enable. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to 1, 2 or 3), the SWAP_EN parameter must be cleared to 0 because these two features are not supported together." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="NUM_Q_ENTRIES_ACT_DISABLE" name_code="NUM_Q_ENTRIES_ACT_DISABLE" type="RW" />
				  <F_Desc Text="Number of queue entries in which ACT requests will be disabled. Programming to X will disable ACT requests from the X entries lowest in the command queue." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="2" name="DISABLE_RW_GROUP_W_BNK_CONFLICT" name_code="DISABLE_RW_GROUP_W_BNK_CONFLICT" type="RW" />
				  <F_Desc Text="Disables placement to read/write group when grouping creates a bank collision. Bit (0) controls placement next to bank conflict command and bit (1) controls placement 2 away from bank conflict command. Set each bit to 1 to disable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="RW_SAME_PAGE_EN" name_code="RW_SAME_PAGE_EN" type="RW" />
				  <F_Desc Text="Enable page grouping when read/write grouping as a rule for command queue placement. This is only valid when the RW_SAME_EN parameter is set. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_129" offset="0x204" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="REDUC" name_code="REDUC" type="RW" />
				  <F_Desc Text="Enable the half datapath feature of the controller. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="BURST_ON_FLY_BIT" name_code="BURST_ON_FLY_BIT" type="RW" />
				  <F_Desc Text="Identifies the burst_on_fly bit in the memory mode registers." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="INHIBIT_DRAM_CMD" name_code="INHIBIT_DRAM_CMD" type="RW" />
				  <F_Desc Text="Inhibit read/write command traffic and associated bank commands. Set to 1 to inhibit." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="DISABLE_RD_INTERLEAVE" name_code="DISABLE_RD_INTERLEAVE" type="RW" />
				  <F_Desc Text="Disable read data interleaving for commands from the same port, regardless of the requestor ID. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to either of 1, 2 or 3), the DISABLE_RD_INTERLEAVE parameter must be cleared to 0 because these two features are not supported together." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_130" offset="0x208" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="WR_ORDER_REQ" name_code="WR_ORDER_REQ" type="RW" />
				  <F_Desc Text="Determines if the controller can re_order write commands from the same source ID and/or the same port. Bit (0) controls source ID usage and bit (1) controls port ID usage. Set each bit to 1 to enable usage in placement logic." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="IN_ORDER_ACCEPT" name_code="IN_ORDER_ACCEPT" type="RW" />
				  <F_Desc Text="Forces the controller to accept commands in the order in which they are placed in the command queue. If inline ECC is enabled (if the ECC_ENABLE parameter is programmed to 1, 2 or 3), the IN_ORDER_ACCEPT parameter must be set to 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="Q_FULLNESS" name_code="Q_FULLNESS" type="RW" />
				  <F_Desc Text="Quantity that determines when the command queue almost full signal will assert (q_almost_full). When cleared to 0, the q_almost_full signal will be driven to 0 irrespective of number of entries in the command queue." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="MEMDATA_RATIO_0" name_code="MEMDATA_RATIO_0" type="RW" />
				  <F_Desc Text="Defines the ratio of the DRAM device size on chip select 0 to the memory data width. Program with the log2 ratio of the memory data width to the device data width." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_131" offset="0x20c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="CTRLUPD_AREF_HP_ENABLE" name_code="CTRLUPD_AREF_HP_ENABLE" type="RW" />
				  <F_Desc Text="Enable an automatic controller_initiated update (dfi_ctrlupd_req) after every high priority refresh when executing as a subtask request. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="CTRLUPD_REQ_PER_AREF_EN" name_code="CTRLUPD_REQ_PER_AREF_EN" type="RW" />
				  <F_Desc Text="Enable an automatic controller_initiated update (dfi_ctrlupd_req) after every refresh. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="CTRLUPD_REQ" name_code="CTRLUPD_REQ" type="WO" />
				  <F_Desc Text="Assert the DFI controller_initiated update request signal dfi_ctrlupd_req. Set to 1 to trigger. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="CONTROLLER_BUSY" name_code="CONTROLLER_BUSY" type="RO" />
				  <F_Desc Text="Indicator that the controller is processing a command. Evaluates all ports for outstanding transactions. Value of 1 indicates controller busy. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_132" offset="0x210" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="RD_DBI_EN" name_code="RD_DBI_EN" type="RW" />
				  <F_Desc Text="Enables controller support of DRAM DBI feature for read data with DDR4 devices. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="WR_DBI_EN" name_code="WR_DBI_EN" type="RW" />
				  <F_Desc Text="Enables controller support of DRAM DBI feature for write data with DDR4 devices. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="RD_PREAMBLE_TRAINING_EN" name_code="RD_PREAMBLE_TRAINING_EN" type="RW" />
				  <F_Desc Text="Enable read preamble training during gate training. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="PREAMBLE_SUPPORT" name_code="PREAMBLE_SUPPORT" type="RW" />
				  <F_Desc Text="Selects the preamble for read and write burst transfers." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_133" offset="0x214" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="BG_ROTATE_EN" name_code="BG_ROTATE_EN" type="RW" />
				  <F_Desc Text="Enable bank group rotation. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="12" name="DFI_ERROR_INFO" name_code="DFI_ERROR_INFO" type="RO" />
				  <F_Desc Text="Holds the encoded DFI error type associated with the DFI_ERROR parameter assertion. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="DFI_ERROR" name_code="DFI_ERROR" type="RO" />
				  <F_Desc Text="Indicates that the DFI error flag has been asserted. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_134" offset="0x218" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="MC_RESERVED16" name_code="MC_RESERVED16" type="WO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_135" offset="0x21c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_STATUS_MASTER" name_code="INT_STATUS_MASTER" type="RO" />
				  <F_Desc Text="Master status reporting register for interrupt status groups. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_136" offset="0x220" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_MASK_MASTER" name_code="INT_MASK_MASTER" type="RW" />
				  <F_Desc Text="Master mask register for interrupt status groups." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_137" offset="0x224" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_STATUS_TIMEOUT" name_code="INT_STATUS_TIMEOUT" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Timeout monitors. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_138" offset="0x228" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="INT_STATUS_LOWPOWER" name_code="INT_STATUS_LOWPOWER" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Low Power. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="INT_STATUS_ECC" name_code="INT_STATUS_ECC" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to ECC. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_139" offset="0x22c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="MC_RESERVED18" name_code="MC_RESERVED18" type="RO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="MC_RESERVED17" name_code="MC_RESERVED17" type="RO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_140" offset="0x230" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="INT_STATUS_TRAINING" name_code="INT_STATUS_TRAINING" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Training/Calibration. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_141" offset="0x234" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="MC_RESERVED20" name_code="MC_RESERVED20" type="RO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="INT_STATUS_DFI" name_code="INT_STATUS_DFI" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to DFI. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="MC_RESERVED19" name_code="MC_RESERVED19" type="RO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="INT_STATUS_BIST" name_code="INT_STATUS_BIST" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to BIST. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_142" offset="0x238" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="INT_STATUS_MISC" name_code="INT_STATUS_MISC" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Miscellaneous features. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="INT_STATUS_INIT" name_code="INT_STATUS_INIT" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Initialization. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="MC_RESERVED21" name_code="MC_RESERVED21" type="RO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_143" offset="0x23c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="INT_STATUS_PARITY" name_code="INT_STATUS_PARITY" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Parity. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="INT_STATUS_MODE" name_code="INT_STATUS_MODE" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to Memory Mode Settings. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_144" offset="0x240" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_ACK_TIMEOUT" name_code="INT_ACK_TIMEOUT" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_TIMEOUT parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_145" offset="0x244" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="INT_ACK_LOWPOWER" name_code="INT_ACK_LOWPOWER" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_LOWPOWER parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="INT_ACK_ECC" name_code="INT_ACK_ECC" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_ECC parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_146" offset="0x248" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="MC_RESERVED23" name_code="MC_RESERVED23" type="WO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="MC_RESERVED22" name_code="MC_RESERVED22" type="WO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_147" offset="0x24c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="INT_ACK_TRAINING" name_code="INT_ACK_TRAINING" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_TRAINING parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_148" offset="0x250" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="MC_RESERVED25" name_code="MC_RESERVED25" type="WO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="INT_ACK_DFI" name_code="INT_ACK_DFI" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_DFI parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="MC_RESERVED24" name_code="MC_RESERVED24" type="WO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="INT_ACK_BIST" name_code="INT_ACK_BIST" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_BIST parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_149" offset="0x254" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="INT_ACK_MISC" name_code="INT_ACK_MISC" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_MISC parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="INT_ACK_INIT" name_code="INT_ACK_INIT" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_INIT parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="MC_RESERVED26" name_code="MC_RESERVED26" type="WO" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_150" offset="0x258" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="INT_ACK_PARITY" name_code="INT_ACK_PARITY" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_PARITY parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="INT_ACK_MODE" name_code="INT_ACK_MODE" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_MODE parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_151" offset="0x25c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_MASK_TIMEOUT" name_code="INT_MASK_TIMEOUT" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_TIMEOUT parameter" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_152" offset="0x260" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="INT_MASK_LOWPOWER" name_code="INT_MASK_LOWPOWER" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_LOWPOWER parameter" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="INT_MASK_ECC" name_code="INT_MASK_ECC" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_ECC parameter" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_153" offset="0x264" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="MC_RESERVED28" name_code="MC_RESERVED28" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="MC_RESERVED27" name_code="MC_RESERVED27" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_154" offset="0x268" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="INT_MASK_TRAINING" name_code="INT_MASK_TRAINING" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_TRAINING parameter" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_155" offset="0x26c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="8" name="MC_RESERVED30" name_code="MC_RESERVED30" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="8" name="INT_MASK_DFI" name_code="INT_MASK_DFI" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_DFI parameter" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="MC_RESERVED29" name_code="MC_RESERVED29" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="INT_MASK_BIST" name_code="INT_MASK_BIST" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_BIST parameter" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_156" offset="0x270" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="INT_MASK_MISC" name_code="INT_MASK_MISC" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_MISC parameter" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="INT_MASK_INIT" name_code="INT_MASK_INIT" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_INIT parameter" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="MC_RESERVED31" name_code="MC_RESERVED31" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_157" offset="0x274" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="INT_MASK_PARITY" name_code="INT_MASK_PARITY" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_PARITY parameter" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="INT_MASK_MODE" name_code="INT_MASK_MODE" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_MODE parameter" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_158" offset="0x278" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="OUT_OF_RANGE_ADDR_0" name_code="OUT_OF_RANGE_ADDR_0" type="RO" />
				  <F_Desc Text="Address of command that caused an out_of_range interrupt. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_159" offset="0x27c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="7" name="OUT_OF_RANGE_TYPE" name_code="OUT_OF_RANGE_TYPE" type="RO" />
				  <F_Desc Text="Type of command that caused an out_of_range interrupt. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="OUT_OF_RANGE_LENGTH" name_code="OUT_OF_RANGE_LENGTH" type="RO" />
				  <F_Desc Text="Length of command that caused an out_of_range interrupt. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="OUT_OF_RANGE_ADDR_1" name_code="OUT_OF_RANGE_ADDR_1" type="RO" />
				  <F_Desc Text="Address of command that caused an out_of_range interrupt. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_160" offset="0x280" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="14" name="OUT_OF_RANGE_SOURCE_ID" name_code="OUT_OF_RANGE_SOURCE_ID" type="RO" />
				  <F_Desc Text="Source ID of command that caused an out_of_range interrupt. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_161" offset="0x284" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_EXP_DATA_0" name_code="BIST_EXP_DATA_0" type="RO" />
				  <F_Desc Text="Expected data on BIST error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_162" offset="0x288" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_EXP_DATA_1" name_code="BIST_EXP_DATA_1" type="RO" />
				  <F_Desc Text="Expected data on BIST error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_163" offset="0x28c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_FAIL_DATA_0" name_code="BIST_FAIL_DATA_0" type="RO" />
				  <F_Desc Text="Actual data on BIST error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_164" offset="0x290" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_FAIL_DATA_1" name_code="BIST_FAIL_DATA_1" type="RO" />
				  <F_Desc Text="Actual data on BIST error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_165" offset="0x294" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="BIST_FAIL_ADDR_0" name_code="BIST_FAIL_ADDR_0" type="RO" />
				  <F_Desc Text="Address of BIST error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_166" offset="0x298" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="BIST_FAIL_ADDR_1" name_code="BIST_FAIL_ADDR_1" type="RO" />
				  <F_Desc Text="Address of BIST error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_167" offset="0x29c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="PORT_CMD_ERROR_ADDR_0" name_code="PORT_CMD_ERROR_ADDR_0" type="RO" />
				  <F_Desc Text="Address of command that caused the PORT command error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_168" offset="0x2a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="PORT_CMD_ERROR_TYPE" name_code="PORT_CMD_ERROR_TYPE" type="RO" />
				  <F_Desc Text="Type of error and access type that caused the PORT command error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="14" name="PORT_CMD_ERROR_ID" name_code="PORT_CMD_ERROR_ID" type="RO" />
				  <F_Desc Text="Source ID of command that caused the PORT command error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="PORT_CMD_ERROR_ADDR_1" name_code="PORT_CMD_ERROR_ADDR_1" type="RO" />
				  <F_Desc Text="Address of command that caused the PORT command error. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_169" offset="0x2a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="5" name="MC_RESERVED32" name_code="MC_RESERVED32" type="RW" />
				  <F_Desc Text="" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="ODT_EN" name_code="ODT_EN" type="RW" />
				  <F_Desc Text="Enable support of DRAM ODT. When enabled, controller will assert and de_assert ODT output to DRAM as needed." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="TODTH_WR" name_code="TODTH_WR" type="RW" />
				  <F_Desc Text="Defines the DRAM minimum ODT high time after an ODT assertion for a write command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="TODTL_2CMD" name_code="TODTL_2CMD" type="RW" />
				  <F_Desc Text="Defines the DRAM delay from an ODT de_assertion to the next non_write, non_read command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_170" offset="0x2a8" reset_source="Core Domain reset" reset_val="0x200" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="5" name="W2W_SAMECS_DLY" name_code="W2W_SAMECS_DLY" type="RW" />
				  <F_Desc Text="Additional delay to insert between two writes to the same chip select. Any value including 0 supported" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="5" name="W2R_SAMECS_DLY" name_code="W2R_SAMECS_DLY" type="RW" />
				  <F_Desc Text="Additional delay to insert between writes and reads to the same chip select." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x2" bit_offset="8" bit_size="5" name="R2W_SAMECS_DLY" name_code="R2W_SAMECS_DLY" type="RW_D" />
				  <F_Desc Text="Additional delay to insert between reads and writes to the same chip select. Program to a non_zero value." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="5" name="R2R_SAMECS_DLY" name_code="R2R_SAMECS_DLY" type="RW" />
				  <F_Desc Text="Additional delay to insert between two reads to the same chip select. Any value including 0 supported." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_171" offset="0x2ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="SWLVL_EXIT" name_code="SWLVL_EXIT" type="WO" />
				  <F_Desc Text="User request to exit software leveling. Set to 1 to exit. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="SWLVL_START" name_code="SWLVL_START" type="WO" />
				  <F_Desc Text="User request to initiate software leveling of type in the SW_LEVELING_MODE parameter. Set to 1 to trigger. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="SWLVL_LOAD" name_code="SWLVL_LOAD" type="WO" />
				  <F_Desc Text="User request to load delays and execute software leveling. Set to 1 to trigger. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="SW_LEVELING_MODE" name_code="SW_LEVELING_MODE" type="RW" />
				  <F_Desc Text="Defines the leveling operation for software leveling. Clear to 0 for none, program to 1 for write leveling, program to 2 for data eye training, or program to 3 for gate training." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_172" offset="0x2b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="VREF_PDA_EN" name_code="VREF_PDA_EN" type="RW" />
				  <F_Desc Text="Enable per_DRAM addressability during VREF training. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="VREF_EN" name_code="VREF_EN" type="RW" />
				  <F_Desc Text="Enable VREF training during power_up initialization. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="VREF_CS" name_code="VREF_CS" type="RW" />
				  <F_Desc Text="Specifies the target chip select for the VREF training operation." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="SWLVL_OP_DONE" name_code="SWLVL_OP_DONE" type="RO" />
				  <F_Desc Text="Signals that software leveling is currently in progress. Value of 1 indicates operation complete. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_173" offset="0x2b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="VREF_SW_PROMOTE_THRESHOLD" name_code="VREF_SW_PROMOTE_THRESHOLD" type="RW" />
				  <F_Desc Text="DFI VREF SW promotion number of long counts until the high priority request is asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="7" name="VREF_VAL_DEV1_0" name_code="VREF_VAL_DEV1_0" type="RW" />
				  <F_Desc Text="Defines the range and value for VREF training for DRAM 1 for CS 0. If the VREF_PDA_EN parameter is not set, the device 0 value is used for all devices." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="7" name="VREF_VAL_DEV0_0" name_code="VREF_VAL_DEV0_0" type="RW" />
				  <F_Desc Text="Defines the range and value for VREF training for DRAM 0 for CS 0. If the VREF_PDA_EN parameter is not set, the device 0 value is used for all devices." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_174" offset="0x2b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AHB5_RDLEN" name_code="AHB5_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AHB5_WRLEN" name_code="AHB5_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 5. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AHB4_RDLEN" name_code="AHB4_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AHB4_WRLEN" name_code="AHB4_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 4. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_175" offset="0x2bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AHB7_RDLEN" name_code="AHB7_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AHB7_WRLEN" name_code="AHB7_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 7. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AHB6_RDLEN" name_code="AHB6_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AHB6_WRLEN" name_code="AHB6_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 6. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_176" offset="0x2c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AHB9_RDLEN" name_code="AHB9_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AHB9_WRLEN" name_code="AHB9_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 9. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AHB8_RDLEN" name_code="AHB8_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AHB8_WRLEN" name_code="AHB8_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 8. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_177" offset="0x2c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AHB11_RDLEN" name_code="AHB11_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AHB11_WRLEN" name_code="AHB11_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 11. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AHB10_RDLEN" name_code="AHB10_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AHB10_WRLEN" name_code="AHB10_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 10. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_178" offset="0x2c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AHB13_RDLEN" name_code="AHB13_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AHB13_WRLEN" name_code="AHB13_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 13. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AHB12_RDLEN" name_code="AHB12_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AHB12_WRLEN" name_code="AHB12_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 12. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_179" offset="0x2cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI0_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI0_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 0 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.0._R_PRIORITY and AXI.0._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI0_ALL_STROBES_USED_ENABLE" name_code="AXI0_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 0. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AHB14_RDLEN" name_code="AHB14_RDLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR read command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AHB14_WRLEN" name_code="AHB14_WRLEN" type="RW" />
				  <F_Desc Text="Number of beats minus one for an INCR write command on AHB port 14. Clear to 0 for 1 beat, program to 1 for 2 beats, etc." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_180" offset="0x2d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI1_ALL_STROBES_USED_ENABLE" name_code="AXI1_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 1. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_FIFO_TYPE_REG" name_code="AXI0_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 0 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI0_W_PRIORITY" name_code="AXI0_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI0_R_PRIORITY" name_code="AXI0_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 0. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI0_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_181" offset="0x2d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="AXI1_FIFO_TYPE_REG" name_code="AXI1_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 1 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI1_W_PRIORITY" name_code="AXI1_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI1_R_PRIORITY" name_code="AXI1_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 1. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI1_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI1_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI1_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 1 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.1._R_PRIORITY and AXI.1._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_182" offset="0x2d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI2_W_PRIORITY" name_code="AXI2_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI2_R_PRIORITY" name_code="AXI2_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 2. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI2_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI2_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI2_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 2 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.2._R_PRIORITY and AXI.2._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI2_ALL_STROBES_USED_ENABLE" name_code="AXI2_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 2. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_183" offset="0x2dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI3_R_PRIORITY" name_code="AXI3_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI3_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI3_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 3 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.3._R_PRIORITY and AXI.3._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI3_ALL_STROBES_USED_ENABLE" name_code="AXI3_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 3. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_FIFO_TYPE_REG" name_code="AXI2_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 2 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_184" offset="0x2e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI4_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI4_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 4 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.4._R_PRIORITY and AXI.4._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI4_ALL_STROBES_USED_ENABLE" name_code="AXI4_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 4. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="2" name="AXI3_FIFO_TYPE_REG" name_code="AXI3_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 3 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI3_W_PRIORITY" name_code="AXI3_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 3. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI3_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_185" offset="0x2e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI5_ALL_STROBES_USED_ENABLE" name_code="AXI5_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 5. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_FIFO_TYPE_REG" name_code="AXI4_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 4 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI4_W_PRIORITY" name_code="AXI4_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI4_R_PRIORITY" name_code="AXI4_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 4. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI4_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_186" offset="0x2e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="AXI5_FIFO_TYPE_REG" name_code="AXI5_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 5 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI5_W_PRIORITY" name_code="AXI5_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI5_R_PRIORITY" name_code="AXI5_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 5. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI5_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI5_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI5_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 5 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.5._R_PRIORITY and AXI.5._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_187" offset="0x2ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI6_W_PRIORITY" name_code="AXI6_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI6_R_PRIORITY" name_code="AXI6_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 6. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI6_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI6_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI6_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 6 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.6._R_PRIORITY and AXI.6._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI6_ALL_STROBES_USED_ENABLE" name_code="AXI6_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 6. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_188" offset="0x2f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI7_R_PRIORITY" name_code="AXI7_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI7_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI7_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 7 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.7._R_PRIORITY and AXI.7._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI7_ALL_STROBES_USED_ENABLE" name_code="AXI7_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 7. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_FIFO_TYPE_REG" name_code="AXI6_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 6 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_189" offset="0x2f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI8_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI8_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 8 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.8._R_PRIORITY and AXI.8._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI8_ALL_STROBES_USED_ENABLE" name_code="AXI8_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 8. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="2" name="AXI7_FIFO_TYPE_REG" name_code="AXI7_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 7 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI7_W_PRIORITY" name_code="AXI7_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 7. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI7_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_190" offset="0x2f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI9_ALL_STROBES_USED_ENABLE" name_code="AXI9_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 9. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_FIFO_TYPE_REG" name_code="AXI8_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 8 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI8_W_PRIORITY" name_code="AXI8_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI8_R_PRIORITY" name_code="AXI8_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 8. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI8_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_191" offset="0x2fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="AXI9_FIFO_TYPE_REG" name_code="AXI9_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 9 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI9_W_PRIORITY" name_code="AXI9_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI9_R_PRIORITY" name_code="AXI9_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 9. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI9_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI9_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI9_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 9 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.9._R_PRIORITY and AXI.9._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_192" offset="0x300" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI10_W_PRIORITY" name_code="AXI10_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI10_R_PRIORITY" name_code="AXI10_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 10. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI10_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI10_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI10_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 10 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.10._R_PRIORITY and AXI.10._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI10_ALL_STROBES_USED_ENABLE" name_code="AXI10_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 10. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_193" offset="0x304" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI11_R_PRIORITY" name_code="AXI11_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI11_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI11_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 11 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.11._R_PRIORITY and AXI.11._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI11_ALL_STROBES_USED_ENABLE" name_code="AXI11_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 11. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_FIFO_TYPE_REG" name_code="AXI10_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 10 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_194" offset="0x308" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI12_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI12_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 12 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.12._R_PRIORITY and AXI.12._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="1" name="AXI12_ALL_STROBES_USED_ENABLE" name_code="AXI12_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 12. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="2" name="AXI11_FIFO_TYPE_REG" name_code="AXI11_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 11 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI11_W_PRIORITY" name_code="AXI11_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 11. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI11_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_195" offset="0x30c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="1" name="AXI13_ALL_STROBES_USED_ENABLE" name_code="AXI13_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 13. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_FIFO_TYPE_REG" name_code="AXI12_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 12 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI12_W_PRIORITY" name_code="AXI12_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="AXI12_R_PRIORITY" name_code="AXI12_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 12. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI12_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_196" offset="0x310" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="AXI13_FIFO_TYPE_REG" name_code="AXI13_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 13 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI13_W_PRIORITY" name_code="AXI13_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="3" name="AXI13_R_PRIORITY" name_code="AXI13_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 13. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI13_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI13_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI13_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 13 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.13._R_PRIORITY and AXI.13._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_197" offset="0x314" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="3" name="AXI14_W_PRIORITY" name_code="AXI14_W_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of write commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="3" name="AXI14_R_PRIORITY" name_code="AXI14_R_PRIORITY" type="RW" />
				  <F_Desc Text="Priority of read commands from AXI port 14. 0 is the highest priority. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and the AXI14_FIXED_PORT_PRIORITY_ENABLE parameter is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="AXI14_FIXED_PORT_PRIORITY_ENABLE" name_code="AXI14_FIXED_PORT_PRIORITY_ENABLE" type="RW" />
				  <F_Desc Text="Defines the priority control for AXI port 14 as per_port or per_command. Set to 1 for per_port with priority defined through the AXI.14._R_PRIORITY and AXI.14._W_PRIORITY parameters. Clear to 0 for per_command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="AXI14_ALL_STROBES_USED_ENABLE" name_code="AXI14_ALL_STROBES_USED_ENABLE" type="RW" />
				  <F_Desc Text="Enables use of the AWALLSTRB signal for AXI port 14. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_198" offset="0x318" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="PORT_ADDR_PROTECTION_EN" name_code="PORT_ADDR_PROTECTION_EN" type="RW" />
				  <F_Desc Text="Enable port address range protection logic and interrupt generation. Set to 1 to enable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_FIFO_TYPE_REG" name_code="AXI14_FIFO_TYPE_REG" type="RW" />
				  <F_Desc Text="Clock domain relativity between AXI port 14 and the controller core. Clear to 0 for asynchronous, program to 1 for 21 portcore pseudo_sync, program to 2 for 12 portcore pseudo_sync, or program to 3 for synchronous." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_199" offset="0x31c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_0" name_code="AXI0_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_200" offset="0x320" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_0" name_code="AXI0_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 0 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_201" offset="0x324" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_1" name_code="AXI0_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_202" offset="0x328" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_1" name_code="AXI0_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 0 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_203" offset="0x32c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_2" name_code="AXI0_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_204" offset="0x330" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_2" name_code="AXI0_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 0 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_205" offset="0x334" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_3" name_code="AXI0_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_206" offset="0x338" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_3" name_code="AXI0_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 0 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_207" offset="0x33c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_4" name_code="AXI0_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_208" offset="0x340" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_4" name_code="AXI0_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 0 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_209" offset="0x344" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_5" name_code="AXI0_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_210" offset="0x348" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_5" name_code="AXI0_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 0 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_211" offset="0x34c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_6" name_code="AXI0_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_212" offset="0x350" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_6" name_code="AXI0_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 0 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_213" offset="0x354" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_7" name_code="AXI0_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_214" offset="0x358" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_7" name_code="AXI0_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 0 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_215" offset="0x35c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_8" name_code="AXI0_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_216" offset="0x360" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_8" name_code="AXI0_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 0 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_217" offset="0x364" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_9" name_code="AXI0_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_218" offset="0x368" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_9" name_code="AXI0_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 0 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_219" offset="0x36c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_10" name_code="AXI0_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_220" offset="0x370" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_10" name_code="AXI0_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 0 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_221" offset="0x374" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_11" name_code="AXI0_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_222" offset="0x378" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_11" name_code="AXI0_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 0 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_223" offset="0x37c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_12" name_code="AXI0_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_224" offset="0x380" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_12" name_code="AXI0_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 0 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_225" offset="0x384" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_13" name_code="AXI0_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_226" offset="0x388" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_13" name_code="AXI0_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 0 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_227" offset="0x38c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_14" name_code="AXI0_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_228" offset="0x390" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_14" name_code="AXI0_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 0 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_229" offset="0x394" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_START_ADDR_15" name_code="AXI0_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_230" offset="0x398" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI0_END_ADDR_15" name_code="AXI0_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 0 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_231" offset="0x39c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_0" name_code="AXI1_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_232" offset="0x3a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_0" name_code="AXI1_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 1 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_233" offset="0x3a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_1" name_code="AXI1_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_234" offset="0x3a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_1" name_code="AXI1_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 1 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_235" offset="0x3ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_2" name_code="AXI1_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_236" offset="0x3b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_2" name_code="AXI1_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 1 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_237" offset="0x3b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_3" name_code="AXI1_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_238" offset="0x3b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_3" name_code="AXI1_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 1 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_239" offset="0x3bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_4" name_code="AXI1_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_240" offset="0x3c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_4" name_code="AXI1_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 1 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_241" offset="0x3c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_5" name_code="AXI1_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_242" offset="0x3c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_5" name_code="AXI1_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 1 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_243" offset="0x3cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_6" name_code="AXI1_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_244" offset="0x3d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_6" name_code="AXI1_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 1 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_245" offset="0x3d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_7" name_code="AXI1_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_246" offset="0x3d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_7" name_code="AXI1_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 1 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_247" offset="0x3dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_8" name_code="AXI1_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_248" offset="0x3e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_8" name_code="AXI1_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 1 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_249" offset="0x3e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_9" name_code="AXI1_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_250" offset="0x3e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_9" name_code="AXI1_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 1 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_251" offset="0x3ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_10" name_code="AXI1_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_252" offset="0x3f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_10" name_code="AXI1_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 1 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_253" offset="0x3f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_11" name_code="AXI1_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_254" offset="0x3f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_11" name_code="AXI1_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 1 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_255" offset="0x3fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_12" name_code="AXI1_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_256" offset="0x400" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_12" name_code="AXI1_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 1 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_257" offset="0x404" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_13" name_code="AXI1_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_258" offset="0x408" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_13" name_code="AXI1_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 1 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_259" offset="0x40c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_14" name_code="AXI1_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_260" offset="0x410" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_14" name_code="AXI1_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 1 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_261" offset="0x414" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_START_ADDR_15" name_code="AXI1_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_262" offset="0x418" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI1_END_ADDR_15" name_code="AXI1_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 1 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_263" offset="0x41c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_0" name_code="AXI2_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_264" offset="0x420" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_0" name_code="AXI2_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 2 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_265" offset="0x424" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_1" name_code="AXI2_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_266" offset="0x428" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_1" name_code="AXI2_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 2 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_267" offset="0x42c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_2" name_code="AXI2_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_268" offset="0x430" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_2" name_code="AXI2_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 2 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_269" offset="0x434" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_3" name_code="AXI2_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_270" offset="0x438" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_3" name_code="AXI2_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 2 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_271" offset="0x43c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_4" name_code="AXI2_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_272" offset="0x440" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_4" name_code="AXI2_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 2 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_273" offset="0x444" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_5" name_code="AXI2_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_274" offset="0x448" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_5" name_code="AXI2_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 2 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_275" offset="0x44c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_6" name_code="AXI2_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_276" offset="0x450" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_6" name_code="AXI2_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 2 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_277" offset="0x454" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_7" name_code="AXI2_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_278" offset="0x458" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_7" name_code="AXI2_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 2 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_279" offset="0x45c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_8" name_code="AXI2_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_280" offset="0x460" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_8" name_code="AXI2_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 2 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_281" offset="0x464" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_9" name_code="AXI2_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_282" offset="0x468" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_9" name_code="AXI2_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 2 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_283" offset="0x46c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_10" name_code="AXI2_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_284" offset="0x470" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_10" name_code="AXI2_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 2 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_285" offset="0x474" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_11" name_code="AXI2_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_286" offset="0x478" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_11" name_code="AXI2_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 2 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_287" offset="0x47c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_12" name_code="AXI2_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_288" offset="0x480" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_12" name_code="AXI2_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 2 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_289" offset="0x484" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_13" name_code="AXI2_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_290" offset="0x488" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_13" name_code="AXI2_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 2 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_291" offset="0x48c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_14" name_code="AXI2_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_292" offset="0x490" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_14" name_code="AXI2_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 2 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_293" offset="0x494" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_START_ADDR_15" name_code="AXI2_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_294" offset="0x498" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI2_END_ADDR_15" name_code="AXI2_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 2 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_295" offset="0x49c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_0" name_code="AXI3_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_296" offset="0x4a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_0" name_code="AXI3_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 3 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_297" offset="0x4a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_1" name_code="AXI3_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_298" offset="0x4a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_1" name_code="AXI3_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 3 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_299" offset="0x4ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_2" name_code="AXI3_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_300" offset="0x4b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_2" name_code="AXI3_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 3 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_301" offset="0x4b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_3" name_code="AXI3_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_302" offset="0x4b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_3" name_code="AXI3_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 3 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_303" offset="0x4bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_4" name_code="AXI3_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_304" offset="0x4c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_4" name_code="AXI3_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 3 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_305" offset="0x4c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_5" name_code="AXI3_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_306" offset="0x4c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_5" name_code="AXI3_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 3 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_307" offset="0x4cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_6" name_code="AXI3_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_308" offset="0x4d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_6" name_code="AXI3_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 3 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_309" offset="0x4d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_7" name_code="AXI3_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_310" offset="0x4d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_7" name_code="AXI3_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 3 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_311" offset="0x4dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_8" name_code="AXI3_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_312" offset="0x4e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_8" name_code="AXI3_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 3 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_313" offset="0x4e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_9" name_code="AXI3_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_314" offset="0x4e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_9" name_code="AXI3_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 3 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_315" offset="0x4ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_10" name_code="AXI3_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_316" offset="0x4f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_10" name_code="AXI3_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 3 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_317" offset="0x4f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_11" name_code="AXI3_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_318" offset="0x4f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_11" name_code="AXI3_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 3 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_319" offset="0x4fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_12" name_code="AXI3_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_320" offset="0x500" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_12" name_code="AXI3_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 3 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_321" offset="0x504" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_13" name_code="AXI3_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_322" offset="0x508" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_13" name_code="AXI3_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 3 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_323" offset="0x50c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_14" name_code="AXI3_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_324" offset="0x510" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_14" name_code="AXI3_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 3 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_325" offset="0x514" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_START_ADDR_15" name_code="AXI3_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_326" offset="0x518" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI3_END_ADDR_15" name_code="AXI3_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 3 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_327" offset="0x51c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_0" name_code="AXI4_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_328" offset="0x520" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_0" name_code="AXI4_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 4 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_329" offset="0x524" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_1" name_code="AXI4_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_330" offset="0x528" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_1" name_code="AXI4_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 4 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_331" offset="0x52c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_2" name_code="AXI4_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_332" offset="0x530" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_2" name_code="AXI4_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 4 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_333" offset="0x534" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_3" name_code="AXI4_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_334" offset="0x538" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_3" name_code="AXI4_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 4 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_335" offset="0x53c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_4" name_code="AXI4_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_336" offset="0x540" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_4" name_code="AXI4_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 4 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_337" offset="0x544" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_5" name_code="AXI4_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_338" offset="0x548" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_5" name_code="AXI4_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 4 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_339" offset="0x54c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_6" name_code="AXI4_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_340" offset="0x550" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_6" name_code="AXI4_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 4 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_341" offset="0x554" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_7" name_code="AXI4_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_342" offset="0x558" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_7" name_code="AXI4_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 4 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_343" offset="0x55c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_8" name_code="AXI4_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_344" offset="0x560" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_8" name_code="AXI4_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 4 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_345" offset="0x564" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_9" name_code="AXI4_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_346" offset="0x568" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_9" name_code="AXI4_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 4 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_347" offset="0x56c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_10" name_code="AXI4_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_348" offset="0x570" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_10" name_code="AXI4_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 4 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_349" offset="0x574" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_11" name_code="AXI4_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_350" offset="0x578" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_11" name_code="AXI4_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 4 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_351" offset="0x57c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_12" name_code="AXI4_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_352" offset="0x580" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_12" name_code="AXI4_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 4 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_353" offset="0x584" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_13" name_code="AXI4_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_354" offset="0x588" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_13" name_code="AXI4_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 4 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_355" offset="0x58c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_14" name_code="AXI4_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_356" offset="0x590" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_14" name_code="AXI4_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 4 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_357" offset="0x594" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_START_ADDR_15" name_code="AXI4_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_358" offset="0x598" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI4_END_ADDR_15" name_code="AXI4_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 4 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_359" offset="0x59c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_0" name_code="AXI5_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_360" offset="0x5a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_0" name_code="AXI5_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 5 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_361" offset="0x5a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_1" name_code="AXI5_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_362" offset="0x5a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_1" name_code="AXI5_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 5 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_363" offset="0x5ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_2" name_code="AXI5_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_364" offset="0x5b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_2" name_code="AXI5_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 5 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_365" offset="0x5b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_3" name_code="AXI5_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_366" offset="0x5b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_3" name_code="AXI5_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 5 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_367" offset="0x5bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_4" name_code="AXI5_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_368" offset="0x5c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_4" name_code="AXI5_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 5 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_369" offset="0x5c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_5" name_code="AXI5_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_370" offset="0x5c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_5" name_code="AXI5_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 5 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_371" offset="0x5cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_6" name_code="AXI5_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_372" offset="0x5d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_6" name_code="AXI5_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 5 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_373" offset="0x5d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_7" name_code="AXI5_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_374" offset="0x5d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_7" name_code="AXI5_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 5 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_375" offset="0x5dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_8" name_code="AXI5_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_376" offset="0x5e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_8" name_code="AXI5_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 5 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_377" offset="0x5e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_9" name_code="AXI5_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_378" offset="0x5e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_9" name_code="AXI5_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 5 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_379" offset="0x5ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_10" name_code="AXI5_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_380" offset="0x5f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_10" name_code="AXI5_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 5 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_381" offset="0x5f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_11" name_code="AXI5_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_382" offset="0x5f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_11" name_code="AXI5_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 5 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_383" offset="0x5fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_12" name_code="AXI5_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_384" offset="0x600" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_12" name_code="AXI5_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 5 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_385" offset="0x604" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_13" name_code="AXI5_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_386" offset="0x608" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_13" name_code="AXI5_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 5 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_387" offset="0x60c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_14" name_code="AXI5_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_388" offset="0x610" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_14" name_code="AXI5_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 5 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_389" offset="0x614" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_START_ADDR_15" name_code="AXI5_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_390" offset="0x618" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI5_END_ADDR_15" name_code="AXI5_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 5 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_391" offset="0x61c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_0" name_code="AXI6_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_392" offset="0x620" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_0" name_code="AXI6_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 6 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_393" offset="0x624" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_1" name_code="AXI6_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_394" offset="0x628" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_1" name_code="AXI6_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 6 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_395" offset="0x62c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_2" name_code="AXI6_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_396" offset="0x630" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_2" name_code="AXI6_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 6 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_397" offset="0x634" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_3" name_code="AXI6_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_398" offset="0x638" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_3" name_code="AXI6_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 6 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_399" offset="0x63c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_4" name_code="AXI6_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_400" offset="0x640" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_4" name_code="AXI6_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 6 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_401" offset="0x644" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_5" name_code="AXI6_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_402" offset="0x648" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_5" name_code="AXI6_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 6 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_403" offset="0x64c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_6" name_code="AXI6_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_404" offset="0x650" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_6" name_code="AXI6_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 6 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_405" offset="0x654" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_7" name_code="AXI6_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_406" offset="0x658" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_7" name_code="AXI6_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 6 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_407" offset="0x65c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_8" name_code="AXI6_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_408" offset="0x660" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_8" name_code="AXI6_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 6 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_409" offset="0x664" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_9" name_code="AXI6_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_410" offset="0x668" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_9" name_code="AXI6_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 6 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_411" offset="0x66c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_10" name_code="AXI6_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_412" offset="0x670" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_10" name_code="AXI6_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 6 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_413" offset="0x674" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_11" name_code="AXI6_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_414" offset="0x678" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_11" name_code="AXI6_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 6 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_415" offset="0x67c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_12" name_code="AXI6_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_416" offset="0x680" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_12" name_code="AXI6_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 6 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_417" offset="0x684" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_13" name_code="AXI6_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_418" offset="0x688" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_13" name_code="AXI6_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 6 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_419" offset="0x68c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_14" name_code="AXI6_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_420" offset="0x690" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_14" name_code="AXI6_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 6 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_421" offset="0x694" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_START_ADDR_15" name_code="AXI6_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_422" offset="0x698" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI6_END_ADDR_15" name_code="AXI6_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 6 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_423" offset="0x69c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_0" name_code="AXI7_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_424" offset="0x6a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_0" name_code="AXI7_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 7 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_425" offset="0x6a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_1" name_code="AXI7_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_426" offset="0x6a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_1" name_code="AXI7_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 7 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_427" offset="0x6ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_2" name_code="AXI7_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_428" offset="0x6b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_2" name_code="AXI7_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 7 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_429" offset="0x6b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_3" name_code="AXI7_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_430" offset="0x6b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_3" name_code="AXI7_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 7 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_431" offset="0x6bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_4" name_code="AXI7_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_432" offset="0x6c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_4" name_code="AXI7_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 7 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_433" offset="0x6c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_5" name_code="AXI7_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_434" offset="0x6c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_5" name_code="AXI7_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 7 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_435" offset="0x6cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_6" name_code="AXI7_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_436" offset="0x6d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_6" name_code="AXI7_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 7 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_437" offset="0x6d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_7" name_code="AXI7_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_438" offset="0x6d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_7" name_code="AXI7_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 7 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_439" offset="0x6dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_8" name_code="AXI7_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_440" offset="0x6e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_8" name_code="AXI7_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 7 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_441" offset="0x6e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_9" name_code="AXI7_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_442" offset="0x6e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_9" name_code="AXI7_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 7 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_443" offset="0x6ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_10" name_code="AXI7_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_444" offset="0x6f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_10" name_code="AXI7_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 7 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_445" offset="0x6f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_11" name_code="AXI7_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_446" offset="0x6f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_11" name_code="AXI7_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 7 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_447" offset="0x6fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_12" name_code="AXI7_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_448" offset="0x700" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_12" name_code="AXI7_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 7 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_449" offset="0x704" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_13" name_code="AXI7_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_450" offset="0x708" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_13" name_code="AXI7_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 7 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_451" offset="0x70c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_14" name_code="AXI7_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_452" offset="0x710" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_14" name_code="AXI7_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 7 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_453" offset="0x714" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_START_ADDR_15" name_code="AXI7_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_454" offset="0x718" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI7_END_ADDR_15" name_code="AXI7_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 7 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_455" offset="0x71c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_0" name_code="AXI8_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_456" offset="0x720" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_0" name_code="AXI8_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 8 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_457" offset="0x724" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_1" name_code="AXI8_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_458" offset="0x728" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_1" name_code="AXI8_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 8 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_459" offset="0x72c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_2" name_code="AXI8_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_460" offset="0x730" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_2" name_code="AXI8_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 8 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_461" offset="0x734" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_3" name_code="AXI8_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_462" offset="0x738" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_3" name_code="AXI8_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 8 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_463" offset="0x73c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_4" name_code="AXI8_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_464" offset="0x740" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_4" name_code="AXI8_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 8 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_465" offset="0x744" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_5" name_code="AXI8_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_466" offset="0x748" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_5" name_code="AXI8_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 8 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_467" offset="0x74c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_6" name_code="AXI8_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_468" offset="0x750" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_6" name_code="AXI8_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 8 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_469" offset="0x754" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_7" name_code="AXI8_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_470" offset="0x758" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_7" name_code="AXI8_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 8 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_471" offset="0x75c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_8" name_code="AXI8_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_472" offset="0x760" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_8" name_code="AXI8_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 8 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_473" offset="0x764" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_9" name_code="AXI8_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_474" offset="0x768" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_9" name_code="AXI8_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 8 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_475" offset="0x76c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_10" name_code="AXI8_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_476" offset="0x770" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_10" name_code="AXI8_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 8 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_477" offset="0x774" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_11" name_code="AXI8_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_478" offset="0x778" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_11" name_code="AXI8_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 8 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_479" offset="0x77c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_12" name_code="AXI8_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_480" offset="0x780" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_12" name_code="AXI8_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 8 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_481" offset="0x784" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_13" name_code="AXI8_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_482" offset="0x788" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_13" name_code="AXI8_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 8 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_483" offset="0x78c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_14" name_code="AXI8_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_484" offset="0x790" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_14" name_code="AXI8_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 8 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_485" offset="0x794" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_START_ADDR_15" name_code="AXI8_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_486" offset="0x798" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI8_END_ADDR_15" name_code="AXI8_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 8 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_487" offset="0x79c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_0" name_code="AXI9_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_488" offset="0x7a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_0" name_code="AXI9_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 9 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_489" offset="0x7a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_1" name_code="AXI9_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_490" offset="0x7a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_1" name_code="AXI9_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 9 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_491" offset="0x7ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_2" name_code="AXI9_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_492" offset="0x7b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_2" name_code="AXI9_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 9 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_493" offset="0x7b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_3" name_code="AXI9_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_494" offset="0x7b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_3" name_code="AXI9_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 9 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_495" offset="0x7bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_4" name_code="AXI9_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_496" offset="0x7c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_4" name_code="AXI9_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 9 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_497" offset="0x7c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_5" name_code="AXI9_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_498" offset="0x7c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_5" name_code="AXI9_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 9 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_499" offset="0x7cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_6" name_code="AXI9_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_500" offset="0x7d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_6" name_code="AXI9_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 9 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_501" offset="0x7d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_7" name_code="AXI9_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_502" offset="0x7d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_7" name_code="AXI9_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 9 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_503" offset="0x7dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_8" name_code="AXI9_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_504" offset="0x7e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_8" name_code="AXI9_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 9 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_505" offset="0x7e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_9" name_code="AXI9_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_506" offset="0x7e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_9" name_code="AXI9_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 9 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_507" offset="0x7ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_10" name_code="AXI9_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_508" offset="0x7f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_10" name_code="AXI9_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 9 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_509" offset="0x7f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_11" name_code="AXI9_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_510" offset="0x7f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_11" name_code="AXI9_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 9 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_511" offset="0x7fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_12" name_code="AXI9_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_512" offset="0x800" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_12" name_code="AXI9_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 9 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_513" offset="0x804" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_13" name_code="AXI9_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_514" offset="0x808" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_13" name_code="AXI9_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 9 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_515" offset="0x80c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_14" name_code="AXI9_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_516" offset="0x810" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_14" name_code="AXI9_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 9 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_517" offset="0x814" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_START_ADDR_15" name_code="AXI9_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_518" offset="0x818" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI9_END_ADDR_15" name_code="AXI9_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 9 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_519" offset="0x81c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_0" name_code="AXI10_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_520" offset="0x820" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_0" name_code="AXI10_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 10 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_521" offset="0x824" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_1" name_code="AXI10_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_522" offset="0x828" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_1" name_code="AXI10_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 10 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_523" offset="0x82c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_2" name_code="AXI10_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_524" offset="0x830" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_2" name_code="AXI10_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 10 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_525" offset="0x834" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_3" name_code="AXI10_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_526" offset="0x838" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_3" name_code="AXI10_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 10 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_527" offset="0x83c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_4" name_code="AXI10_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_528" offset="0x840" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_4" name_code="AXI10_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 10 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_529" offset="0x844" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_5" name_code="AXI10_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_530" offset="0x848" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_5" name_code="AXI10_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 10 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_531" offset="0x84c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_6" name_code="AXI10_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_532" offset="0x850" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_6" name_code="AXI10_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 10 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_533" offset="0x854" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_7" name_code="AXI10_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_534" offset="0x858" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_7" name_code="AXI10_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 10 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_535" offset="0x85c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_8" name_code="AXI10_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_536" offset="0x860" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_8" name_code="AXI10_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 10 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_537" offset="0x864" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_9" name_code="AXI10_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_538" offset="0x868" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_9" name_code="AXI10_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 10 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_539" offset="0x86c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_10" name_code="AXI10_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_540" offset="0x870" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_10" name_code="AXI10_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 10 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_541" offset="0x874" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_11" name_code="AXI10_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_542" offset="0x878" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_11" name_code="AXI10_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 10 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_543" offset="0x87c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_12" name_code="AXI10_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_544" offset="0x880" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_12" name_code="AXI10_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 10 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_545" offset="0x884" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_13" name_code="AXI10_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_546" offset="0x888" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_13" name_code="AXI10_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 10 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_547" offset="0x88c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_14" name_code="AXI10_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_548" offset="0x890" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_14" name_code="AXI10_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 10 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_549" offset="0x894" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_START_ADDR_15" name_code="AXI10_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_550" offset="0x898" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI10_END_ADDR_15" name_code="AXI10_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 10 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_551" offset="0x89c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_0" name_code="AXI11_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_552" offset="0x8a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_0" name_code="AXI11_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 11 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_553" offset="0x8a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_1" name_code="AXI11_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_554" offset="0x8a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_1" name_code="AXI11_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 11 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_555" offset="0x8ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_2" name_code="AXI11_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_556" offset="0x8b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_2" name_code="AXI11_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 11 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_557" offset="0x8b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_3" name_code="AXI11_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_558" offset="0x8b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_3" name_code="AXI11_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 11 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_559" offset="0x8bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_4" name_code="AXI11_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_560" offset="0x8c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_4" name_code="AXI11_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 11 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_561" offset="0x8c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_5" name_code="AXI11_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_562" offset="0x8c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_5" name_code="AXI11_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 11 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_563" offset="0x8cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_6" name_code="AXI11_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_564" offset="0x8d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_6" name_code="AXI11_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 11 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_565" offset="0x8d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_7" name_code="AXI11_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_566" offset="0x8d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_7" name_code="AXI11_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 11 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_567" offset="0x8dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_8" name_code="AXI11_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_568" offset="0x8e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_8" name_code="AXI11_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 11 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_569" offset="0x8e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_9" name_code="AXI11_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_570" offset="0x8e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_9" name_code="AXI11_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 11 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_571" offset="0x8ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_10" name_code="AXI11_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_572" offset="0x8f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_10" name_code="AXI11_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 11 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_573" offset="0x8f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_11" name_code="AXI11_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_574" offset="0x8f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_11" name_code="AXI11_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 11 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_575" offset="0x8fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_12" name_code="AXI11_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_576" offset="0x900" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_12" name_code="AXI11_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 11 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_577" offset="0x904" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_13" name_code="AXI11_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_578" offset="0x908" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_13" name_code="AXI11_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 11 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_579" offset="0x90c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_14" name_code="AXI11_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_580" offset="0x910" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_14" name_code="AXI11_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 11 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_581" offset="0x914" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_START_ADDR_15" name_code="AXI11_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_582" offset="0x918" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI11_END_ADDR_15" name_code="AXI11_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 11 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_583" offset="0x91c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_0" name_code="AXI12_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_584" offset="0x920" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_0" name_code="AXI12_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 12 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_585" offset="0x924" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_1" name_code="AXI12_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_586" offset="0x928" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_1" name_code="AXI12_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 12 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_587" offset="0x92c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_2" name_code="AXI12_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_588" offset="0x930" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_2" name_code="AXI12_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 12 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_589" offset="0x934" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_3" name_code="AXI12_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_590" offset="0x938" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_3" name_code="AXI12_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 12 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_591" offset="0x93c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_4" name_code="AXI12_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_592" offset="0x940" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_4" name_code="AXI12_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 12 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_593" offset="0x944" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_5" name_code="AXI12_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_594" offset="0x948" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_5" name_code="AXI12_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 12 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_595" offset="0x94c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_6" name_code="AXI12_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_596" offset="0x950" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_6" name_code="AXI12_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 12 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_597" offset="0x954" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_7" name_code="AXI12_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_598" offset="0x958" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_7" name_code="AXI12_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 12 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_599" offset="0x95c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_8" name_code="AXI12_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_600" offset="0x960" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_8" name_code="AXI12_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 12 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_601" offset="0x964" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_9" name_code="AXI12_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_602" offset="0x968" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_9" name_code="AXI12_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 12 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_603" offset="0x96c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_10" name_code="AXI12_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_604" offset="0x970" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_10" name_code="AXI12_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 12 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_605" offset="0x974" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_11" name_code="AXI12_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_606" offset="0x978" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_11" name_code="AXI12_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 12 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_607" offset="0x97c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_12" name_code="AXI12_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_608" offset="0x980" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_12" name_code="AXI12_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 12 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_609" offset="0x984" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_13" name_code="AXI12_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_610" offset="0x988" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_13" name_code="AXI12_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 12 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_611" offset="0x98c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_14" name_code="AXI12_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_612" offset="0x990" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_14" name_code="AXI12_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 12 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_613" offset="0x994" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_START_ADDR_15" name_code="AXI12_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_614" offset="0x998" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI12_END_ADDR_15" name_code="AXI12_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 12 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_615" offset="0x99c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_0" name_code="AXI13_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_616" offset="0x9a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_0" name_code="AXI13_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 13 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_617" offset="0x9a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_1" name_code="AXI13_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_618" offset="0x9a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_1" name_code="AXI13_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 13 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_619" offset="0x9ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_2" name_code="AXI13_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_620" offset="0x9b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_2" name_code="AXI13_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 13 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_621" offset="0x9b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_3" name_code="AXI13_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_622" offset="0x9b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_3" name_code="AXI13_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 13 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_623" offset="0x9bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_4" name_code="AXI13_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_624" offset="0x9c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_4" name_code="AXI13_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 13 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_625" offset="0x9c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_5" name_code="AXI13_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_626" offset="0x9c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_5" name_code="AXI13_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 13 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_627" offset="0x9cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_6" name_code="AXI13_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_628" offset="0x9d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_6" name_code="AXI13_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 13 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_629" offset="0x9d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_7" name_code="AXI13_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_630" offset="0x9d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_7" name_code="AXI13_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 13 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_631" offset="0x9dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_8" name_code="AXI13_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_632" offset="0x9e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_8" name_code="AXI13_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 13 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_633" offset="0x9e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_9" name_code="AXI13_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_634" offset="0x9e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_9" name_code="AXI13_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 13 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_635" offset="0x9ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_10" name_code="AXI13_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_636" offset="0x9f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_10" name_code="AXI13_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 13 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_637" offset="0x9f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_11" name_code="AXI13_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_638" offset="0x9f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_11" name_code="AXI13_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 13 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_639" offset="0x9fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_12" name_code="AXI13_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_640" offset="0xa00" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_12" name_code="AXI13_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 13 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_641" offset="0xa04" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_13" name_code="AXI13_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_642" offset="0xa08" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_13" name_code="AXI13_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 13 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_643" offset="0xa0c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_14" name_code="AXI13_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_644" offset="0xa10" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_14" name_code="AXI13_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 13 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_645" offset="0xa14" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_START_ADDR_15" name_code="AXI13_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_646" offset="0xa18" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI13_END_ADDR_15" name_code="AXI13_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 13 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_647" offset="0xa1c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_0" name_code="AXI14_START_ADDR_0" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_648" offset="0xa20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_0" name_code="AXI14_END_ADDR_0" type="RW" />
				  <F_Desc Text="End address of port 14 address range 0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_649" offset="0xa24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_1" name_code="AXI14_START_ADDR_1" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_650" offset="0xa28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_1" name_code="AXI14_END_ADDR_1" type="RW" />
				  <F_Desc Text="End address of port 14 address range 1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_651" offset="0xa2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_2" name_code="AXI14_START_ADDR_2" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_652" offset="0xa30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_2" name_code="AXI14_END_ADDR_2" type="RW" />
				  <F_Desc Text="End address of port 14 address range 2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_653" offset="0xa34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_3" name_code="AXI14_START_ADDR_3" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_654" offset="0xa38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_3" name_code="AXI14_END_ADDR_3" type="RW" />
				  <F_Desc Text="End address of port 14 address range 3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_655" offset="0xa3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_4" name_code="AXI14_START_ADDR_4" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_656" offset="0xa40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_4" name_code="AXI14_END_ADDR_4" type="RW" />
				  <F_Desc Text="End address of port 14 address range 4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_657" offset="0xa44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_5" name_code="AXI14_START_ADDR_5" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_658" offset="0xa48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_5" name_code="AXI14_END_ADDR_5" type="RW" />
				  <F_Desc Text="End address of port 14 address range 5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_659" offset="0xa4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_6" name_code="AXI14_START_ADDR_6" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_660" offset="0xa50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_6" name_code="AXI14_END_ADDR_6" type="RW" />
				  <F_Desc Text="End address of port 14 address range 6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_661" offset="0xa54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_7" name_code="AXI14_START_ADDR_7" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_662" offset="0xa58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_7" name_code="AXI14_END_ADDR_7" type="RW" />
				  <F_Desc Text="End address of port 14 address range 7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_663" offset="0xa5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_8" name_code="AXI14_START_ADDR_8" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_664" offset="0xa60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_8" name_code="AXI14_END_ADDR_8" type="RW" />
				  <F_Desc Text="End address of port 14 address range 8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_665" offset="0xa64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_9" name_code="AXI14_START_ADDR_9" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_666" offset="0xa68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_9" name_code="AXI14_END_ADDR_9" type="RW" />
				  <F_Desc Text="End address of port 14 address range 9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_667" offset="0xa6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_10" name_code="AXI14_START_ADDR_10" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_668" offset="0xa70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_10" name_code="AXI14_END_ADDR_10" type="RW" />
				  <F_Desc Text="End address of port 14 address range 10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_669" offset="0xa74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_11" name_code="AXI14_START_ADDR_11" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_670" offset="0xa78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_11" name_code="AXI14_END_ADDR_11" type="RW" />
				  <F_Desc Text="End address of port 14 address range 11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_671" offset="0xa7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_12" name_code="AXI14_START_ADDR_12" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_672" offset="0xa80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_12" name_code="AXI14_END_ADDR_12" type="RW" />
				  <F_Desc Text="End address of port 14 address range 12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_673" offset="0xa84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_13" name_code="AXI14_START_ADDR_13" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_674" offset="0xa88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_13" name_code="AXI14_END_ADDR_13" type="RW" />
				  <F_Desc Text="End address of port 14 address range 13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_675" offset="0xa8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_14" name_code="AXI14_START_ADDR_14" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_676" offset="0xa90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_14" name_code="AXI14_END_ADDR_14" type="RW" />
				  <F_Desc Text="End address of port 14 address range 14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_677" offset="0xa94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_START_ADDR_15" name_code="AXI14_START_ADDR_15" type="RW" />
				  <F_Desc Text="Start address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_678" offset="0xa98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="2" name="AXI0_RANGE_PROT_BITS_0" name_code="AXI0_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="20" name="AXI14_END_ADDR_15" name_code="AXI14_END_ADDR_15" type="RW" />
				  <F_Desc Text="End address of port 14 address range 15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_679" offset="0xa9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_0" name_code="AXI0_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_0" name_code="AXI0_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_680" offset="0xaa0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_681" offset="0xaa4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_1" name_code="AXI0_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_1" name_code="AXI0_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_682" offset="0xaa8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_1" name_code="AXI0_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_683" offset="0xaac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_2" name_code="AXI0_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_684" offset="0xab0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_2" name_code="AXI0_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_2" name_code="AXI0_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_685" offset="0xab4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_686" offset="0xab8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_3" name_code="AXI0_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_3" name_code="AXI0_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_687" offset="0xabc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_3" name_code="AXI0_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_688" offset="0xac0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_4" name_code="AXI0_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_689" offset="0xac4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_4" name_code="AXI0_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_4" name_code="AXI0_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_690" offset="0xac8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_691" offset="0xacc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_5" name_code="AXI0_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_5" name_code="AXI0_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_692" offset="0xad0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_5" name_code="AXI0_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_693" offset="0xad4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_6" name_code="AXI0_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_694" offset="0xad8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_6" name_code="AXI0_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_6" name_code="AXI0_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_695" offset="0xadc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_696" offset="0xae0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_7" name_code="AXI0_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_7" name_code="AXI0_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_697" offset="0xae4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_7" name_code="AXI0_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_698" offset="0xae8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_8" name_code="AXI0_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_699" offset="0xaec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_8" name_code="AXI0_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_8" name_code="AXI0_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_700" offset="0xaf0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_701" offset="0xaf4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_9" name_code="AXI0_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_9" name_code="AXI0_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_702" offset="0xaf8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_9" name_code="AXI0_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_703" offset="0xafc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_10" name_code="AXI0_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_704" offset="0xb00" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_10" name_code="AXI0_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_10" name_code="AXI0_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_705" offset="0xb04" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_706" offset="0xb08" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_11" name_code="AXI0_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_11" name_code="AXI0_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_707" offset="0xb0c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_11" name_code="AXI0_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_708" offset="0xb10" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_12" name_code="AXI0_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_709" offset="0xb14" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_12" name_code="AXI0_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_12" name_code="AXI0_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_710" offset="0xb18" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_711" offset="0xb1c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_13" name_code="AXI0_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_13" name_code="AXI0_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_712" offset="0xb20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_13" name_code="AXI0_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_713" offset="0xb24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI0_RANGE_PROT_BITS_14" name_code="AXI0_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_714" offset="0xb28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_14" name_code="AXI0_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_14" name_code="AXI0_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_715" offset="0xb2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_716" offset="0xb30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI0_RANGE_RID_CHECK_BITS_15" name_code="AXI0_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI0_RANGE_PROT_BITS_15" name_code="AXI0_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 0 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_717" offset="0xb34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI0_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI0_RANGE_WID_CHECK_BITS_15" name_code="AXI0_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 0 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_718" offset="0xb38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_0" name_code="AXI1_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI0_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.0._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_719" offset="0xb3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_0" name_code="AXI1_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_0" name_code="AXI1_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_720" offset="0xb40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_721" offset="0xb44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_1" name_code="AXI1_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_1" name_code="AXI1_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_722" offset="0xb48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_1" name_code="AXI1_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_723" offset="0xb4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_2" name_code="AXI1_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_724" offset="0xb50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_2" name_code="AXI1_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_2" name_code="AXI1_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_725" offset="0xb54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_726" offset="0xb58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_3" name_code="AXI1_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_3" name_code="AXI1_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_727" offset="0xb5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_3" name_code="AXI1_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_728" offset="0xb60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_4" name_code="AXI1_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_729" offset="0xb64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_4" name_code="AXI1_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_4" name_code="AXI1_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_730" offset="0xb68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_731" offset="0xb6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_5" name_code="AXI1_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_5" name_code="AXI1_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_732" offset="0xb70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_5" name_code="AXI1_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_733" offset="0xb74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_6" name_code="AXI1_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_734" offset="0xb78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_6" name_code="AXI1_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_6" name_code="AXI1_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_735" offset="0xb7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_736" offset="0xb80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_7" name_code="AXI1_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_7" name_code="AXI1_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_737" offset="0xb84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_7" name_code="AXI1_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_738" offset="0xb88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_8" name_code="AXI1_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_739" offset="0xb8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_8" name_code="AXI1_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_8" name_code="AXI1_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_740" offset="0xb90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_741" offset="0xb94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_9" name_code="AXI1_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_9" name_code="AXI1_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_742" offset="0xb98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_9" name_code="AXI1_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_743" offset="0xb9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_10" name_code="AXI1_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_744" offset="0xba0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_10" name_code="AXI1_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_10" name_code="AXI1_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_745" offset="0xba4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_746" offset="0xba8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_11" name_code="AXI1_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_11" name_code="AXI1_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_747" offset="0xbac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_11" name_code="AXI1_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_748" offset="0xbb0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_12" name_code="AXI1_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_749" offset="0xbb4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_12" name_code="AXI1_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_12" name_code="AXI1_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_750" offset="0xbb8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_751" offset="0xbbc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_13" name_code="AXI1_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_13" name_code="AXI1_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_752" offset="0xbc0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_13" name_code="AXI1_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_753" offset="0xbc4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI1_RANGE_PROT_BITS_14" name_code="AXI1_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_754" offset="0xbc8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_14" name_code="AXI1_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_14" name_code="AXI1_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_755" offset="0xbcc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_756" offset="0xbd0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI1_RANGE_RID_CHECK_BITS_15" name_code="AXI1_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI1_RANGE_PROT_BITS_15" name_code="AXI1_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 1 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_757" offset="0xbd4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI1_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI1_RANGE_WID_CHECK_BITS_15" name_code="AXI1_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 1 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_758" offset="0xbd8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_0" name_code="AXI2_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI1_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.1._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_759" offset="0xbdc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_0" name_code="AXI2_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_0" name_code="AXI2_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_760" offset="0xbe0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_761" offset="0xbe4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_1" name_code="AXI2_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_1" name_code="AXI2_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_762" offset="0xbe8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_1" name_code="AXI2_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_763" offset="0xbec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_2" name_code="AXI2_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_764" offset="0xbf0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_2" name_code="AXI2_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_2" name_code="AXI2_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_765" offset="0xbf4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_766" offset="0xbf8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_3" name_code="AXI2_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_3" name_code="AXI2_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_767" offset="0xbfc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_3" name_code="AXI2_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_768" offset="0xc00" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_4" name_code="AXI2_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_769" offset="0xc04" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_4" name_code="AXI2_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_4" name_code="AXI2_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_770" offset="0xc08" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_771" offset="0xc0c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_5" name_code="AXI2_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_5" name_code="AXI2_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_772" offset="0xc10" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_5" name_code="AXI2_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_773" offset="0xc14" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_6" name_code="AXI2_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_774" offset="0xc18" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_6" name_code="AXI2_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_6" name_code="AXI2_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_775" offset="0xc1c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_776" offset="0xc20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_7" name_code="AXI2_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_7" name_code="AXI2_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_777" offset="0xc24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_7" name_code="AXI2_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_778" offset="0xc28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_8" name_code="AXI2_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_779" offset="0xc2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_8" name_code="AXI2_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_8" name_code="AXI2_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_780" offset="0xc30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_781" offset="0xc34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_9" name_code="AXI2_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_9" name_code="AXI2_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_782" offset="0xc38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_9" name_code="AXI2_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_783" offset="0xc3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_10" name_code="AXI2_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_784" offset="0xc40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_10" name_code="AXI2_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_10" name_code="AXI2_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_785" offset="0xc44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_786" offset="0xc48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_11" name_code="AXI2_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_11" name_code="AXI2_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_787" offset="0xc4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_11" name_code="AXI2_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_788" offset="0xc50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_12" name_code="AXI2_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_789" offset="0xc54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_12" name_code="AXI2_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_12" name_code="AXI2_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_790" offset="0xc58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_791" offset="0xc5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_13" name_code="AXI2_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_13" name_code="AXI2_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_792" offset="0xc60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_13" name_code="AXI2_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_793" offset="0xc64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI2_RANGE_PROT_BITS_14" name_code="AXI2_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_794" offset="0xc68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_14" name_code="AXI2_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_14" name_code="AXI2_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_795" offset="0xc6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_796" offset="0xc70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI2_RANGE_RID_CHECK_BITS_15" name_code="AXI2_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI2_RANGE_PROT_BITS_15" name_code="AXI2_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 2 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_797" offset="0xc74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI2_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI2_RANGE_WID_CHECK_BITS_15" name_code="AXI2_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 2 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_798" offset="0xc78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_0" name_code="AXI3_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI2_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.2._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_799" offset="0xc7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_0" name_code="AXI3_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_0" name_code="AXI3_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_800" offset="0xc80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_801" offset="0xc84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_1" name_code="AXI3_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_1" name_code="AXI3_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_802" offset="0xc88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_1" name_code="AXI3_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_803" offset="0xc8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_2" name_code="AXI3_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_804" offset="0xc90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_2" name_code="AXI3_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_2" name_code="AXI3_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_805" offset="0xc94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_806" offset="0xc98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_3" name_code="AXI3_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_3" name_code="AXI3_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_807" offset="0xc9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_3" name_code="AXI3_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_808" offset="0xca0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_4" name_code="AXI3_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_809" offset="0xca4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_4" name_code="AXI3_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_4" name_code="AXI3_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_810" offset="0xca8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_811" offset="0xcac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_5" name_code="AXI3_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_5" name_code="AXI3_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_812" offset="0xcb0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_5" name_code="AXI3_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_813" offset="0xcb4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_6" name_code="AXI3_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_814" offset="0xcb8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_6" name_code="AXI3_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_6" name_code="AXI3_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_815" offset="0xcbc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_816" offset="0xcc0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_7" name_code="AXI3_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_7" name_code="AXI3_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_817" offset="0xcc4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_7" name_code="AXI3_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_818" offset="0xcc8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_8" name_code="AXI3_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_819" offset="0xccc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_8" name_code="AXI3_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_8" name_code="AXI3_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_820" offset="0xcd0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_821" offset="0xcd4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_9" name_code="AXI3_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_9" name_code="AXI3_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_822" offset="0xcd8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_9" name_code="AXI3_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_823" offset="0xcdc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_10" name_code="AXI3_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_824" offset="0xce0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_10" name_code="AXI3_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_10" name_code="AXI3_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_825" offset="0xce4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_826" offset="0xce8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_11" name_code="AXI3_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_11" name_code="AXI3_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_827" offset="0xcec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_11" name_code="AXI3_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_828" offset="0xcf0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_12" name_code="AXI3_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_829" offset="0xcf4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_12" name_code="AXI3_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_12" name_code="AXI3_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_830" offset="0xcf8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_831" offset="0xcfc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_13" name_code="AXI3_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_13" name_code="AXI3_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_832" offset="0xd00" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_13" name_code="AXI3_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_833" offset="0xd04" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI3_RANGE_PROT_BITS_14" name_code="AXI3_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_834" offset="0xd08" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_14" name_code="AXI3_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_14" name_code="AXI3_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_835" offset="0xd0c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_836" offset="0xd10" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI3_RANGE_RID_CHECK_BITS_15" name_code="AXI3_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI3_RANGE_PROT_BITS_15" name_code="AXI3_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 3 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_837" offset="0xd14" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI3_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI3_RANGE_WID_CHECK_BITS_15" name_code="AXI3_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 3 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_838" offset="0xd18" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_0" name_code="AXI4_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI3_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.3._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_839" offset="0xd1c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_0" name_code="AXI4_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_0" name_code="AXI4_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_840" offset="0xd20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_841" offset="0xd24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_1" name_code="AXI4_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_1" name_code="AXI4_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_842" offset="0xd28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_1" name_code="AXI4_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_843" offset="0xd2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_2" name_code="AXI4_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_844" offset="0xd30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_2" name_code="AXI4_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_2" name_code="AXI4_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_845" offset="0xd34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_846" offset="0xd38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_3" name_code="AXI4_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_3" name_code="AXI4_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_847" offset="0xd3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_3" name_code="AXI4_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_848" offset="0xd40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_4" name_code="AXI4_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_849" offset="0xd44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_4" name_code="AXI4_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_4" name_code="AXI4_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_850" offset="0xd48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_851" offset="0xd4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_5" name_code="AXI4_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_5" name_code="AXI4_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_852" offset="0xd50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_5" name_code="AXI4_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_853" offset="0xd54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_6" name_code="AXI4_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_854" offset="0xd58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_6" name_code="AXI4_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_6" name_code="AXI4_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_855" offset="0xd5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_856" offset="0xd60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_7" name_code="AXI4_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_7" name_code="AXI4_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_857" offset="0xd64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_7" name_code="AXI4_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_858" offset="0xd68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_8" name_code="AXI4_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_859" offset="0xd6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_8" name_code="AXI4_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_8" name_code="AXI4_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_860" offset="0xd70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_861" offset="0xd74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_9" name_code="AXI4_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_9" name_code="AXI4_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_862" offset="0xd78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_9" name_code="AXI4_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_863" offset="0xd7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_10" name_code="AXI4_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_864" offset="0xd80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_10" name_code="AXI4_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_10" name_code="AXI4_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_865" offset="0xd84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_866" offset="0xd88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_11" name_code="AXI4_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_11" name_code="AXI4_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_867" offset="0xd8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_11" name_code="AXI4_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_868" offset="0xd90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_12" name_code="AXI4_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_869" offset="0xd94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_12" name_code="AXI4_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_12" name_code="AXI4_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_870" offset="0xd98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_871" offset="0xd9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_13" name_code="AXI4_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_13" name_code="AXI4_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_872" offset="0xda0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_13" name_code="AXI4_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_873" offset="0xda4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI4_RANGE_PROT_BITS_14" name_code="AXI4_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_874" offset="0xda8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_14" name_code="AXI4_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_14" name_code="AXI4_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_875" offset="0xdac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_876" offset="0xdb0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI4_RANGE_RID_CHECK_BITS_15" name_code="AXI4_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI4_RANGE_PROT_BITS_15" name_code="AXI4_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 4 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_877" offset="0xdb4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI4_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI4_RANGE_WID_CHECK_BITS_15" name_code="AXI4_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 4 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_878" offset="0xdb8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_0" name_code="AXI5_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI4_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.4._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_879" offset="0xdbc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_0" name_code="AXI5_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_0" name_code="AXI5_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_880" offset="0xdc0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_881" offset="0xdc4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_1" name_code="AXI5_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_1" name_code="AXI5_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_882" offset="0xdc8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_1" name_code="AXI5_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_883" offset="0xdcc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_2" name_code="AXI5_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_884" offset="0xdd0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_2" name_code="AXI5_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_2" name_code="AXI5_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_885" offset="0xdd4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_886" offset="0xdd8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_3" name_code="AXI5_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_3" name_code="AXI5_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_887" offset="0xddc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_3" name_code="AXI5_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_888" offset="0xde0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_4" name_code="AXI5_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_889" offset="0xde4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_4" name_code="AXI5_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_4" name_code="AXI5_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_890" offset="0xde8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_891" offset="0xdec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_5" name_code="AXI5_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_5" name_code="AXI5_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_892" offset="0xdf0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_5" name_code="AXI5_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_893" offset="0xdf4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_6" name_code="AXI5_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_894" offset="0xdf8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_6" name_code="AXI5_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_6" name_code="AXI5_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_895" offset="0xdfc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_896" offset="0xe00" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_7" name_code="AXI5_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_7" name_code="AXI5_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_897" offset="0xe04" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_7" name_code="AXI5_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_898" offset="0xe08" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_8" name_code="AXI5_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_899" offset="0xe0c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_8" name_code="AXI5_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_8" name_code="AXI5_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_900" offset="0xe10" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_901" offset="0xe14" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_9" name_code="AXI5_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_9" name_code="AXI5_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_902" offset="0xe18" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_9" name_code="AXI5_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_903" offset="0xe1c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_10" name_code="AXI5_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_904" offset="0xe20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_10" name_code="AXI5_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_10" name_code="AXI5_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_905" offset="0xe24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_906" offset="0xe28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_11" name_code="AXI5_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_11" name_code="AXI5_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_907" offset="0xe2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_11" name_code="AXI5_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_908" offset="0xe30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_12" name_code="AXI5_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_909" offset="0xe34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_12" name_code="AXI5_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_12" name_code="AXI5_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_910" offset="0xe38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_911" offset="0xe3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_13" name_code="AXI5_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_13" name_code="AXI5_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_912" offset="0xe40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_13" name_code="AXI5_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_913" offset="0xe44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI5_RANGE_PROT_BITS_14" name_code="AXI5_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_914" offset="0xe48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_14" name_code="AXI5_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_14" name_code="AXI5_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_915" offset="0xe4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_916" offset="0xe50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI5_RANGE_RID_CHECK_BITS_15" name_code="AXI5_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI5_RANGE_PROT_BITS_15" name_code="AXI5_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 5 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_917" offset="0xe54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI5_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI5_RANGE_WID_CHECK_BITS_15" name_code="AXI5_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 5 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_918" offset="0xe58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_0" name_code="AXI6_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI5_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.5._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_919" offset="0xe5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_0" name_code="AXI6_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_0" name_code="AXI6_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_920" offset="0xe60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_921" offset="0xe64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_1" name_code="AXI6_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_1" name_code="AXI6_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_922" offset="0xe68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_1" name_code="AXI6_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_923" offset="0xe6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_2" name_code="AXI6_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_924" offset="0xe70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_2" name_code="AXI6_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_2" name_code="AXI6_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_925" offset="0xe74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_926" offset="0xe78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_3" name_code="AXI6_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_3" name_code="AXI6_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_927" offset="0xe7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_3" name_code="AXI6_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_928" offset="0xe80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_4" name_code="AXI6_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_929" offset="0xe84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_4" name_code="AXI6_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_4" name_code="AXI6_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_930" offset="0xe88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_931" offset="0xe8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_5" name_code="AXI6_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_5" name_code="AXI6_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_932" offset="0xe90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_5" name_code="AXI6_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_933" offset="0xe94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_6" name_code="AXI6_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_934" offset="0xe98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_6" name_code="AXI6_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_6" name_code="AXI6_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_935" offset="0xe9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_936" offset="0xea0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_7" name_code="AXI6_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_7" name_code="AXI6_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_937" offset="0xea4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_7" name_code="AXI6_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_938" offset="0xea8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_8" name_code="AXI6_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_939" offset="0xeac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_8" name_code="AXI6_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_8" name_code="AXI6_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_940" offset="0xeb0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_941" offset="0xeb4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_9" name_code="AXI6_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_9" name_code="AXI6_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_942" offset="0xeb8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_9" name_code="AXI6_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_943" offset="0xebc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_10" name_code="AXI6_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_944" offset="0xec0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_10" name_code="AXI6_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_10" name_code="AXI6_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_945" offset="0xec4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_946" offset="0xec8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_11" name_code="AXI6_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_11" name_code="AXI6_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_947" offset="0xecc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_11" name_code="AXI6_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_948" offset="0xed0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_12" name_code="AXI6_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_949" offset="0xed4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_12" name_code="AXI6_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_12" name_code="AXI6_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_950" offset="0xed8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_951" offset="0xedc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_13" name_code="AXI6_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_13" name_code="AXI6_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_952" offset="0xee0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_13" name_code="AXI6_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_953" offset="0xee4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI6_RANGE_PROT_BITS_14" name_code="AXI6_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_954" offset="0xee8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_14" name_code="AXI6_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_14" name_code="AXI6_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_955" offset="0xeec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_956" offset="0xef0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI6_RANGE_RID_CHECK_BITS_15" name_code="AXI6_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI6_RANGE_PROT_BITS_15" name_code="AXI6_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 6 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_957" offset="0xef4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI6_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI6_RANGE_WID_CHECK_BITS_15" name_code="AXI6_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 6 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_958" offset="0xef8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_0" name_code="AXI7_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI6_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.6._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_959" offset="0xefc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_0" name_code="AXI7_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_0" name_code="AXI7_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_960" offset="0xf00" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_961" offset="0xf04" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_1" name_code="AXI7_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_1" name_code="AXI7_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_962" offset="0xf08" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_1" name_code="AXI7_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_963" offset="0xf0c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_2" name_code="AXI7_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_964" offset="0xf10" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_2" name_code="AXI7_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_2" name_code="AXI7_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_965" offset="0xf14" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_966" offset="0xf18" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_3" name_code="AXI7_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_3" name_code="AXI7_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_967" offset="0xf1c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_3" name_code="AXI7_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_968" offset="0xf20" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_4" name_code="AXI7_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_969" offset="0xf24" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_4" name_code="AXI7_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_4" name_code="AXI7_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_970" offset="0xf28" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_971" offset="0xf2c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_5" name_code="AXI7_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_5" name_code="AXI7_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_972" offset="0xf30" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_5" name_code="AXI7_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_973" offset="0xf34" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_6" name_code="AXI7_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_974" offset="0xf38" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_6" name_code="AXI7_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_6" name_code="AXI7_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_975" offset="0xf3c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_976" offset="0xf40" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_7" name_code="AXI7_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_7" name_code="AXI7_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_977" offset="0xf44" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_7" name_code="AXI7_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_978" offset="0xf48" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_8" name_code="AXI7_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_979" offset="0xf4c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_8" name_code="AXI7_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_8" name_code="AXI7_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_980" offset="0xf50" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_981" offset="0xf54" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_9" name_code="AXI7_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_9" name_code="AXI7_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_982" offset="0xf58" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_9" name_code="AXI7_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_983" offset="0xf5c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_10" name_code="AXI7_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_984" offset="0xf60" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_10" name_code="AXI7_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_10" name_code="AXI7_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_985" offset="0xf64" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_986" offset="0xf68" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_11" name_code="AXI7_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_11" name_code="AXI7_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_987" offset="0xf6c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_11" name_code="AXI7_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_988" offset="0xf70" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_12" name_code="AXI7_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_989" offset="0xf74" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_12" name_code="AXI7_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_12" name_code="AXI7_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_990" offset="0xf78" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_991" offset="0xf7c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_13" name_code="AXI7_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_13" name_code="AXI7_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_992" offset="0xf80" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_13" name_code="AXI7_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_993" offset="0xf84" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI7_RANGE_PROT_BITS_14" name_code="AXI7_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_994" offset="0xf88" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_14" name_code="AXI7_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_14" name_code="AXI7_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_995" offset="0xf8c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_996" offset="0xf90" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI7_RANGE_RID_CHECK_BITS_15" name_code="AXI7_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI7_RANGE_PROT_BITS_15" name_code="AXI7_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 7 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_997" offset="0xf94" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI7_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI7_RANGE_WID_CHECK_BITS_15" name_code="AXI7_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 7 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_998" offset="0xf98" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_0" name_code="AXI8_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI7_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.7._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_999" offset="0xf9c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_0" name_code="AXI8_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_0" name_code="AXI8_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1000" offset="0xfa0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1001" offset="0xfa4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_1" name_code="AXI8_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_1" name_code="AXI8_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1002" offset="0xfa8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_1" name_code="AXI8_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1003" offset="0xfac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_2" name_code="AXI8_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1004" offset="0xfb0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_2" name_code="AXI8_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_2" name_code="AXI8_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1005" offset="0xfb4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1006" offset="0xfb8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_3" name_code="AXI8_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_3" name_code="AXI8_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1007" offset="0xfbc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_3" name_code="AXI8_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1008" offset="0xfc0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_4" name_code="AXI8_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1009" offset="0xfc4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_4" name_code="AXI8_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_4" name_code="AXI8_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1010" offset="0xfc8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1011" offset="0xfcc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_5" name_code="AXI8_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_5" name_code="AXI8_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1012" offset="0xfd0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_5" name_code="AXI8_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1013" offset="0xfd4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_6" name_code="AXI8_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1014" offset="0xfd8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_6" name_code="AXI8_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_6" name_code="AXI8_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1015" offset="0xfdc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1016" offset="0xfe0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_7" name_code="AXI8_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_7" name_code="AXI8_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1017" offset="0xfe4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_7" name_code="AXI8_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1018" offset="0xfe8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_8" name_code="AXI8_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1019" offset="0xfec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_8" name_code="AXI8_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_8" name_code="AXI8_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1020" offset="0xff0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1021" offset="0xff4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_9" name_code="AXI8_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_9" name_code="AXI8_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1022" offset="0xff8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_9" name_code="AXI8_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1023" offset="0xffc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_10" name_code="AXI8_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1024" offset="0x1000" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_10" name_code="AXI8_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_10" name_code="AXI8_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1025" offset="0x1004" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1026" offset="0x1008" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_11" name_code="AXI8_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_11" name_code="AXI8_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1027" offset="0x100c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_11" name_code="AXI8_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1028" offset="0x1010" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_12" name_code="AXI8_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1029" offset="0x1014" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_12" name_code="AXI8_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_12" name_code="AXI8_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1030" offset="0x1018" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1031" offset="0x101c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_13" name_code="AXI8_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_13" name_code="AXI8_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1032" offset="0x1020" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_13" name_code="AXI8_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1033" offset="0x1024" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI8_RANGE_PROT_BITS_14" name_code="AXI8_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1034" offset="0x1028" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_14" name_code="AXI8_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_14" name_code="AXI8_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1035" offset="0x102c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1036" offset="0x1030" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI8_RANGE_RID_CHECK_BITS_15" name_code="AXI8_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI8_RANGE_PROT_BITS_15" name_code="AXI8_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 8 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1037" offset="0x1034" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI8_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI8_RANGE_WID_CHECK_BITS_15" name_code="AXI8_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 8 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1038" offset="0x1038" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_0" name_code="AXI9_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI8_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.8._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1039" offset="0x103c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_0" name_code="AXI9_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_0" name_code="AXI9_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1040" offset="0x1040" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1041" offset="0x1044" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_1" name_code="AXI9_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_1" name_code="AXI9_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1042" offset="0x1048" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_1" name_code="AXI9_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1043" offset="0x104c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_2" name_code="AXI9_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1044" offset="0x1050" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_2" name_code="AXI9_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_2" name_code="AXI9_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1045" offset="0x1054" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1046" offset="0x1058" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_3" name_code="AXI9_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_3" name_code="AXI9_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1047" offset="0x105c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_3" name_code="AXI9_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1048" offset="0x1060" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_4" name_code="AXI9_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1049" offset="0x1064" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_4" name_code="AXI9_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_4" name_code="AXI9_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1050" offset="0x1068" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1051" offset="0x106c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_5" name_code="AXI9_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_5" name_code="AXI9_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1052" offset="0x1070" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_5" name_code="AXI9_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1053" offset="0x1074" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_6" name_code="AXI9_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1054" offset="0x1078" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_6" name_code="AXI9_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_6" name_code="AXI9_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1055" offset="0x107c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1056" offset="0x1080" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_7" name_code="AXI9_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_7" name_code="AXI9_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1057" offset="0x1084" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_7" name_code="AXI9_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1058" offset="0x1088" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_8" name_code="AXI9_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1059" offset="0x108c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_8" name_code="AXI9_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_8" name_code="AXI9_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1060" offset="0x1090" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1061" offset="0x1094" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_9" name_code="AXI9_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_9" name_code="AXI9_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1062" offset="0x1098" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_9" name_code="AXI9_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1063" offset="0x109c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_10" name_code="AXI9_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1064" offset="0x10a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_10" name_code="AXI9_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_10" name_code="AXI9_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1065" offset="0x10a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1066" offset="0x10a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_11" name_code="AXI9_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_11" name_code="AXI9_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1067" offset="0x10ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_11" name_code="AXI9_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1068" offset="0x10b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_12" name_code="AXI9_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1069" offset="0x10b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_12" name_code="AXI9_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_12" name_code="AXI9_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1070" offset="0x10b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1071" offset="0x10bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_13" name_code="AXI9_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_13" name_code="AXI9_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1072" offset="0x10c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_13" name_code="AXI9_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1073" offset="0x10c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI9_RANGE_PROT_BITS_14" name_code="AXI9_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1074" offset="0x10c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_14" name_code="AXI9_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_14" name_code="AXI9_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1075" offset="0x10cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1076" offset="0x10d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI9_RANGE_RID_CHECK_BITS_15" name_code="AXI9_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI9_RANGE_PROT_BITS_15" name_code="AXI9_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 9 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1077" offset="0x10d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI9_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI9_RANGE_WID_CHECK_BITS_15" name_code="AXI9_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 9 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1078" offset="0x10d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_0" name_code="AXI10_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI9_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.9._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1079" offset="0x10dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_0" name_code="AXI10_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_0" name_code="AXI10_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1080" offset="0x10e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1081" offset="0x10e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_1" name_code="AXI10_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_1" name_code="AXI10_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1082" offset="0x10e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_1" name_code="AXI10_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1083" offset="0x10ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_2" name_code="AXI10_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1084" offset="0x10f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_2" name_code="AXI10_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_2" name_code="AXI10_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1085" offset="0x10f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1086" offset="0x10f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_3" name_code="AXI10_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_3" name_code="AXI10_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1087" offset="0x10fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_3" name_code="AXI10_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1088" offset="0x1100" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_4" name_code="AXI10_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1089" offset="0x1104" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_4" name_code="AXI10_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_4" name_code="AXI10_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1090" offset="0x1108" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1091" offset="0x110c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_5" name_code="AXI10_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_5" name_code="AXI10_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1092" offset="0x1110" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_5" name_code="AXI10_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1093" offset="0x1114" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_6" name_code="AXI10_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1094" offset="0x1118" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_6" name_code="AXI10_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_6" name_code="AXI10_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1095" offset="0x111c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1096" offset="0x1120" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_7" name_code="AXI10_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_7" name_code="AXI10_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1097" offset="0x1124" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_7" name_code="AXI10_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1098" offset="0x1128" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_8" name_code="AXI10_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1099" offset="0x112c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_8" name_code="AXI10_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_8" name_code="AXI10_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1100" offset="0x1130" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1101" offset="0x1134" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_9" name_code="AXI10_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_9" name_code="AXI10_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1102" offset="0x1138" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_9" name_code="AXI10_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1103" offset="0x113c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_10" name_code="AXI10_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1104" offset="0x1140" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_10" name_code="AXI10_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_10" name_code="AXI10_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1105" offset="0x1144" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1106" offset="0x1148" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_11" name_code="AXI10_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_11" name_code="AXI10_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1107" offset="0x114c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_11" name_code="AXI10_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1108" offset="0x1150" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_12" name_code="AXI10_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1109" offset="0x1154" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_12" name_code="AXI10_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_12" name_code="AXI10_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1110" offset="0x1158" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1111" offset="0x115c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_13" name_code="AXI10_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_13" name_code="AXI10_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1112" offset="0x1160" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_13" name_code="AXI10_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1113" offset="0x1164" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI10_RANGE_PROT_BITS_14" name_code="AXI10_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1114" offset="0x1168" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_14" name_code="AXI10_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_14" name_code="AXI10_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1115" offset="0x116c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1116" offset="0x1170" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI10_RANGE_RID_CHECK_BITS_15" name_code="AXI10_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI10_RANGE_PROT_BITS_15" name_code="AXI10_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 10 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1117" offset="0x1174" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI10_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI10_RANGE_WID_CHECK_BITS_15" name_code="AXI10_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 10 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1118" offset="0x1178" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_0" name_code="AXI11_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI10_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.10._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1119" offset="0x117c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_0" name_code="AXI11_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_0" name_code="AXI11_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1120" offset="0x1180" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1121" offset="0x1184" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_1" name_code="AXI11_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_1" name_code="AXI11_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1122" offset="0x1188" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_1" name_code="AXI11_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1123" offset="0x118c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_2" name_code="AXI11_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1124" offset="0x1190" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_2" name_code="AXI11_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_2" name_code="AXI11_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1125" offset="0x1194" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1126" offset="0x1198" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_3" name_code="AXI11_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_3" name_code="AXI11_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1127" offset="0x119c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_3" name_code="AXI11_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1128" offset="0x11a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_4" name_code="AXI11_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1129" offset="0x11a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_4" name_code="AXI11_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_4" name_code="AXI11_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1130" offset="0x11a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1131" offset="0x11ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_5" name_code="AXI11_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_5" name_code="AXI11_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1132" offset="0x11b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_5" name_code="AXI11_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1133" offset="0x11b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_6" name_code="AXI11_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1134" offset="0x11b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_6" name_code="AXI11_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_6" name_code="AXI11_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1135" offset="0x11bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1136" offset="0x11c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_7" name_code="AXI11_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_7" name_code="AXI11_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1137" offset="0x11c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_7" name_code="AXI11_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1138" offset="0x11c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_8" name_code="AXI11_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1139" offset="0x11cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_8" name_code="AXI11_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_8" name_code="AXI11_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1140" offset="0x11d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1141" offset="0x11d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_9" name_code="AXI11_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_9" name_code="AXI11_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1142" offset="0x11d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_9" name_code="AXI11_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1143" offset="0x11dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_10" name_code="AXI11_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1144" offset="0x11e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_10" name_code="AXI11_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_10" name_code="AXI11_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1145" offset="0x11e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1146" offset="0x11e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_11" name_code="AXI11_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_11" name_code="AXI11_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1147" offset="0x11ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_11" name_code="AXI11_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1148" offset="0x11f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_12" name_code="AXI11_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1149" offset="0x11f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_12" name_code="AXI11_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_12" name_code="AXI11_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1150" offset="0x11f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1151" offset="0x11fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_13" name_code="AXI11_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_13" name_code="AXI11_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1152" offset="0x1200" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_13" name_code="AXI11_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1153" offset="0x1204" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI11_RANGE_PROT_BITS_14" name_code="AXI11_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1154" offset="0x1208" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_14" name_code="AXI11_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_14" name_code="AXI11_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1155" offset="0x120c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1156" offset="0x1210" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI11_RANGE_RID_CHECK_BITS_15" name_code="AXI11_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI11_RANGE_PROT_BITS_15" name_code="AXI11_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 11 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1157" offset="0x1214" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI11_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI11_RANGE_WID_CHECK_BITS_15" name_code="AXI11_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 11 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1158" offset="0x1218" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_0" name_code="AXI12_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI11_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.11._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1159" offset="0x121c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_0" name_code="AXI12_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_0" name_code="AXI12_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1160" offset="0x1220" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1161" offset="0x1224" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_1" name_code="AXI12_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_1" name_code="AXI12_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1162" offset="0x1228" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_1" name_code="AXI12_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1163" offset="0x122c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_2" name_code="AXI12_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1164" offset="0x1230" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_2" name_code="AXI12_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_2" name_code="AXI12_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1165" offset="0x1234" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1166" offset="0x1238" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_3" name_code="AXI12_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_3" name_code="AXI12_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1167" offset="0x123c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_3" name_code="AXI12_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1168" offset="0x1240" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_4" name_code="AXI12_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1169" offset="0x1244" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_4" name_code="AXI12_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_4" name_code="AXI12_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1170" offset="0x1248" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1171" offset="0x124c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_5" name_code="AXI12_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_5" name_code="AXI12_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1172" offset="0x1250" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_5" name_code="AXI12_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1173" offset="0x1254" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_6" name_code="AXI12_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1174" offset="0x1258" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_6" name_code="AXI12_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_6" name_code="AXI12_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1175" offset="0x125c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1176" offset="0x1260" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_7" name_code="AXI12_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_7" name_code="AXI12_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1177" offset="0x1264" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_7" name_code="AXI12_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1178" offset="0x1268" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_8" name_code="AXI12_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1179" offset="0x126c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_8" name_code="AXI12_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_8" name_code="AXI12_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1180" offset="0x1270" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1181" offset="0x1274" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_9" name_code="AXI12_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_9" name_code="AXI12_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1182" offset="0x1278" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_9" name_code="AXI12_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1183" offset="0x127c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_10" name_code="AXI12_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1184" offset="0x1280" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_10" name_code="AXI12_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_10" name_code="AXI12_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1185" offset="0x1284" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1186" offset="0x1288" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_11" name_code="AXI12_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_11" name_code="AXI12_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1187" offset="0x128c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_11" name_code="AXI12_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1188" offset="0x1290" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_12" name_code="AXI12_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1189" offset="0x1294" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_12" name_code="AXI12_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_12" name_code="AXI12_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1190" offset="0x1298" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1191" offset="0x129c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_13" name_code="AXI12_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_13" name_code="AXI12_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1192" offset="0x12a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_13" name_code="AXI12_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1193" offset="0x12a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI12_RANGE_PROT_BITS_14" name_code="AXI12_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1194" offset="0x12a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_14" name_code="AXI12_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_14" name_code="AXI12_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1195" offset="0x12ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1196" offset="0x12b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI12_RANGE_RID_CHECK_BITS_15" name_code="AXI12_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI12_RANGE_PROT_BITS_15" name_code="AXI12_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 12 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1197" offset="0x12b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI12_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI12_RANGE_WID_CHECK_BITS_15" name_code="AXI12_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 12 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1198" offset="0x12b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_0" name_code="AXI13_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI12_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.12._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1199" offset="0x12bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_0" name_code="AXI13_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_0" name_code="AXI13_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1200" offset="0x12c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1201" offset="0x12c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_1" name_code="AXI13_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_1" name_code="AXI13_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1202" offset="0x12c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_1" name_code="AXI13_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1203" offset="0x12cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_2" name_code="AXI13_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1204" offset="0x12d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_2" name_code="AXI13_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_2" name_code="AXI13_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1205" offset="0x12d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1206" offset="0x12d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_3" name_code="AXI13_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_3" name_code="AXI13_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1207" offset="0x12dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_3" name_code="AXI13_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1208" offset="0x12e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_4" name_code="AXI13_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1209" offset="0x12e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_4" name_code="AXI13_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_4" name_code="AXI13_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1210" offset="0x12e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1211" offset="0x12ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_5" name_code="AXI13_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_5" name_code="AXI13_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1212" offset="0x12f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_5" name_code="AXI13_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1213" offset="0x12f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_6" name_code="AXI13_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1214" offset="0x12f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_6" name_code="AXI13_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_6" name_code="AXI13_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1215" offset="0x12fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1216" offset="0x1300" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_7" name_code="AXI13_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_7" name_code="AXI13_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1217" offset="0x1304" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_7" name_code="AXI13_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1218" offset="0x1308" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_8" name_code="AXI13_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1219" offset="0x130c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_8" name_code="AXI13_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_8" name_code="AXI13_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1220" offset="0x1310" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1221" offset="0x1314" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_9" name_code="AXI13_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_9" name_code="AXI13_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1222" offset="0x1318" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_9" name_code="AXI13_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1223" offset="0x131c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_10" name_code="AXI13_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1224" offset="0x1320" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_10" name_code="AXI13_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_10" name_code="AXI13_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1225" offset="0x1324" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1226" offset="0x1328" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_11" name_code="AXI13_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_11" name_code="AXI13_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1227" offset="0x132c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_11" name_code="AXI13_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1228" offset="0x1330" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_12" name_code="AXI13_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1229" offset="0x1334" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_12" name_code="AXI13_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_12" name_code="AXI13_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1230" offset="0x1338" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1231" offset="0x133c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_13" name_code="AXI13_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_13" name_code="AXI13_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1232" offset="0x1340" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_13" name_code="AXI13_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1233" offset="0x1344" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI13_RANGE_PROT_BITS_14" name_code="AXI13_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1234" offset="0x1348" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_14" name_code="AXI13_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_14" name_code="AXI13_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1235" offset="0x134c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1236" offset="0x1350" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI13_RANGE_RID_CHECK_BITS_15" name_code="AXI13_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI13_RANGE_PROT_BITS_15" name_code="AXI13_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 13 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1237" offset="0x1354" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI13_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI13_RANGE_WID_CHECK_BITS_15" name_code="AXI13_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 13 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1238" offset="0x1358" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_0" name_code="AXI14_RANGE_PROT_BITS_0" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 0. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI13_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.13._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1239" offset="0x135c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_0" name_code="AXI14_RANGE_WID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_0" name_code="AXI14_RANGE_RID_CHECK_BITS_0" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 0. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1240" offset="0x1360" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_0" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_0. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1241" offset="0x1364" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_1" name_code="AXI14_RANGE_RID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_1" name_code="AXI14_RANGE_PROT_BITS_1" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 1. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1242" offset="0x1368" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_1" name_code="AXI14_RANGE_WID_CHECK_BITS_1" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 1. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1243" offset="0x136c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_2" name_code="AXI14_RANGE_PROT_BITS_2" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 2. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_1" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_1. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1244" offset="0x1370" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_2" name_code="AXI14_RANGE_WID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_2" name_code="AXI14_RANGE_RID_CHECK_BITS_2" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 2. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1245" offset="0x1374" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_2" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_2. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1246" offset="0x1378" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_3" name_code="AXI14_RANGE_RID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_3" name_code="AXI14_RANGE_PROT_BITS_3" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 3. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1247" offset="0x137c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_3" name_code="AXI14_RANGE_WID_CHECK_BITS_3" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 3. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1248" offset="0x1380" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_4" name_code="AXI14_RANGE_PROT_BITS_4" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 4. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_3" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_3. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1249" offset="0x1384" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_4" name_code="AXI14_RANGE_WID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_4" name_code="AXI14_RANGE_RID_CHECK_BITS_4" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 4. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1250" offset="0x1388" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_4" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_4. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1251" offset="0x138c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_5" name_code="AXI14_RANGE_RID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_5" name_code="AXI14_RANGE_PROT_BITS_5" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 5. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1252" offset="0x1390" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_5" name_code="AXI14_RANGE_WID_CHECK_BITS_5" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 5. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1253" offset="0x1394" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_6" name_code="AXI14_RANGE_PROT_BITS_6" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 6. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_5" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_5. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1254" offset="0x1398" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_6" name_code="AXI14_RANGE_WID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_6" name_code="AXI14_RANGE_RID_CHECK_BITS_6" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 6. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1255" offset="0x139c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_6" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_6. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1256" offset="0x13a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_7" name_code="AXI14_RANGE_RID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_7" name_code="AXI14_RANGE_PROT_BITS_7" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 7. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1257" offset="0x13a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_7" name_code="AXI14_RANGE_WID_CHECK_BITS_7" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 7. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1258" offset="0x13a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_8" name_code="AXI14_RANGE_PROT_BITS_8" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 8. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_7" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_7. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1259" offset="0x13ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_8" name_code="AXI14_RANGE_WID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_8" name_code="AXI14_RANGE_RID_CHECK_BITS_8" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 8. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1260" offset="0x13b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_8" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_8. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1261" offset="0x13b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_9" name_code="AXI14_RANGE_RID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_9" name_code="AXI14_RANGE_PROT_BITS_9" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 9. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1262" offset="0x13b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_9" name_code="AXI14_RANGE_WID_CHECK_BITS_9" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 9. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1263" offset="0x13bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_10" name_code="AXI14_RANGE_PROT_BITS_10" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 10. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_9" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_9. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1264" offset="0x13c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_10" name_code="AXI14_RANGE_WID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_10" name_code="AXI14_RANGE_RID_CHECK_BITS_10" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 10. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1265" offset="0x13c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_10" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_10. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1266" offset="0x13c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_11" name_code="AXI14_RANGE_RID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_11" name_code="AXI14_RANGE_PROT_BITS_11" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 11. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1267" offset="0x13cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_11" name_code="AXI14_RANGE_WID_CHECK_BITS_11" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 11. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1268" offset="0x13d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_12" name_code="AXI14_RANGE_PROT_BITS_12" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 12. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_11" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_11. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1269" offset="0x13d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_12" name_code="AXI14_RANGE_WID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_12" name_code="AXI14_RANGE_RID_CHECK_BITS_12" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 12. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1270" offset="0x13d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_12" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_12. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1271" offset="0x13dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_13" name_code="AXI14_RANGE_RID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_13" name_code="AXI14_RANGE_PROT_BITS_13" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 13. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1272" offset="0x13e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_13" name_code="AXI14_RANGE_WID_CHECK_BITS_13" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 13. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1273" offset="0x13e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="2" name="AXI14_RANGE_PROT_BITS_14" name_code="AXI14_RANGE_PROT_BITS_14" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 14. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_13" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_13. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1274" offset="0x13e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_14" name_code="AXI14_RANGE_WID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_14" name_code="AXI14_RANGE_RID_CHECK_BITS_14" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 14. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1275" offset="0x13ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_14" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_14. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1276" offset="0x13f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="16" name="AXI14_RANGE_RID_CHECK_BITS_15" name_code="AXI14_RANGE_RID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed read IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="2" name="AXI14_RANGE_PROT_BITS_15" name_code="AXI14_RANGE_PROT_BITS_15" type="RW" />
				  <F_Desc Text="Allowed transaction types for port 14 address range 15. Clear to 0 for privileged and secure only, program to 1 for secure (with or without privileged), program to 2 for privileged (with or without secure), or program to 3 for full access. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1277" offset="0x13f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="10" name="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI14_RANGE_RID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_RID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="16" name="AXI14_RANGE_WID_CHECK_BITS_15" name_code="AXI14_RANGE_WID_CHECK_BITS_15" type="RW" />
				  <F_Desc Text="Allowed write IDs for port 14 address range 15. Bit (0) correlates to requestor 0, bit (1) correlates to requestor 1, etc. Set each bit to 1 to enable. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1278" offset="0x13f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" name_code="AXI14_RANGE_WID_CHECK_BITS_ID_LOOKUP_15" type="RW" />
				  <F_Desc Text="Identifies which four ID bits to used to index into AXI.14._RANGE_WID_CHECK_BITS_15. This may only be changed before initialization begins or when the controller is quiescent, there is no data in the port FIFOs, and PORT_ADDR_PROTECTION_EN is low." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1279" offset="0x13fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_0" name_code="CTL_UNUSED_REG_0" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1280" offset="0x1400" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_1" name_code="CTL_UNUSED_REG_1" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1281" offset="0x1404" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_2" name_code="CTL_UNUSED_REG_2" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1282" offset="0x1408" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_3" name_code="CTL_UNUSED_REG_3" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1283" offset="0x140c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_4" name_code="CTL_UNUSED_REG_4" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1284" offset="0x1410" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_5" name_code="CTL_UNUSED_REG_5" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1285" offset="0x1414" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_6" name_code="CTL_UNUSED_REG_6" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1286" offset="0x1418" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_7" name_code="CTL_UNUSED_REG_7" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1287" offset="0x141c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_8" name_code="CTL_UNUSED_REG_8" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1288" offset="0x1420" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_9" name_code="CTL_UNUSED_REG_9" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1289" offset="0x1424" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="CTL_UNUSED_REG_10" name_code="CTL_UNUSED_REG_10" type="RO" />
				  <F_Desc Text="Place_holder for register map preservation" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1290" offset="0x1428" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="DLL_RST_DELAY" name_code="DLL_RST_DELAY" type="RW" />
				  <F_Desc Text="Minimum cycles required for DLL reset signal dll_rst_n to be held. If this signal is not being used by the PHY, this parameter may be ignored." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="MEM_RST_VALID" name_code="MEM_RST_VALID" type="RO" />
				  <F_Desc Text="Register access to mem_rst_valid signal. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="CKE_STATUS" name_code="CKE_STATUS" type="RO" />
				  <F_Desc Text="Register access to cke_status signal. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1291" offset="0x142c" reset_source="Core Domain reset" reset_val="0x6000000" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x6" bit_offset="24" bit_size="7" name="TDFI_PHY_RDLAT" name_code="TDFI_PHY_RDLAT" type="RW_D" />
				  <F_Desc Text="Defines the DFI tPHY_RDLAT timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_rddata_en assertion and a dfi_rddata_valid assertion." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="7" name="UPDATE_ERROR_STATUS" name_code="UPDATE_ERROR_STATUS" type="RO" />
				  <F_Desc Text="Identifies the source of any DFI MC_initiated or PHY_initiated update errors. Value of 1 indicates a timing violation of the associated timing parameter. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="7" name="TDFI_PHY_WRLAT" name_code="TDFI_PHY_WRLAT" type="RO" />
				  <F_Desc Text="Holds the calculated DFI tPHY_WRLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_en assertion. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="8" name="DLL_RST_ADJ_DLY" name_code="DLL_RST_ADJ_DLY" type="RW" />
				  <F_Desc Text="Minimum cycles after setting master delay in DLL until the DLL reset signal dll_rst_n may be asserted. If this signal is not being used by the PHY, this parameter may be ignored." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1292" offset="0x1430" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="16" name="TDFI_CTRLUPD_MIN" name_code="TDFI_CTRLUPD_MIN" type="RW" />
				  <F_Desc Text="Defines the DFI tCTRLUPD_MIN timing parameter (in DFI clocks), the minimum cycles that dfi_ctrlupd_req must be asserted." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="1" name="DRAM_CLK_DISABLE" name_code="DRAM_CLK_DISABLE" type="RW" />
				  <F_Desc Text="Set value for the dfi_dram_clk_disable signal. Bit (0) controls cs0, bit (1) controls cs1, etc. Set each bit to 1 to disable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="7" name="TDFI_RDDATA_EN" name_code="TDFI_RDDATA_EN" type="RO" />
				  <F_Desc Text="Holds the calculated DFI tRDDATA_EN timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_en assertion. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1293" offset="0x1434" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="21" name="TDFI_CTRLUPD_MAX" name_code="TDFI_CTRLUPD_MAX" type="RW" />
				  <F_Desc Text="Defines the DFI tCTRLUPD_MAX timing parameter (in DFI clocks), the maximum cycles that dfi_ctrlupd_req can be asserted. If programmed to a non_zero, a timing violation will cause an interrupt and bit (0) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1294" offset="0x1438" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TDFI_PHYUPD_TYPE0" name_code="TDFI_PHYUPD_TYPE0" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYUPD_TYPE0 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 0. If programmed to a non_zero, a timing violation will cause an interrupt and bit (1) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1295" offset="0x143c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TDFI_PHYUPD_TYPE1" name_code="TDFI_PHYUPD_TYPE1" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYUPD_TYPE1 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 1. If programmed to a non_zero, a timing violation will cause an interrupt and bit (2) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1296" offset="0x1440" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TDFI_PHYUPD_TYPE2" name_code="TDFI_PHYUPD_TYPE2" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYUPD_TYPE2 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 2. If programmed to a non_zero, a timing violation will cause an interrupt and bit (3) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1297" offset="0x1444" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TDFI_PHYUPD_TYPE3" name_code="TDFI_PHYUPD_TYPE3" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYUPD_TYPE3 timing parameter (in DFI clocks), the maximum cycles that dfi_phyupd_req can assert after dfi_phyupd_ack for dfi_phyupd_type 3. If programmed to a non_zero, a timing violation will cause an interrupt and bit (4) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1298" offset="0x1448" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="23" name="TDFI_PHYUPD_RESP" name_code="TDFI_PHYUPD_RESP" type="RW" />
				  <F_Desc Text="Defines the DFI tPHYUPD_RESP timing parameter (in DFI clocks), the maximum cycles between a dfi_phyupd_req assertion and a dfi_phyupd_ack assertion. If programmed to a non_zero, a timing violation will cause an interrupt and bit (5) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1299" offset="0x144c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="TDFI_CTRLUPD_INTERVAL" name_code="TDFI_CTRLUPD_INTERVAL" type="RW" />
				  <F_Desc Text="Defines the DFI tCTRLUPD_INTERVAL timing parameter (in DFI clocks), the maximum cycles between dfi_ctrlupd_req assertions. If programmed to a non_zero, a timing violation will cause an interrupt and bit (6) set in the UPDATE_ERROR_STATUS parameter." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1300" offset="0x1450" reset_source="Core Domain reset" reset_val="0x20000" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="TDFI_DRAM_CLK_DISABLE" name_code="TDFI_DRAM_CLK_DISABLE" type="RW" />
				  <F_Desc Text="Defines the DFI tDRAM_CLK_DISABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clock_disable assertion and the memory clock disable." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x2" bit_offset="16" bit_size="4" name="TDFI_CTRL_DELAY" name_code="TDFI_CTRL_DELAY" type="RW_D" />
				  <F_Desc Text="Defines the DFI tCTRL_DELAY timing parameter (in DFI clocks), the delay between a DFI command change and a memory command." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="7" name="WRLAT_ADJ" name_code="WRLAT_ADJ" type="RW" />
				  <F_Desc Text="Adjustment value for PHY write timing." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="7" name="RDLAT_ADJ" name_code="RDLAT_ADJ" type="RW" />
				  <F_Desc Text="Adjustment value for PHY read timing." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1301" offset="0x1454" reset_source="Core Domain reset" reset_val="0x100" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="7" name="TDFI_WRCSLAT" name_code="TDFI_WRCSLAT" type="RW" />
				  <F_Desc Text="Defines the DFI tPHY_WRCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a write command and a dfi_wrdata_cs_n assertion." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="7" name="TDFI_RDCSLAT" name_code="TDFI_RDCSLAT" type="RW" />
				  <F_Desc Text="Defines the DFI tPHY_RDCSLAT timing parameter (in DFI PHY clocks), the maximum cycles between a read command and a dfi_rddata_cs_n assertion." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x1" bit_offset="8" bit_size="3" name="TDFI_PHY_WRDATA" name_code="TDFI_PHY_WRDATA" type="RW" />
				  <F_Desc Text="Defines the DFI tPHY_WRDATA timing parameter (in DFI PHY clocks), the maximum cycles between a dfi_wrdata_en assertion and a dfi_wrdata signal." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="TDFI_DRAM_CLK_ENABLE" name_code="TDFI_DRAM_CLK_ENABLE" type="RW" />
				  <F_Desc Text="Defines the DFI tDRAM_CLK_ENABLE timing parameter (in DFI clocks), the delay between a dfi_dram_clk_disable de_assertion and the memory clock enable." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1302" offset="0x1458" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="8" name="TDFI_WRDATA_DELAY" name_code="TDFI_WRDATA_DELAY" type="RW" />
				  <F_Desc Text="Defines the tWRDATA_DELAY timing parameter (in DFI PHY clocks), the maximum cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="3" name="TDFI_PARIN_LAT" name_code="TDFI_PARIN_LAT" type="RW" />
				  <F_Desc Text="Defines the DFI tPARIN_LAT timing parameter (in DFI PHY clocks), the maximum cycles between a DFI command and a dfi_parity_in signal assertion." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1303" offset="0x145c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_STATUS_USERIF" name_code="INT_STATUS_USERIF" type="RO" />
				  <F_Desc Text="Status of interrupts in the controller related to ASIC to Controller Interface. READ_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1304" offset="0x1460" reset_source="Core Domain reset" reset_val="0x0" size="32" type="WO">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_ACK_USERIF" name_code="INT_ACK_USERIF" type="WO" />
				  <F_Desc Text="Clear status of the INT_STATUS_USERIF parameter. WRITE_ONLY" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1305" offset="0x1464" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="32" name="INT_MASK_USERIF" name_code="INT_MASK_USERIF" type="RW" />
				  <F_Desc Text="Mask for the controller_int signal from the INT_MASK_USERIF parameter" cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1306" offset="0x1468" reset_source="Core Domain reset" reset_val="0x0" size="32" type="Varies per bit">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI0_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="WRR_PARAM_VALUE_ERR" name_code="WRR_PARAM_VALUE_ERR" type="RO" />
				  <F_Desc Text="Errors/warnings related to the WRR parameters. Bit (0) set indicates invalid port ordering specified, bit (1) set indicates invalid relative priority, bit (2) set indicates invalid priority for paired ports, and bit (3) set indicates invalid ordering for paired ports. READ_ONLY" cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="7" name="WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING" name_code="WEIGHTED_ROUND_ROBIN_WEIGHT_SHARING" type="RW" />
				  <F_Desc Text="Per_port pair shared arbitration for WRR. Bit (0) controls ports 0 and 1, bit (1) controls ports 2 and 3, etc. Set each bit to 1 to link." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="1" name="WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL" name_code="WEIGHTED_ROUND_ROBIN_LATENCY_CONTROL" type="RW" />
				  <F_Desc Text="Free_running or limited WRR latency counters. Set to 1 for free_running." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1307" offset="0x146c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI0_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI0_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI0_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI0_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1308" offset="0x1470" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI0_PORT_ORDERING" name_code="AXI0_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI0_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI0_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 0." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI0_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI0_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1309" offset="0x1474" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI1_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI1_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI0_PRIORITY_RELAX" name_code="AXI0_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 0." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1310" offset="0x1478" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI1_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI1_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI1_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI1_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 1." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1311" offset="0x147c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI1_PORT_ORDERING" name_code="AXI1_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI1_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 1." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI1_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI1_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 1." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1312" offset="0x1480" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI2_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI2_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI1_PRIORITY_RELAX" name_code="AXI1_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 1." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1313" offset="0x1484" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI2_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI2_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI2_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI2_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 2." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1314" offset="0x1488" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI2_PORT_ORDERING" name_code="AXI2_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI2_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 2." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI2_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI2_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 2." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1315" offset="0x148c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI3_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI3_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI2_PRIORITY_RELAX" name_code="AXI2_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 2." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1316" offset="0x1490" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI3_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI3_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI3_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI3_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 3." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1317" offset="0x1494" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI3_PORT_ORDERING" name_code="AXI3_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI3_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 3." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI3_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI3_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 3." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1318" offset="0x1498" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI4_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI4_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI3_PRIORITY_RELAX" name_code="AXI3_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 3." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1319" offset="0x149c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI4_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI4_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI4_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI4_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 4." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1320" offset="0x14a0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI4_PORT_ORDERING" name_code="AXI4_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI4_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 4." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI4_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI4_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 4." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1321" offset="0x14a4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI5_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI5_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI4_PRIORITY_RELAX" name_code="AXI4_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 4." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1322" offset="0x14a8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI5_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI5_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI5_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI5_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 5." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1323" offset="0x14ac" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI5_PORT_ORDERING" name_code="AXI5_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI5_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 5." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI5_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI5_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 5." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1324" offset="0x14b0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI6_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI6_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI5_PRIORITY_RELAX" name_code="AXI5_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 5." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1325" offset="0x14b4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI6_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI6_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI6_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI6_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 6." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1326" offset="0x14b8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI6_PORT_ORDERING" name_code="AXI6_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI6_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 6." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI6_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI6_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 6." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1327" offset="0x14bc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI7_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI7_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI6_PRIORITY_RELAX" name_code="AXI6_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 6." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1328" offset="0x14c0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI7_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI7_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI7_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI7_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 7." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1329" offset="0x14c4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI7_PORT_ORDERING" name_code="AXI7_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI7_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 7." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI7_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI7_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 7." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1330" offset="0x14c8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI8_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI8_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI7_PRIORITY_RELAX" name_code="AXI7_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 7." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1331" offset="0x14cc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI8_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI8_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI8_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI8_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 8." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1332" offset="0x14d0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI8_PORT_ORDERING" name_code="AXI8_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI8_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 8." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI8_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI8_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 8." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1333" offset="0x14d4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI9_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI9_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI8_PRIORITY_RELAX" name_code="AXI8_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 8." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1334" offset="0x14d8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI9_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI9_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI9_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI9_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 9." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1335" offset="0x14dc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI9_PORT_ORDERING" name_code="AXI9_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI9_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 9." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI9_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI9_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 9." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1336" offset="0x14e0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI10_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI10_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI9_PRIORITY_RELAX" name_code="AXI9_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 9." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1337" offset="0x14e4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI10_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI10_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI10_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI10_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 10." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1338" offset="0x14e8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI10_PORT_ORDERING" name_code="AXI10_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI10_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 10." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI10_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI10_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 10." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1339" offset="0x14ec" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI11_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI11_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI10_PRIORITY_RELAX" name_code="AXI10_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 10." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1340" offset="0x14f0" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI11_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI11_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI11_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI11_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 11." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1341" offset="0x14f4" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI11_PORT_ORDERING" name_code="AXI11_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI11_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 11." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI11_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI11_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 11." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1342" offset="0x14f8" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI12_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI12_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI11_PRIORITY_RELAX" name_code="AXI11_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 11." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1343" offset="0x14fc" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI12_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI12_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI12_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI12_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 12." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1344" offset="0x1500" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI12_PORT_ORDERING" name_code="AXI12_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI12_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 12." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI12_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI12_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 12." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1345" offset="0x1504" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI13_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI13_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI12_PRIORITY_RELAX" name_code="AXI12_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 12." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1346" offset="0x1508" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI13_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI13_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI13_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI13_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 13." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1347" offset="0x150c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI13_PORT_ORDERING" name_code="AXI13_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI13_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 13." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI13_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI13_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 13." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1348" offset="0x1510" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI14_PRIORITY1_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY1_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 1 commands from port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI14_PRIORITY0_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY0_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 0 commands from port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI13_PRIORITY_RELAX" name_code="AXI13_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 13." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1349" offset="0x1514" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="24" bit_size="4" name="AXI14_PRIORITY5_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY5_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 5 commands from port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI14_PRIORITY4_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY4_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 4 commands from port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI14_PRIORITY3_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY3_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 3 commands from port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI14_PRIORITY2_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY2_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 2 commands from port 14." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1350" offset="0x1518" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="16" bit_size="4" name="AXI14_PORT_ORDERING" name_code="AXI14_PORT_ORDERING" type="RW" />
				  <F_Desc Text="Reassigned port order for port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="8" bit_size="4" name="AXI14_PRIORITY7_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY7_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 7 commands from port 14." cond="nc,nc,nc,nc,nc" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="4" name="AXI14_PRIORITY6_RELATIVE_PRIORITY" name_code="AXI14_PRIORITY6_RELATIVE_PRIORITY" type="RW" />
				  <F_Desc Text="Relative priority of priority 6 commands from port 14." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
		   <REGISTER cond="nc,nc,nc,nc,nc" multiple="1" name="MC_CTL_1351" offset="0x151c" reset_source="Core Domain reset" reset_val="0x0" size="32" type="RW">
			 <R_Desc_1 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_2 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_3 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			 <R_Desc_4 Cond="Hide,nc,nc,nc,nc" Desc_Text="" Header="No" Pgf="Body" />
			   <FIELD Initial_V="0x0" bit_offset="0" bit_size="10" name="AXI14_PRIORITY_RELAX" name_code="AXI14_PRIORITY_RELAX" type="RW" />
				  <F_Desc Text="Counter value to trigger priority relax on port 14." cond="nc,nc,nc,nc,nc" />
		  </REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0859000" name="DES" power_domain="VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="Key 0 Register (DES_KEY_0)" name="DES_KEY_0" offset="0x208" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DES Key 0" name="DES_KEY_0" />
		</REGISTER>
		<REGISTER des="Key 1 Register (DES_KEY_1)" name="DES_KEY_1" offset="0x20C" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DES Key 1" name="DES_KEY_1" />
		</REGISTER>
		<REGISTER des="Key 2 Register (DES_KEY_2)" name="DES_KEY_2" offset="0x210" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DES Key 2" name="DES_KEY_2" />
		</REGISTER>
		<REGISTER des="Key 3 Register (DES_KEY_3)" name="DES_KEY_3" offset="0x214" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DES Key 3" name="DES_KEY_3" />
		</REGISTER>
		<REGISTER des="Key 4 Register (DES_KEY_4)" name="DES_KEY_4" offset="0x218" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DES Key 4" name="DES_KEY_4" />
		</REGISTER>
		<REGISTER des="Key 5 Register (DES_KEY_5)" name="DES_KEY_5" offset="0x21C" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DES Key 5" name="DES_KEY_5" />
		</REGISTER>
		<REGISTER des="DES_CONTROL_0 Register (DESCTRL0)" name="DESCTRL0" offset="0x220" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="Encrypt" name="ENC" />
		  <FIELD bit_offset="1" bit_size="2" des="Key Length" name="KEY_LEN" />
		  <FIELD bit_offset="3" bit_size="2" des="Mode" name="MODE" />
		</REGISTER>
		<REGISTER des="DES_CONTROL_1 Register (DESCTRL1)" name="DESCTRL1" offset="0x224" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Dummy Field" name="DUMMY" />
		</REGISTER>
		<REGISTER des="DES_IV_0 Register (DES_IV_0)" name="DES_IV_0" offset="0x228" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Initialization Vector 0" name="DES_IV_0" />
		</REGISTER>
		<REGISTER des="DES_IV_1 Register (DES_IV_1)" name="DES_IV_1" offset="0x22C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Initialization Vector 1" name="DES_IV_1" />
		</REGISTER>
		<REGISTER des="DES_VERSION Register (DES_VERSION)" name="DES_VERSION" offset="0x230" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Fixes" name="FIXES" />
		  <FIELD bit_offset="8" bit_size="4" des="Minor Version Number" name="MINOR_VERSION_NUMBERS" />
		  <FIELD bit_offset="12" bit_size="4" des="Major Version Number" name="MAJOR_VERSION_NUMBERS" />
		</REGISTER>
		<REGISTER des="DES_DIN_HOST_DATA0 Register (DES_DIN_HOST_DATA0)" name="DES_DIN_HOST_DATA0" offset="0x250" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Data 0 Input" name="DES_DIN_DATA0" />
		</REGISTER>
		<REGISTER des="DES_DIN_HOST_DATA1 Register (DES_DIN_HOST_DATA1)" name="DES_DIN_HOST_DATA1" offset="0x254" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Data 1 Input" name="DES_DIN_DATA1" />
		</REGISTER>
		<REGISTER des="DES_DOUT_HOST_DATA0 Register (DES_DOUT_HOST_DATA0)" name="DES_DOUT_HOST_DATA0" offset="0x260" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Data 0 Output" name="DES_DOUT_DATA0" />
		</REGISTER>
		<REGISTER des="DES_DOUT_HOST_DATA1 Register (DES_DOUT_HOST_DATA1)" name="DES_DOUT_HOST_DATA1" offset="0x264" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Data 1 Output" name="DES_DOUT_DATA1" />
		</REGISTER>
		<REGISTER des="DES_BUSY Register (DES_BUSY)" name="DES_BUSY" offset="0x270" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="DES Busy" name="DES_BUSY" />
		</REGISTER>
		<REGISTER des="DES_SW_RESET Register (DES_SW_RESET)" name="DES_SW_RESET" offset="0x280" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="DES Software Reset" name="DES_SW_RESET" />
		</REGISTER>
		<REGISTER des="DES FIFO Data Register (DES_FIFO_DATA)" name="DES_FIFO_DATA" offset="0x300" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="DES FIFO Data" name="DES_FIFO_DATA" />
		</REGISTER>
		<REGISTER des="DES FIFO Status Register (DES_FIFO_STATUS)" name="DES_FIFO_STATUS" offset="0x400" reset_val="0x0000000A" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Data In FIFO Full" name="DIN_FIFO_FULL" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Data In FIFO Empty" name="DIN_FIFO_EMPTY" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Data Out FIFO Full" name="DOUT_FIFO_FULL" type="RO" />
		  <FIELD bit_offset="3" bit_size="1" des="Data Out FIFO Empty" name="DOUT_FIFO_EMPTY" type="RO" />
		  <FIELD bit_offset="4" bit_size="1" des="Data In FIFO Underflow" name="DIN_FIFO_OVERFLOW" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Data Out FIFO Underflow" name="DOUT_FIFO_UNDERFLOW" type="RW1C" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex-A35" data_cache="" family="RISC-ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
		<MODULE_CORE_MEM base_address="0xF0820000" name="ECE" power_domain="VSB11" reset_source="VSB Power-Up reset | Core Domain reset" version="1">
		<REGISTER des="ECE DDA Control Register (DDA_CTRL)" name="DDA_CTRL" offset="0x0000" reset_val="0x00000020" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="1" des="ECE Enable" name="ECEEN" />
			<FIELD bit_offset="8" bit_size="1" des="Interrupt Enable for Rectangle Compressed Data Ready Event" name="INTEN" />
			<FIELD bit_offset="9" bit_size="1" des="DDA FIFO Not Full Interrupt Enable" name="FIFO_NF_IE" />
			<FIELD bit_offset="10" bit_size="1" des="All Rectangles Compressed Interrupt Enable" name="ACDRDY_IE" />
		</REGISTER>
		<REGISTER des="ECE DDA Status Register (DDA_STS)" name="DDA_STS" offset="0x0004" reset_val="0x00000200" size="32">
			<FIELD bit_offset="0" bit_size="3" des="FIFO Import Status" name="FIFOSTSI" type="RO" />
			<FIELD bit_offset="4" bit_size="3" des="FIFO Export Status" name="FIFOSTSE" type="RO" />
			<FIELD bit_offset="8" bit_size="1" des="Rectangle Compressed Data Ready in DDR Memory" name="CDREADY" type="RW1C" />
			<FIELD bit_offset="9" bit_size="1" des="FIFO Not Full" name="FIFO_NF" type="RO" />
			<FIELD bit_offset="10" bit_size="1" des="All Rectangles Compressed Status" name="ACDRDY" type="RW1C" />
		</REGISTER>
		<REGISTER des="ECE Raw Data Frame Buffer Base Address Register (FBR_BA)" name="FBR_BA" offset="0x0008" reset_val="0x00000000" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="32" des="Raw Data Frame Buffer Base Address" name="FBRBA" />
		</REGISTER>
		<REGISTER des="ECE Encoded Data Base Address Register (ED_BA)" name="ED_BA" offset="0x000C" reset_val="0x00000000" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="32" des="Encoded Data Base Address" name="EDBA" />
		</REGISTER>
		<REGISTER des="ECE Rectangle Offset FIFO Register (RECT_XY)" name="RECT_XY" offset="0x0010" reset_val="0x00000000" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="23" des="Offset of Left Top Corner of Rectangle Inside Frame Buffer in Bytes" name="RECTXY" />
		</REGISTER>
		<REGISTER des="ECE Rectangle Dimensions FIFO Register (RECT_DIMEN)" name="RECT_DIMEN" offset="0x0014" reset_val="0x00000000" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="11" des="Width of Rectangle" name="WR" />
			<FIELD bit_offset="11" bit_size="4" des="Width of Last Tile in Rectangle" name="WLTR" />
			<FIELD bit_offset="16" bit_size="11" des="Height of Rectangle" name="HR" />
			<FIELD bit_offset="27" bit_size="4" des="Height of Last Tile in Rectangle" name="HLTR" />
		</REGISTER>
		<REGISTER des="ECE Encoder Control Register (HEX_CTRL)" name="HEX_CTRL" offset="0x0040" reset_val="0x00000C10" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="1" des="Encoding Disable" name="ENCDIS" />
			<FIELD bit_offset="8" bit_size="5" des="Encoding Gap Between Rectangles" name="ENC_GAP" />
		</REGISTER>
		<REGISTER des="ECE Offset of Compressed Rectangle (HEX_RECT_OFFSET)" name="HEX_RECT_OFFSET" offset="0x0048" reset_val="0x00000000" size="32" type="RW">
			<FIELD bit_offset="0" bit_size="23" des="Offset of Compressed Rectangle" name="OFFSET" />
		</REGISTER>
		</MODULE_CORE_MEM>
		</MODULES>
	</CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xFB000000, 0xFB002000, 0xC0000000, 0xFB001000" multiple="4" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="SPI" power_domain="VSB11" reset_source="Core Domain reset" version="0x41">
		<REGISTER des="FIU Direct Read Configuration Register (FIU_DRD_CFG) " name="FIU_DRD_CFG" offset="0x00" reset_val="FIU0=0300100B	  FIU1=0300100B	  FIU3=0300100B	  FIUX=0300230B" size="32">
		  <FIELD bit_offset="0" bit_size="8" des="Read Command" name="RDCMD" type="RW" />
		  <FIELD bit_offset="8" bit_size="2" des="Access Type" name="ACCTYPE" type="RW" />
		  <FIELD bit_offset="12" bit_size="4" des="Dummy Bytes Wait" name="DBW" type="RW" />
		  <FIELD bit_offset="16" bit_size="2" des="Address Size" name="ADDSIZ" type="RW" />
		  <FIELD bit_offset="24" bit_size="2" des="Read Burst" name="R_BURST" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock" name="LCK" type="RW1S" />
		</REGISTER>
		<REGISTER des="FIU Direct Write Configuration Register (FIU_DWR_CFG) " name="FIU_DWR_CFG" offset="0x04" reset_val="0x03000002" size="32">
		  <FIELD bit_offset="0" bit_size="8" des="Write Command" name="WRCMD" type="RW" />
		  <FIELD bit_offset="8" bit_size="2" des="Data Bits per Clock" name="DBPCK" type="RW" />
		  <FIELD bit_offset="10" bit_size="2" des="Address Bits per Clock" name="ABPCK" type="RW" />
		  <FIELD bit_offset="16" bit_size="2" des="Address Size" name="ADDSIZ" type="RW" />
		  <FIELD bit_offset="24" bit_size="2" des="Write Burst" name="W_BURST" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock" name="LCK" type="RW1S" />
		</REGISTER>
		<REGISTER des="FIU UMA Configuration Register (FIU_UMA_CFG) " name="FIU_UMA_CFG" offset="0x08" reset_val="0x00000400" size="32">
		  <FIELD bit_offset="0" bit_size="2" des="Command Bits per Clock" name="CMBPCK" type="RW" />
		  <FIELD bit_offset="2" bit_size="2" des="Address Bits per Clock" name="ADBPCK" type="RW" />
		  <FIELD bit_offset="4" bit_size="2" des="Write Data Bits per Clock" name="WDBPCK" type="RW" />
		  <FIELD bit_offset="6" bit_size="2" des="Dummy Byte Bits per Clock" name="DBPCK" type="RW" />
		  <FIELD bit_offset="8" bit_size="2" des="Read Data Bits per Clock" name="RDBPCK" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="Command Size" name="CMDSIZ" type="RW" />
		  <FIELD bit_offset="11" bit_size="3" des="Address Size" name="ADDSIZ" type="RW" />
		  <FIELD bit_offset="16" bit_size="5" des="Write Data Size" name="WDATSIZ" type="RW" />
		  <FIELD bit_offset="21" bit_size="3" des="Dummy Byte Size" name="DBSIZ" type="RW" />
		  <FIELD bit_offset="24" bit_size="5" des="Read Data Size" name="RDATSIZ" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="Command Mode Lock" name="CMMLCK" type="RW1S" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock" name="LCK" type="RW1S" />
		</REGISTER>
		<REGISTER des="FIU UMA Control and Status Register (FIU_UMA_CTS) " name="FIU_UMA_CTS" offset="0x0C" reset_val="0x00010000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Operation Execute/Done" name="EXEC_DONE" type="RW1S" />
		  <FIELD bit_offset="8" bit_size="2" des="Device Number" name="DEV_NUM" type="RW" />
		  <FIELD bit_offset="16" bit_size="1" des="Software_Controlled Chip Select" name="SW_CS" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="UMA Ready Status" name="RDYST" type="RW1C" />
		  <FIELD bit_offset="25" bit_size="1" des="UMA Ready Interrupt Enable" name="RDYIE" type="RW" />
		</REGISTER>
		<REGISTER des="FIU UMA Command Register (FIU_UMA_CMD) " name="FIU_UMA_CMD" offset="0x10" reset_val="0000000B" size="32">
		  <FIELD bit_offset="0" bit_size="8" des="Command Byte" name="CMD" type="RW" />
		  <FIELD bit_offset="8" bit_size="8" des="First Dummy Byte" name="DUM1" type="RW" />
		  <FIELD bit_offset="16" bit_size="8" des="Second Dummy Byte" name="DUM2" type="RW" />
		  <FIELD bit_offset="24" bit_size="8" des="Third Dummy Byte" name="DUM3" type="RW" />
		</REGISTER>
		<REGISTER des="FIU UMA Address Register (FIU_UMA_ADDR) " name="FIU_UMA_ADDR" offset="0x14" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="32" des="UMA Address" name="UMA_ADDR" type="RW" />
		</REGISTER>
		<REGISTER des="FIU UMA Write Data Bytes 0_3 Register (FIU_UMA_DW0) " name="FIU_UMA_DW0" offset="0x20" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Write Byte 0" name="WB0" />
		  <FIELD bit_offset="8" bit_size="8" des="Write Byte 1" name="WB1" />
		  <FIELD bit_offset="16" bit_size="8" des="Write Byte 2" name="WB2" />
		  <FIELD bit_offset="24" bit_size="8" des="Write Byte 3" name="WB3" />
		</REGISTER>
		<REGISTER des="FIU UMA Write Data Bytes 4_7 Register (FIU_UMA_DW1) " name="FIU_UMA_DW1" offset="0x24" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Write Byte 4" name="WB4" />
		  <FIELD bit_offset="8" bit_size="8" des="Write Byte 5" name="WB5" />
		  <FIELD bit_offset="16" bit_size="8" des="Write Byte 6" name="WB6" />
		  <FIELD bit_offset="24" bit_size="8" des="Write Byte 7" name="WB7" />
		</REGISTER>
		<REGISTER des="FIU UMA Write Data Bytes 8_11 Register (FIU_UMA_DW2) " name="FIU_UMA_DW2" offset="0x28" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Write Byte 8" name="WB8" />
		  <FIELD bit_offset="8" bit_size="8" des="Write Byte 9" name="WB9" />
		  <FIELD bit_offset="16" bit_size="8" des="Write Byte 10" name="WB10" />
		  <FIELD bit_offset="24" bit_size="8" des="Write Byte 11" name="WB11" />
		</REGISTER>
		<REGISTER des="FIU UMA Write Data Bytes 12_15 Register (FIU_UMA_DW3) " name="FIU_UMA_DW3" offset="0x2C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Write Byte 12" name="WB12" />
		  <FIELD bit_offset="8" bit_size="8" des="Write Byte 13" name="WB13" />
		  <FIELD bit_offset="16" bit_size="8" des="Write Byte 14" name="WB14" />
		  <FIELD bit_offset="24" bit_size="8" des="Write Byte 15" name="WB15" />
		</REGISTER>
		<REGISTER des="FIU UMA Read Data Bytes 0_3 Register (FIU_UMA_DR0) " name="FIU_UMA_DR0" offset="0x30" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Read Byte 0" name="RB0" />
		  <FIELD bit_offset="8" bit_size="8" des="Read Byte 1" name="RB1" />
		  <FIELD bit_offset="16" bit_size="8" des="Read Byte 2" name="RB2" />
		  <FIELD bit_offset="24" bit_size="8" des="Read Byte 3" name="RB3" />
		</REGISTER>
		<REGISTER des="FIU UMA Read Data Bytes 4_7 Register (FIU_UMA_DR1) " name="FIU_UMA_DR1" offset="0x34" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Read Byte 4" name="RB12" />
		  <FIELD bit_offset="8" bit_size="8" des="Read Byte 5" name="RB13" />
		  <FIELD bit_offset="16" bit_size="8" des="Read Byte 6" name="RB14" />
		  <FIELD bit_offset="24" bit_size="8" des="Read Byte 7" name="RB15" />
		</REGISTER>
		<REGISTER des="FIU UMA Read Data Bytes 8_11 Register (FIU_UMA_DR2) " name="FIU_UMA_DR2" offset="0x38" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Read Byte 8" name="RB12" />
		  <FIELD bit_offset="8" bit_size="8" des="Read Byte 9" name="RB13" />
		  <FIELD bit_offset="16" bit_size="8" des="Read Byte 10" name="RB14" />
		  <FIELD bit_offset="24" bit_size="8" des="Read Byte 11" name="RB15" />
		</REGISTER>
		<REGISTER des="FIU UMA Read Data Bytes 12_15 Register (FIU_UMA_DR3) " name="FIU_UMA_DR3" offset="0x3C" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Read Byte 12" name="RB12" />
		  <FIELD bit_offset="8" bit_size="8" des="Read Byte 13" name="RB13" />
		  <FIELD bit_offset="16" bit_size="8" des="Read Byte 14" name="RB14" />
		  <FIELD bit_offset="24" bit_size="8" des="Read Byte 15" name="RB15" />
		</REGISTER>
		<REGISTER des="FIU Protection Configuration Register (FIU_PRT_CFG) " name="FIU_PRT_CFG" offset="0x18" reset_val="0x00000400" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Force Chip Select 0" name="FCS0" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Force Chip Select 0 Lock" name="FCS0_LCK" type="RW1S" />
		  <FIELD bit_offset="2" bit_size="1" des="Force Chip Select 1" name="FCS1" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Force Chip Select 1 Lock" name="FCS1_LCK" type="RW1S" />
		  <FIELD bit_offset="4" bit_size="1" des="Other Commands Allowed" name="OCALWD" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Force IO2 Level" name="FIO2_LVL" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Force IO2 Enable and Lock" name="FIO2_ENLCK" type="RW1S" />
		  <FIELD bit_offset="8" bit_size="3" des="Device Size" name="DEVSIZ" type="RW" />
		  <FIELD bit_offset="28" bit_size="1" des="Protection Violation Interrupt Enable" name="PVIE" type="RW" />
		  <FIELD bit_offset="29" bit_size="1" des="Protection Violation Encountered" name="PVE" type="RW1C" />
		  <FIELD bit_offset="30" bit_size="1" des="Protection Enable" name="PEN" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock" name="LCK" type="RW1S" />
		</REGISTER>
		<REGISTER des="FIU Protection Command Register (FIU_PRT_CMD0_13) " multiple="14" name="FIU_PRT_CMD0_13" offset="0x40, 0x44, 0x48, 0x4C, 0x50, 0x54, 0x58, 0x5C, 0x60, 0x64, 0x68, 0x6C, 0x70, 0x74" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Command A" name="CMDA" />
		  <FIELD bit_offset="8" bit_size="2" des="Forbid Command A" name="FRBDCA" />
		  <FIELD bit_offset="10" bit_size="1" des="Address Size for Limiting Command A" name="ADDSZA" />
		  <FIELD bit_offset="11" bit_size="2" des="Command Bits per Clock A" name="CMBPCKA" />
		  <FIELD bit_offset="13" bit_size="2" des="Address Bits per Clock A" name="ADBPCKA" />
		  <FIELD bit_offset="15" bit_size="1" des="Address Range Select A" name="ADRNGSELA" />
		  <FIELD bit_offset="16" bit_size="8" des="Command B" name="CMDB" />
		  <FIELD bit_offset="24" bit_size="2" des="Forbid Command B" name="FRBDCB" />
		  <FIELD bit_offset="26" bit_size="1" des="Address Size for limiting command B" name="ADDSZB" />
		  <FIELD bit_offset="27" bit_size="2" des="Command B Bits per Clock" name="CMBPCKB" />
		  <FIELD bit_offset="29" bit_size="2" des="Address B Bits per Clock" name="ADBPCKB" />
		  <FIELD bit_offset="31" bit_size="1" des="Address Range Select B" name="ADRNGSELB" />
		</REGISTER>
		<REGISTER des="FIU Protection Range Register m (FIU_PRT_RANG0_3) (added in ARBEL)" multiple="4" name="FIU_PRT_RANG0_3" offset="0x80, 0x84, 0x88, 0x8C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="13" des="Range m Start Address" name="STRTRANGM" />
		  <FIELD bit_offset="13" bit_size="2" des="Chip Select Range Usage" name="CSUSE" />
		  <FIELD bit_offset="16" bit_size="13" des="Range m Last Address" name="LASTRANGM" />
		</REGISTER>
		<REGISTER des="FIU Configuration Register (FIU_CFG) " name="FIU_CFG" offset="0x78" reset_val="FIU0=0000000B	  FIU1=0000000A(AddedinARBEL)	FIU3=0000000B	FIUX=0000000A" size="32" type="Varies">
		  <FIELD bit_offset="0" bit_size="1" des="INCR as Singles" name="INCRSING" type="RW" />
		  <FIELD bit_offset="1" bit_size="3" des="SPI Chip Select, Inactive Time" name="SPI_CS_INACT" type="RW" />
		  <FIELD bit_offset="4" bit_size="4" des="Address bit Inverse Select" name="ADDR_INV_SEL" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="Address bit Inverse Select Lock" name="AISLK" type="RW1S" />
		  <FIELD bit_offset="31" bit_size="1" des="Enables FIU FIX for long bursts" name="FIU_FIX" type="RW" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0210000, 0xF0211000, 0xF0212000, 0xF0213000" multiple="4" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="FLM" power_domain="VSB11" reset_source="Core Domain Reset" version="0x2">
		<REGISTER des="FLM Configuration Register (FLM_CFG) " name="FLM_CFG" offset="0x000" reset_val="0x00000003" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Device Size" name="DEVSIZ" />
		  <FIELD bit_offset="3" bit_size="1" des="Extra Bits Check Disable" name="EBCHKDIS" />
		  <FIELD bit_offset="29" bit_size="1" des="Alias Flash Access Above Range" name="ALIAS" />
		  <FIELD bit_offset="30" bit_size="2" des="Flash Read Clock Select" name="RD_CK_SEL" />
		</REGISTER>
		<REGISTER des="FLM Status Register (FLM_STAT) " name="FLM_STAT" offset="0x004" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Rejection Event" name="RJ_EV" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="FMnCSI Active Low Event" name="CSI_EV" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="Transaction Counter Event" name="TCR_EV" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="3" des="Rejection Type 1" name="RJ_TP1" type="RO" />
		  <FIELD bit_offset="7" bit_size="3" des="Rejection Type 2" name="RJ_TP2" type="RO" />
		  <FIELD bit_offset="16" bit_size="16" des="Rejection Number" name="RJ_NO" type="RO" />
		</REGISTER>
		<REGISTER des="FLM LOG Register 1_2 (FLM_LOG1_2) " multiple="2" name="FLM_LOG1_2" offset="0x008, 0x00C" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="24" des="Rejection Address" name="RJ_ADDR" />
		  <FIELD bit_offset="24" bit_size="8" des="Rejection Command Byte" name="RJ_CMD" />
		</REGISTER>
		<REGISTER des="FLM Interrupt Enable Register (FLM_IE) " name="FLM_IE" offset="0x010" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="RJ_EV Interrupt Enable" name="RJ_IE" />
		  <FIELD bit_offset="1" bit_size="1" des="CSI_EV Interrupt Enable" name="CSI_IE" />
		  <FIELD bit_offset="3" bit_size="1" des="TCR_EV Interrupt Enable" name="TCR_IE" />
		</REGISTER>
		<REGISTER des="FLM Control Register (FLM_CTL) " name="FLM_CTL" offset="0x014" reset_val="0x0000A901" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Ready" name="RDY" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Change and Update Configuration Parameters" name="CHANGE" type="WO" />
		  <FIELD bit_offset="8" bit_size="8" des="Reversible Lock" name="RLCK" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="Module Enable" name="MEN" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="Lock" name="LCK" type="RW1S" />
		</REGISTER>
		<REGISTER des="FLM Range Register 0_7 (FLM_RANG0_7)" multiple="8" name="FLM_RANG0_7" offset="0x020, 0x024, 0x028, 0x02C, 0x030, 0x034, 0x038, 0x03C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Range m Start Address" name="STRTRANGM" />
		  <FIELD bit_offset="16" bit_size="16" des="Range m Last Address" name="LASTRANGM" />
		</REGISTER>
		<REGISTER des="FLM Command Enable (FLM_CMDEN)" name="FLM_CMDEN" offset="0x060" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Command Enable" name="CMEN" />
		</REGISTER>
		<REGISTER des="FLM Command Byte Enable (FLM_CMBEN)" name="FLM_CMBEN" offset="0x064" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Command Enable" name="CMEN" />
		</REGISTER>
		<REGISTER des="FLM Command Data Verify Enable (FLM_CDVEN)" name="FLM_CDVEN" offset="0x068" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Command Data Verify Enable" name="CDEN" />
		</REGISTER>
		<REGISTER des="FLM Command Register 0_31 (FLM_CMD0_31) " multiple="32" name="FLM_CMD0_31" offset="0x080, 0x084, 0x088, 0x08C, 0x090, 0x094, 0x098, 0x09C, 0x0A0, 0x0A4, 0x0A8, 0x0AC, 0x0B0, 0x0B4, 0x0B0, 0x0B4, 0x0C8, 0x0CC, 0x0C0, 0x0C4, 0x0D8, 0x0DC, 0x0D0, 0x0D4, 0x0E0, 0x0E4, 0x0E8, 0x0EC, 0x0F0, 0x0F4, 0x0F8, 0x0FC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Command Byte" name="CMD" />
		  <FIELD bit_offset="11" bit_size="1" des="Address Size for Limiting Command" name="ADDSZ" />
		  <FIELD bit_offset="12" bit_size="2" des="Data Bits per Clock" name="DATBPCK" />
		  <FIELD bit_offset="14" bit_size="2" des="Address Bits per Clock" name="ADBPCK" />
		  <FIELD bit_offset="16" bit_size="2" des="Dummy Bits per Clock" name="DUMBPCK" />
		  <FIELD bit_offset="18" bit_size="2" des="Dummy Bytes" name="DUMB" />
		  <FIELD bit_offset="20" bit_size="1" des="Command Limited Address Range" name="CLAR" />
		  <FIELD bit_offset="21" bit_size="1" des="Flash Read" name="FREAD" />
		  <FIELD bit_offset="24" bit_size="8" des="Command Address Range Select" name="CARSEL" />
		</REGISTER>
		<REGISTER des="FLM Command Qualifier Register 0_3 (FLM_CQ0_3) " multiple="4" name="FLM_CQ0_3" offset="0x1C0, 0x1C4, 0x1C8, 0x1CC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Qualifier Compare Mask" name="QMASK" />
		  <FIELD bit_offset="8" bit_size="8" des="Qualifier Compare Value" name="QVAL" />
		  <FIELD bit_offset="16" bit_size="4" des="Qualifier Compare Byte Index" name="QBYTE" />
		  <FIELD bit_offset="20" bit_size="1" des="Qualifier Compare Polarity" name="QPOL" />
		  <FIELD bit_offset="24" bit_size="8" des="Qualifier Enable" name="QEN" />
		</REGISTER>
		<REGISTER des="FLM Command Byte Register 0_31 (FLM_CMB0_31) " multiple="32" name="FLM_CMB0_31" offset="0x280, 0x284, 0x288, 0x28C, 0x290, 0x294, 0x298, 0x29C, 0x2A0, 0x2A4, 0x2A8, 0x2AC, 0x2B0, 0x2B4, 0x2B0, 0x2B4, 0x2C8, 0x2CC, 0x2C0, 0x2C4, 0x2D8, 0x2DC, 0x2D0, 0x2D4, 0x2E0, 0x2E4, 0x2E8, 0x2EC, 0x2F0, 0x2F4, 0x2F8, 0x2FC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Command Byte" name="CMD" />
		</REGISTER>
		<REGISTER des="FLM Delay Line Control Register (FLM_DLL) " name="FLM_DLL" offset="0x300" reset_val="0x80100080" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Start Tuning State Machine" name="START_TUNE" type="WO" />
		  <FIELD bit_offset="1" bit_size="1" des="State Machine Busy" name="SM_BUSY" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Delay line Select Status" name="DL_SEL_ST" type="RO" />
		  <FIELD bit_offset="3" bit_size="1" des="Use Delay Line" name="USE_DL" type="WO" />
		  <FIELD bit_offset="4" bit_size="1" des="Counter Reset" name="CNT_RST" type="RW" />
		  <FIELD bit_offset="5" bit_size="3" des="Select Divide" name="SEL_DIVIDE" type="RW" />
		  <FIELD bit_offset="8" bit_size="8" des="Resulted count" name="RESULT_COUNT" type="RO" />
		  <FIELD bit_offset="16" bit_size="8" des="Tuning Time" name="TUNE_TIME" type="RW" />
		  <FIELD bit_offset="24" bit_size="8" des="Delay Select" name="DELAY_SEL" type="RW" />
		</REGISTER>
		<REGISTER des="FDM Control and Configuration Register (FDM_CTL) " name="FDM_CTL" offset="0x400" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="VERR_EV Interrupt Enable" name="VERR_IE" />
		  <FIELD bit_offset="1" bit_size="1" des="RMOR_EV Interrupt Enable" name="RMOR_IE" />
		  <FIELD bit_offset="2" bit_size="1" des="RMBE_EV Interrupt Enable" name="RMBE_IE" />
		  <FIELD bit_offset="3" bit_size="1" des="FOV_EV Interrupt Enable" name="FOV_IE" />
		  <FIELD bit_offset="4" bit_size="1" des="FLV_EV Interrupt Enable" name="FLV_IE" />
		  <FIELD bit_offset="5" bit_size="1" des="FNE_EV Interrupt Enable" name="FNE_IE" />
		  <FIELD bit_offset="8" bit_size="12" des="FIFO Level Threshold" name="FLV_TH" />
		  <FIELD bit_offset="30" bit_size="1" des="FDM Data Verification Enable" name="DEN" />
		  <FIELD bit_offset="31" bit_size="1" des="FDM Lock" name="DLCK" type="RW1S" />
		</REGISTER>
		<REGISTER des="FDM Status Register (FDM_STAT) " name="FDM_STAT" offset="0x404" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Data Verification Error Event" name="VERR_EV" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="Reference Memory Out Of Range Event" name="RMOR_EV" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Reference Memory Access Error Event" name="RMBE_EV" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="FIFO Overflow Event" name="FOV_EV" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="1" des="FIFO Level Event" name="FLV_EV" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="FIFO Not Empty Event" name="FNE_EV" type="RW1C" />
		  <FIELD bit_offset="8" bit_size="13" des="FIFO Level" name="FLVL" type="RO" />
		  <FIELD bit_offset="24" bit_size="8" des="Verification Error Number" name="VERR_NO" type="RO" />
		</REGISTER>
		<REGISTER des="FDM Verification Error Log (FDM_LOG)" name="FDM_LOG" offset="0x408" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Verification Error Data Byte Log" name="VERRD" />
		  <FIELD bit_offset="8" bit_size="24" des="Verification Error Address Log" name="VERRA" />
		</REGISTER>
		<REGISTER des="FDM SPI Memory Base Address (FDM_SBASE)" name="FDM_SBASE" offset="0x410" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="28" des="SPI Memory Base Address" name="SBASE" />
		</REGISTER>
		<REGISTER des="FDM Reference Memory Base Address (FDM_RBASE)" name="FDM_RBASE" offset="0x414" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Reference Memory Base Address" name="RBASE" />
		</REGISTER>
		<REGISTER des="FDM Reference Memory Size (FDM_RSIZE)" name="FDM_RSIZE" offset="0x418" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="28" des="Reference Memory Size" name="RSIZE" />
		</REGISTER>
		<REGISTER des="FDM Capabilities (FDM_CAP)" name="FDM_CAP" offset="0x41C" reset_val="0xAcc | 0xdingtodesigndecision" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="4" des="FLM FIFO SIZE" name="FDM_FSZ" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex_A35" data_cache="" family="RISC_ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0189000" name="FUSE" power_domain="VSB11" version="0x4">
		<REGISTER des="Fuse Array Status Register (FST)" name="FST" offset="0x00" reset_source="Core Domain Reset" reset_val="0x00000001" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Ready" name="RDY" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Ready Status" name="RDST" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Ready Interrupt Enable" name="RIEN" type="RW" />
		</REGISTER>
		<REGISTER des="Fuse Array Address Register (FADDR) " name="FADDR" offset="0x04" reset_source="Core Domain Reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Bit Position" name="BITPOS" />
		  <FIELD bit_offset="3" bit_size="13" des="Fuse Read Address" name="BYTEADDR" />
		  <FIELD bit_offset="16" bit_size="1" des="In Programming" name="IN_PROG" />
		</REGISTER>
		<REGISTER des="Fuse Array Data Register (FDATA)" name="FDATA" offset="0x08" reset_source="Core Domain Reset" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="None" name="FDATA" />
		</REGISTER>
		<REGISTER des="Fuse Key Index Register (FKEYIND)" name="FKEYIND" offset="0x10" reset_source="Core Domain Reset" reset_val="0x00000001" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Key Valid" name="KVAL" type="RO" />
		  <FIELD bit_offset="4" bit_size="3" des="Key Size" name="KSIZE" type="RW" />
		  <FIELD bit_offset="18" bit_size="2" des="Key Index" name="KIND" type="RW" />
		</REGISTER>
		<REGISTER des="Fuse Array Control Register (FCTL)" name="FCTL" offset="0x14" reset_source="Core Domain Reset" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Fuse Array Control" name="FCTL" />
		</REGISTER>
		<REGISTER des="Fuse Array Access Register (FAAR)" name="FAAR" offset="0x18" reset_val="0x00000001" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="FAAR Ready" name="FAAR_RDY" reset_source="Core Domain Reset" type="RO" />
		  <FIELD bit_offset="1" bit_size="2" des="Force Off Fuse Array" name="FOFFA" reset_source="Core Domain Reset" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="FAAR lock" name="LOCK" reset_source="TIP Reset" type="RW1S" />
		</REGISTER>
		<REGISTER des="Sideband Master Select Register (SMSR)" name="SMSR" offset="0x50" reset_val="0x00000001" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="SMSR Ready" name="SMSR_RDY" reset_source="Core Domain Reset" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Force Off Sideband" name="FOFSB" reset_source="Core Domain Reset" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="SMSR lock" name="LOCK" reset_source="TIP Reset" type="RW1S" />
		</REGISTER>
		<REGISTER des="Last Key Register (LASTKEY)" name="LASTKEY" offset="0x54" reset_val="0x00000001" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="LASTKEY Ready" name="LK_RDY" reset_source="Core Domain Reset" type="RO" />
		  <FIELD bit_offset="1" bit_size="5" des="Last Key Used by ROM Code" name="LAST_KEY" reset_source="Core Domain Reset" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Force Off Last Key" name="FOFLK" reset_source="Core Domain Reset" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="LASTKEY lock" name="LOCK" reset_source="TIP Reset" type="RW1S" />
		</REGISTER>
		<REGISTER des="Fuse Array Configuration Register 0 to 7 (FCFG0_7)" multiple="8" name="FCFG0_7" offset="0x30, 0x34, 0x38, 0x3C, 0x40, 0x44, 0x48, 0x4C" reset_val="0x19000000" size="32">
		  <FIELD bit_offset="0" bit_size="8" des="Fuse Read Lock" name="FRDLK" reset_source="Core Domain Reset" type="RW | RO" />
		  <FIELD bit_offset="8" bit_size="8" des="Fuse Program Lock" name="FPRGLK" reset_source="Core Domain Reset" type="RW | RO" />
		  <FIELD bit_offset="16" bit_size="8" des="FCFG Lock" name="FCFGLK" reset_source="TIP Reset" type="RW1S" />
		  <FIELD bit_offset="24" bit_size="7" des="APB Clock Rate" name="APBRT" reset_source="Core Domain Reset" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="Fuse Array Disable" name="FDIS" reset_source="TIP Reset" type="RW1S" />
		</REGISTER>
		<REGISTER des="Fuse Strap Register 1 (FUSTRAP1) " name="FUSTRAP1" offset="0x20" reset_source="VSB Power_Up Reset" reset_val="Undefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="2" des="FUSTRAP2_1: Clock Frequency" name="CKFRQ" />
		  <FIELD bit_offset="2" bit_size="2" des="Test OK" name="TEST_OK" />
		  <FIELD bit_offset="11" bit_size="1" des="CPU2 and CPU3 Stop 2" name="OCPU23STOP2" />
		  <FIELD bit_offset="12" bit_size="1" des="CPU2 and CPU 3 Stop 1" name="OCPU23STOP1" />
		  <FIELD bit_offset="13" bit_size="1" des="LPC FUP Disable" name="OLPCFUPDIS" />
		  <FIELD bit_offset="14" bit_size="1" des="Host Independence Disable" name="OHINDDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Secure Boot Disable" name="OSECBOOTDIS" />
		  <FIELD bit_offset="16" bit_size="1" des="CPU1 Stop 2" name="OCPU1STOP2" />
		  <FIELD bit_offset="17" bit_size="1" des="CPU1 Stop 1" name="OCPU1STOP1" />
		  <FIELD bit_offset="18" bit_size="1" des="Alternate Image Location" name="OALTIMGLOC" />
		  <FIELD bit_offset="22" bit_size="1" des="Use FUSTRAP" name="USEFUSTRAP" />
		  <FIELD bit_offset="23" bit_size="1" des="Secure Boot" name="OSECBOOT" />
		  <FIELD bit_offset="24" bit_size="1" des="JTAG Disable" name="OJDIS" />
		  <FIELD bit_offset="25" bit_size="1" des="AES Key Access Lock" name="OAESKEYACCLK" />
		  <FIELD bit_offset="26" bit_size="1" des="Halt on Failure" name="OHLTOF" />
		  <FIELD bit_offset="27" bit_size="1" des="Watchdog Enable" name="OWDEN" />
		</REGISTER>
		<REGISTER des="Fuse Strap Register 2 (FUSTRAP2)" name="FUSTRAP2" offset="0x24" reset_source="VSB Power_Up Reset" reset_val="Undefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Public Key Invalidate 15_0" name="OPKI15_0" />
		  <FIELD bit_offset="16" bit_size="1" des="ROM Code Locks Last Key Register" name="OLOCKLK" />
		  <FIELD bit_offset="17" bit_size="15" des="Trusted Integrated Processor Straps 15_1" name="TIP_STRP15_1" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF000E000" name="GFXI" power_domain="VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="Display Head Status Register (DISPHDST)" name="DISPHDST" offset="0x00" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Display Head Clock Disable" name="DISPHCKDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="Display Head Screen Off" name="DISPHSCROFF" />
		  <FIELD bit_offset="2" bit_size="1" des="Display Head Timing Generator Reset" name="DISPCRTCRSTN" />
		  <FIELD bit_offset="3" bit_size="1" des="Display Head VSYNC Status" name="DISPHVSYNC" />
		  <FIELD bit_offset="7" bit_size="1" des="Display MGA/VGA Mode" name="MGAMODE" />
		</REGISTER>
		<REGISTER des="Frame Buffer Address Low Register (FBADL)" name="FBADL" offset="0x04" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Frame Buffer Address Low" name="FBADL" />
		</REGISTER>
		<REGISTER des="Frame Buffer Address Middle Register (FBADM)" name="FBADM" offset="0x08" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Frame Buffer Address Medium" name="FBADM" />
		</REGISTER>
		<REGISTER des="Frame Buffer Address High Register (FBADH)" name="FBADH" offset="0x0C" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="5" des="Frame Buffer Address High" name="FBADH" />
		</REGISTER>
		<REGISTER des="Horizontal Visible Counter Low Register (HVCNTL)" name="HVCNTL" offset="0x10" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Horizontal Visible Counter Low" name="HVCNTL" />
		</REGISTER>
		<REGISTER des="Horizontal Visible Counter High Register (HVCNTH)" name="HVCNTH" offset="0x14" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="3" des="Horizontal Visible Counter High" name="HVCNTH" />
		</REGISTER>
		<REGISTER des="Horizontal Back_Porch Counter Low Register (HBPCNTL)" name="HBPCNTL" offset="0x18" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Horizontal Back Porch Counter Low" name="HBPCNTL" />
		</REGISTER>
		<REGISTER des="Horizontal Back_Porch Counter High Register (HBPCNTH)" name="HBPCNTH" offset="0x1C" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Horizontal Back Porch Counter High" name="HBPCNTH" />
		</REGISTER>
		<REGISTER des="Vertical Visible Counter Low Register (VVCNTL)" name="VVCNTL" offset="0x20" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Vertical Visible Counter Low" name="VVCNTL" />
		</REGISTER>
		<REGISTER des="Vertical Visible Counter High Register (VVCNTH)" name="VVCNTH" offset="0x24" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="3" des="Vertical Visible Counter High" name="VVCNTH" />
		</REGISTER>
		<REGISTER des="Vertical Back_Porch Counter Low Register (VBPCNTL)" name="VBPCNTL" offset="0x28" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Vertical Back Porch Counter Low" name="VBPCNTL" />
		</REGISTER>
		<REGISTER des="Vertical Back_Porch Counter High Register (VBPCNTH)" name="VBPCNTH" offset="0x2C" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Vertical Back Porch Counter High" name="VBPCNTH" />
		</REGISTER>
		<REGISTER des="Cursor Position X Low Register (CURPOSXL)" name="CURPOSXL" offset="0x30" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Cursor Position X Low" name="CURPOSXL" />
		</REGISTER>
		<REGISTER des="Cursor Position X High Register (CURPOSXH)" name="CURPOSXH" offset="0x34" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="4" des="Cursor Position X High" name="CURPOSXH" />
		</REGISTER>
		<REGISTER des="Cursor Position Y Low Register (CURPOSYL)" name="CURPOSYL" offset="0x38" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Cursor Position Y Low" name="CURPOSYL" />
		</REGISTER>
		<REGISTER des="Cursor Position Y High Register (CURPOSYH)" name="CURPOSYH" offset="0x3C" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="4" des="Cursor Position Y High" name="CURPOSYH" />
		</REGISTER>
		<REGISTER des="Graphics PLL Input Divider Register (GPLLINDIV)" name="GPLLINDIV" offset="0x40" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="6" des="Graphics PLL Input Divider" name="GPLLINDIV" />
		  <FIELD bit_offset="7" bit_size="1" des="Graphics PLL Feedback Divider Bit 8" name="GPLLFBDV8" />
		</REGISTER>
		<REGISTER des="Graphics PLL Feedback Divider Register (GPLLFBDIV)" name="GPLLFBDIV" offset="0x44" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Graphics PLL Feedback Divider" name="GPLLFBDIV" />
		</REGISTER>
		<REGISTER des="Graphics PLL Status Register (GPLLST)" name="GPLLST" offset="0x48" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="3" des="PLL Output Divider 1" name="PLLOTDIV1" />
		  <FIELD bit_offset="3" bit_size="3" des="PLL Output Divider 2" name="PLLOTDIV2" />
		  <FIELD bit_offset="6" bit_size="2" des="Graphics PLL Feedback Divider Bits 10_9" name="GPLLFBDV109" />
		</REGISTER>
		<REGISTER des="Color Depth Register (COLDEP)" name="COLDEP" offset="0x50" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="3" des="Color Depth" name="COLDEP" />
		</REGISTER>
		<REGISTER des="PLL Reset Counter Register (PLLRSTCNT)" name="PLLRSTCNT" offset="0x8C" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="i.e., recurring PLL reset cycles" name="PLLRSTCNT" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0802000, 0xF0804000, 0xF0806000, 0xF0808000" multiple="4" multiple_name_index="1" multiple_name_pattern="[NAME][INDEX]" name="GMAC" power_domain="VSB11" reset_source="VSB Power_Up reset | Core Domain reset" version="N/A">
		<REGISTER des="Register 0 (Bus Mode Register)" name="Bus Mode" offset="0x1000" reset_val="0x00020101" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Software Reset" name="SWR" type="RW1S" />
		  <FIELD bit_offset="1" bit_size="1" des="DMA Arbitration Scheme" name="DA" type="RW" />
		  <FIELD bit_offset="2" bit_size="5" des="Descriptor Skip Length" name="DSL" type="RW" />
		  <FIELD bit_offset="8" bit_size="6" des="Programmable Burst Length" name="PBL" type="RW" />
		  <FIELD bit_offset="14" bit_size="2" des="Rx:Tx Priority Ratio" name="PR" type="RW" />
		  <FIELD bit_offset="16" bit_size="1" des="Fixed Burst" name="FB" type="RW" />
		  <FIELD bit_offset="17" bit_size="6" des="RxDMA PBL" name="RPBL" type="RW" />
		  <FIELD bit_offset="23" bit_size="1" des="Use Separate PBL" name="USP" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="4 Times PBL Mode" name="4XPBL MODE" type="RW" />
		</REGISTER>
		<REGISTER des="Register 1 (Transmit Poll Demand Register)" name="Transmit Poll Demand" offset="0x1004" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Transmit Poll Demand" name="TPD" />
		</REGISTER>
		<REGISTER des="Register 2 (Receive Poll Demand Register)" name="Receive Poll Demand" offset="0x1008" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Receive Poll Demand" name="RPD" />
		</REGISTER>
		<REGISTER des="Register 3 (Receive Descriptor List Address Register)" name="Receive Descriptor List Address" offset="0x100C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Start of Receive List" name="START OF RECEIVE LIST" />
		</REGISTER>
		<REGISTER des="Register 4 (Transmit Descriptor List Address Register)" name="Transmit Descriptor List Address" offset="0x1010" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Start of Transmit List" name="START OF TRANSMIT LIST" />
		</REGISTER>
		<REGISTER des="Register 5 (Status Register)" name="Status" offset="0x1014" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Transmit Interrupt" name="TI" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="Transmit Process Stopped" name="TPS" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Transmit Buffer Unavailable" name="TU" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="Transmit Jabber Timeout" name="TJT" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="1" des="Receive Overflow" name="OVF" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Transmit Underflow" name="UNF" type="RW1C" />
		  <FIELD bit_offset="6" bit_size="1" des="Receive Interrupt" name="RI" type="RW1C" />
		  <FIELD bit_offset="7" bit_size="1" des="Receive Buffer Unavailable" name="RU" type="RW1C" />
		  <FIELD bit_offset="8" bit_size="1" des="Receive Process Stopped" name="RPS" type="RW1C" />
		  <FIELD bit_offset="9" bit_size="1" des="Receive Watchdog Timeout" name="RWT" type="RW1C" />
		  <FIELD bit_offset="10" bit_size="1" des="Early Transmit Interrupt" name="ETI" type="RW1C" />
		  <FIELD bit_offset="13" bit_size="1" des="Fatal Bus Error Interrupt" name="FBI" type="RW1C" />
		  <FIELD bit_offset="14" bit_size="1" des="Early Receive Interrupt" name="ERI" type="RW1C" />
		  <FIELD bit_offset="15" bit_size="1" des="Abnormal Interrupt Summary" name="AIS" type="RW1C" />
		  <FIELD bit_offset="16" bit_size="1" des="Normal Interrupt Summary" name="NIS" type="RW1C" />
		  <FIELD bit_offset="17" bit_size="3" des="Receive Process State" name="RS" type="RO" />
		  <FIELD bit_offset="20" bit_size="3" des="Transmit Process State" name="TS" type="RO" />
		  <FIELD bit_offset="23" bit_size="3" des="Error Bits" name="EB" type="RO" />
		  <FIELD bit_offset="26" bit_size="1" des="GMAC Line interface Interrupt" name="GLI" type="RO" />
		  <FIELD bit_offset="27" bit_size="1" des="GMAC MMC Interrupt" name="GMI" type="RO" />
		  <FIELD bit_offset="28" bit_size="1" des="GMAC PMT Interrupt" name="GPI" type="RO" />
		  <FIELD bit_offset="29" bit_size="1" des="Time_Stamp Trigger Interrupt" name="TTI" type="RO" />
		</REGISTER>
		<REGISTER des="Register 6 (Operation Mode Register)" name="Operation Mode" offset="0x1018" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="1" bit_size="1" des="Start/Stop Receive" name="SR" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Operate on Second Frame" name="OSF" type="RW" />
		  <FIELD bit_offset="3" bit_size="2" des="Receive Threshold Control" name="RTC" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Forward Undersized Good Frames" name="FUF" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Forward Error Frames" name="FEF" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="Enable HW Flow Control" name="EFC" type="RW" />
		  <FIELD bit_offset="9" bit_size="2" des="Threshold for Activating Flow Control (in both HD and FD" name="RFA" type="RW" />
		  <FIELD bit_offset="11" bit_size="2" des="Threshold for Deactivating Flow Control (in both HD and FD" name="RFD" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="Start/Stop Transmission Command" name="ST" type="RW" />
		  <FIELD bit_offset="14" bit_size="3" des="Transmit Threshold Control" name="TTC" type="RW" />
		  <FIELD bit_offset="20" bit_size="1" des="Flush Transmit FIFO" name="FTF" type="RW1S" />
		  <FIELD bit_offset="21" bit_size="1" des="Transmit Store and Forward" name="TSF" type="RW" />
		  <FIELD bit_offset="22" bit_size="1" des="MSB of Threshold for Deactivating Flow Control" name="RFD2" type="RW" />
		  <FIELD bit_offset="23" bit_size="1" des="MSB of Threshold for Activating Flow Control" name="RFA2" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="Disable Flushing of Received Frames" name="DFF" type="RW" />
		  <FIELD bit_offset="25" bit_size="1" des="Receive Store and Forward" name="RSF" type="RW" />
		  <FIELD bit_offset="26" bit_size="1" des="Disable Dropping of TCP/IP Checksum Error Frames" name="DT" type="RW" />
		</REGISTER>
		<REGISTER des="Register 7 (Interrupt Enable Register)" name="Interrupt Enable" offset="0x101C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Transmit Interrupt Enable" name="TIE" />
		  <FIELD bit_offset="1" bit_size="1" des="Transmit Stopped Enable" name="TSE" />
		  <FIELD bit_offset="2" bit_size="1" des="Transmit Buffer Unavailable Enable" name="TUE" />
		  <FIELD bit_offset="3" bit_size="1" des="Transmit Jabber Timeout Enable" name="TJE" />
		  <FIELD bit_offset="4" bit_size="1" des="Overflow Interrupt Enable" name="OVE" />
		  <FIELD bit_offset="5" bit_size="1" des="Underflow Interrupt Enable" name="UNE" />
		  <FIELD bit_offset="6" bit_size="1" des="Receive Interrupt Enable" name="RIE" />
		  <FIELD bit_offset="7" bit_size="1" des="Receive Buffer Unavailable Enable" name="RUE" />
		  <FIELD bit_offset="8" bit_size="1" des="Receive Stopped Enable" name="RSE" />
		  <FIELD bit_offset="9" bit_size="1" des="Receive Watchdog Timeout Enable" name="RWE" />
		  <FIELD bit_offset="10" bit_size="1" des="Early Transmit Interrupt Enable" name="ETE" />
		  <FIELD bit_offset="13" bit_size="1" des="Fatal Bus Error Enable" name="FBE" />
		  <FIELD bit_offset="14" bit_size="1" des="Early Receive Interrupt Enable" name="ERE" />
		  <FIELD bit_offset="15" bit_size="1" des="Abnormal Interrupt Summary Enable" name="AIE" />
		  <FIELD bit_offset="16" bit_size="1" des="Normal Interrupt Summary Enable" name="NIE" />
		</REGISTER>
		<REGISTER des="Register 8 (Missed Frame and Buffer Overflow Counter Register)" name="Missed Frame and Buffer Overflow Counter" offset="0x1020" reset_val="0x00000000" size="32" type="RC">
		  <FIELD bit_offset="0" bit_size="16" des="Frames Missed because Buffer Unavailable" name="FMBU" />
		  <FIELD bit_offset="16" bit_size="1" des="Overflow Bit for Missed Frame Counter" name="FMOV" />
		  <FIELD bit_offset="17" bit_size="11" des="Frames Missed by Application" name="FMA" />
		  <FIELD bit_offset="28" bit_size="1" des="Overflow Bit for FIFO Overflow Counter" name="FOV" />
		</REGISTER>
		<REGISTER des="Register 18 (Current Memory Transmit Descriptor Register)" name="Current Memory Transmit Descriptor" offset="0x1048" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Memory Transmit Descriptor Address Pointer" name="MEMORY TRANSMIT DESCRIPTOR ADDRESS POINTER" />
		</REGISTER>
		<REGISTER des="Register 19 (Current Memory Receive Descriptor Register)" name="Current Memory Receive Descriptor" offset="0x104C" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Memory Receive Descriptor Address Pointer" name="MEMORY RECEIVE DESCRIPTOR ADDRESS POINTER" />
		</REGISTER>
		<REGISTER des="Register 20 (Current Memory Transmit Buffer Address Register)" name="Current Memory Transmit Buffer Address" offset="0x1050" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Memory Transmit Descriptor Address Pointer" name="MEMORY TRANSMIT BUFFER ADDRESS POINTER" />
		</REGISTER>
		<REGISTER des="Register 21 (Current Memory Receive Buffer Address Register)" name="Current Memory Receive Buffer Address" offset="0x1054" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Memory Receive Buffer Address Pointer" name="MEMORY RECEIVE BUFFER ADDRESS POINTER" />
		</REGISTER>
		<REGISTER des="Register 22 (HW Capabilities)" name="HW_apabilities" offset="0x1058" reset_val="0x100D4F37" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="10/100 Mbit Select" name="MIISEL" />
		  <FIELD bit_offset="1" bit_size="1" des="Gigabit Select" name="GMIISEL" />
		  <FIELD bit_offset="2" bit_size="1" des="Half_Duplex Select" name="HDSEL" />
		  <FIELD bit_offset="3" bit_size="1" des="Expanded DA Hash Enable" name="EXTHASHEN" />
		  <FIELD bit_offset="4" bit_size="1" des="HASH Select" name="HASHSEL" />
		  <FIELD bit_offset="5" bit_size="1" des="Additional MAC Address Registers Select" name="ADDMACADRSEL" />
		  <FIELD bit_offset="6" bit_size="1" des="PCS Registers Select" name="PCSSEL" />
		  <FIELD bit_offset="7" bit_size="1" des="Layer 3 and Layer 4 Filter Enable" name="L3L4FLTREN" />
		  <FIELD bit_offset="8" bit_size="1" des="SMA Select" name="SMASEL" />
		  <FIELD bit_offset="9" bit_size="1" des="Remote Wake_up Select" name="RWKSEL" />
		  <FIELD bit_offset="10" bit_size="1" des="Magic Select" name="MGKSEL" />
		  <FIELD bit_offset="11" bit_size="1" des="RMON Presence" name="MMCSEL" />
		  <FIELD bit_offset="12" bit_size="1" des="Timestamp Version 1 Select" name="TSVER1SEL" />
		  <FIELD bit_offset="13" bit_size="1" des="Timestamp Version 2 Select" name="TSVER2SEL" />
		  <FIELD bit_offset="14" bit_size="1" des="Energy Efficient Ethernet Select" name="EEESEL" />
		  <FIELD bit_offset="15" bit_size="1" des="AV Select" name="AVSEL" />
		  <FIELD bit_offset="16" bit_size="1" des="Tx Checksum Offload Select" name="TXCOESEL" />
		  <FIELD bit_offset="17" bit_size="1" des="Rx Type 1 Checksum Offload Enable" name="RXTYP1COE" />
		  <FIELD bit_offset="18" bit_size="1" des="Rx Type 2 Checksum Offload Enable" name="RXTYP2COE" />
		  <FIELD bit_offset="19" bit_size="1" des="Rx Fifo Size" name="RXFIFOSIZE" />
		  <FIELD bit_offset="20" bit_size="2" des="Rx Channel Count" name="RXCHCNT" />
		  <FIELD bit_offset="22" bit_size="2" des="Tx Channel Count" name="TXCHCNT" />
		  <FIELD bit_offset="24" bit_size="1" des="Enhanced Descriptor Select" name="ENHDESSEL" />
		  <FIELD bit_offset="25" bit_size="1" des="Internal System Time" name="INTTSEN" />
		  <FIELD bit_offset="26" bit_size="1" des="Flexible Pulse_Per_Second Output" name="FLEXIPPSEN" />
		  <FIELD bit_offset="27" bit_size="1" des="Source Address or VLAN Insertion" name="SAVLANINS" />
		  <FIELD bit_offset="28" bit_size="3" des="Active PHY Interface" name="ACTPHYIF" />
		</REGISTER>
		<REGISTER des="Register 0 (MAC Configuration Register)" name="MAC_Configuration" offset="0x0000" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Preamble Length for Transmit Frames" name="PRELEN" />
		  <FIELD bit_offset="2" bit_size="1" des="Receiver Enable" name="RE" />
		  <FIELD bit_offset="3" bit_size="1" des="Transmitter Enable" name="TE" />
		  <FIELD bit_offset="4" bit_size="1" des="Deferral Check" name="DC" />
		  <FIELD bit_offset="5" bit_size="2" des="Back_Off Limit" name="BL" />
		  <FIELD bit_offset="7" bit_size="1" des="Automatic Pad/CRC Stripping" name="ACS" />
		  <FIELD bit_offset="8" bit_size="1" des="Link Up/Down" name="LUD" />
		  <FIELD bit_offset="9" bit_size="1" des="Disable Retry" name="DR" />
		  <FIELD bit_offset="10" bit_size="1" des="Checksum Offload" name="IPC" />
		  <FIELD bit_offset="11" bit_size="1" des="Duplex Mode" name="DM" />
		  <FIELD bit_offset="12" bit_size="1" des="Loopback Mode" name="LM" />
		  <FIELD bit_offset="13" bit_size="1" des="Disable Receive Own" name="DO" />
		  <FIELD bit_offset="14" bit_size="1" des="Speed" name="FES" />
		  <FIELD bit_offset="15" bit_size="1" des="Port Select" name="PS" />
		  <FIELD bit_offset="16" bit_size="1" des="Disable Carrier Sense During Transmission" name="DCRS" />
		  <FIELD bit_offset="17" bit_size="3" des="Inter_Frame Gap" name="IFG" />
		  <FIELD bit_offset="20" bit_size="1" des="Jumbo Frame Enable" name="JE" />
		  <FIELD bit_offset="21" bit_size="1" des="Frame Burst Enable" name="BE" />
		  <FIELD bit_offset="22" bit_size="1" des="Jabber Disable" name="JD" />
		  <FIELD bit_offset="23" bit_size="1" des="Watchdog Disable" name="WD" />
		  <FIELD bit_offset="24" bit_size="1" des="Transmit Configuration in RGMII" name="TC" />
		  <FIELD bit_offset="25" bit_size="1" des="CRC Stripping for Type Frames" name="CST" />
		  <FIELD bit_offset="27" bit_size="1" des="IEEE 802.3as Support for 2K Packets" name="TWOKPE" />
		</REGISTER>
		<REGISTER des="Register 1 (MAC Frame Filter)" name="MAC_Frame_Filter" offset="0x0004" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Promiscuous Mode" name="PR" />
		  <FIELD bit_offset="1" bit_size="1" des="Hash Unicast" name="HUC" />
		  <FIELD bit_offset="2" bit_size="1" des="Hash Multicast" name="HMC" />
		  <FIELD bit_offset="3" bit_size="1" des="DA Inverse Filtering" name="DAIF" />
		  <FIELD bit_offset="4" bit_size="1" des="Pass All Multicast" name="PM" />
		  <FIELD bit_offset="5" bit_size="1" des="Disable Broadcast Frames" name="DBF" />
		  <FIELD bit_offset="6" bit_size="2" des="Pass Control Frames" name="PCF" />
		  <FIELD bit_offset="8" bit_size="1" des="SA Inverse Filtering" name="SAIF" />
		  <FIELD bit_offset="9" bit_size="1" des="Source Address Filter Enable" name="SAF" />
		  <FIELD bit_offset="10" bit_size="1" des="Hash or Perfect Filter" name="HPF" />
		  <FIELD bit_offset="31" bit_size="1" des="Receive All" name="RA" />
		</REGISTER>
		<REGISTER des="Register 2 (Hash Table High Register)" name="Hash_Table_High" offset="0x0008" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Hash Table High" name="HTH" />
		</REGISTER>
		<REGISTER des="Register 3 (Hash Table Low Register)" name="Hash_Table_Low" offset="0x000C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Hash Table Low" name="HTL" />
		</REGISTER>
		<REGISTER des="Register 4 (GMII MDIO Address Register)" name="GMII MDIO Address" offset="0x0010" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="GMII Busy" name="GB" type="RW1S" />
		  <FIELD bit_offset="1" bit_size="1" des="GMII Write" name="GW" type="RW" />
		  <FIELD bit_offset="2" bit_size="3" des="CSR Clock Range" name="CR" type="RW" />
		  <FIELD bit_offset="6" bit_size="5" des="GMII Register" name="GR" type="RW" />
		  <FIELD bit_offset="11" bit_size="5" des="Physical Layer Address" name="PA" type="RW" />
		</REGISTER>
		<REGISTER des="Register 5 (GMII MDIO Data Register)" name="GMII_MDIO_Data" offset="0x0014" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="GMII Data" name="GD" />
		</REGISTER>
		<REGISTER des="Register 6 (Flow Control Register)" name="Flow_Control" offset="0x0018" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Flow Control Busy, for FD/Back_Pressure Activate, for HD" name="FCB/BPA" />
		  <FIELD bit_offset="1" bit_size="1" des="Transmit Flow Control Enable" name="TFE" />
		  <FIELD bit_offset="2" bit_size="1" des="Receive Flow Control Enable" name="RFE" />
		  <FIELD bit_offset="3" bit_size="1" des="Unicast Pause Frame Detect" name="UP" />
		  <FIELD bit_offset="4" bit_size="2" des="Pause Low Threshold" name="PLT" />
		  <FIELD bit_offset="7" bit_size="1" des="Disable Zero_Quanta Pause" name="DZPQ" />
		  <FIELD bit_offset="16" bit_size="16" des="Pause Time" name="PT" />
		</REGISTER>
		<REGISTER des="Register 7 (VLAN Tag Register)" name="VLAN_Tag" offset="0x001C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="VLAN Tag Identifier for Receive Frames" name="VL" />
		  <FIELD bit_offset="16" bit_size="1" des="Enable 12_Bit VLAN Tag Comparison" name="ETV" />
		</REGISTER>
		<REGISTER des="Register 8 (Version Register)" name="Version" offset="0x0020" reset_val="0x1037" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Synopsis_Defined Version" name="SYNOPSYS_DEFINED VERSION" />
		  <FIELD bit_offset="8" bit_size="8" des="Nuvoton_Defined Version" name="NUVOTON_DEFINED VERSION" />
		</REGISTER>
		<REGISTER des="Register 10 (Remote Wake_Up Frame Filter Register)" name="Remote Wake_Up Frame Filter" offset="0x0028" reset_val="0x0000" size="16" type="WO">
		  <FIELD bit_offset="0" bit_size="16" des="Remote Wake_Up Frame Filter" name="HOLD REGISTER" />
		</REGISTER>
		<REGISTER des="Register 11 (PMT Control and Status Register)" name="PMT_Control_and_Status" offset="0x002C" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Power Down" name="PD" type="RW1S" />
		  <FIELD bit_offset="1" bit_size="1" des="Magic Packet Enable" name="MPE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Wake_Up Frame Enable" name="WUE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Magic Packet Received" name="MPR" type="RC" />
		  <FIELD bit_offset="6" bit_size="1" des="Wake_Up Frame Received" name="WUR" type="RC" />
		  <FIELD bit_offset="9" bit_size="1" des="Global Unicast" name="GUE" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="Wake_Up Frame Filter Register Pointer Reset" name="WUF" type="RW1S" />
		</REGISTER>
		<REGISTER des="Register 12 (LPI Control and Status Register)" name="LPI_Control_and_Status" offset="0x0030" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Transmit LPI Entry" name="TLPIEN" type="RC" />
		  <FIELD bit_offset="1" bit_size="1" des="Transmit LPI Exit" name="TLPIEX" type="RC" />
		  <FIELD bit_offset="2" bit_size="1" des="Receive LPI Entry" name="RLPIEN" type="RC" />
		  <FIELD bit_offset="3" bit_size="1" des="Receive LPI Exit" name="RLPIEX" type="RC" />
		  <FIELD bit_offset="8" bit_size="1" des="Transmit LPI State" name="TLPIST" type="RO" />
		  <FIELD bit_offset="9" bit_size="1" des="Receive LPI State" name="RLPIST" type="RO" />
		  <FIELD bit_offset="16" bit_size="1" des="LPI Enable" name="LPIEN" type="RW" />
		  <FIELD bit_offset="17" bit_size="1" des="PHY Link Status" name="PLS" type="RW" />
		  <FIELD bit_offset="18" bit_size="1" des="PHY Link Status Enable" name="PLSEN" type="RW" />
		  <FIELD bit_offset="19" bit_size="1" des="LPI TX Automate" name="LPITXA" type="RW" />
		</REGISTER>
		<REGISTER des="Register 13 (LPI Timers Control Register)" name="LPI Timers_Control" offset="0x0034" reset_val="0x03E80000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="LPI TW TIMER" name="TWT" />
		  <FIELD bit_offset="16" bit_size="10" des="LPI LS TIMER" name="LST" />
		</REGISTER>
		<REGISTER des="Register 14 (Interrupt Status Register)" name="Interrupt_Status" offset="0x0038" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="RGMII Interrupt Status" name="RGMII" />
		  <FIELD bit_offset="3" bit_size="1" des="PMT Interrupt Status" name="PMT" />
		  <FIELD bit_offset="10" bit_size="1" des="LPI Interrupt Status" name="LPIIS" />
		</REGISTER>
		<REGISTER des="Register 15 (Interrupt Mask Register)" name="Interrupt Mask" offset="0x003C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="RGMII Interrupt Mask" name="RGIM" />
		  <FIELD bit_offset="3" bit_size="1" des="PMT Interrupt Mask" name="PMTM" />
		  <FIELD bit_offset="10" bit_size="1" des="LPI Interrupt Mask" name="LPIIM" />
		</REGISTER>
		<REGISTER des="Register 16 (MAC Address0 High Register)" name="MAC_Address0_High" offset="0x0040" reset_val="0x8000FFFF" size="32" type="Varies per bit">
		  <FIELD bit_offset="0" bit_size="16" des="MAC Address0 47_32" name="A47_32" />
		</REGISTER>
		<REGISTER des="Register 17 (MAC Address0 Low Register)" name="MAC_Address0 Low" offset="0x0044" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="MAC Address0 31_0" name="A31_0" />
		</REGISTER>
		<REGISTER des="Register 18 (MAC Address1 High Register)" name="MAC_Address1_High" offset="0x0048" reset_val="0x0000FFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="MAC Address1 47_32" name="A47_32" />
		  <FIELD bit_offset="24" bit_size="6" des="Mask Byte Control" name="MBC" />
		  <FIELD bit_offset="30" bit_size="1" des="Source Address" name="SA" />
		  <FIELD bit_offset="31" bit_size="1" des="Address Enable" name="AE" />
		</REGISTER>
		<REGISTER des="Register 19 (MAC Address1 Low Register)" name="MAC_Address1 Low" offset="0x004C" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="MAC Address1 31_0" name="A31_0" />
		</REGISTER>
		<REGISTER des="Register 20 (MAC Address2 High Register)" name="MAC_Address2_High" offset="0x0050" reset_val="0x0000FFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="MAC Address2 47_32" name="A47_32" />
		  <FIELD bit_offset="24" bit_size="6" des="Mask Byte Control" name="MBC" />
		  <FIELD bit_offset="30" bit_size="1" des="Source Address" name="SA" />
		  <FIELD bit_offset="31" bit_size="1" des="Address Enable" name="AE" />
		</REGISTER>
		<REGISTER des="Register 21 (MAC Address2 Low Register)" name="MAC_Address2_Low" offset="0x0054" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="MAC Address2 31_0" name="A31_0" />
		</REGISTER>
		<REGISTER des="Register 22 (MAC Address3 High Register)" name="MAC_Address3_High" offset="0x0058" reset_val="0x0000FFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="MAC Address3 47_32" name="A47_32" />
		  <FIELD bit_offset="24" bit_size="6" des="Mask Byte Control" name="MBC" />
		  <FIELD bit_offset="30" bit_size="1" des="Source Address" name="SA" />
		  <FIELD bit_offset="31" bit_size="1" des="Address Enable" name="AE" />
		</REGISTER>
		<REGISTER des="Register 23 (MAC Address3 Low Register)" name="MAC_Address3_Low" offset="0x005C" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="MAC Address1 31_0" name="A31_0" />
		</REGISTER>
		<REGISTER des="Register 54 (RGMII Status Register)" name="RGMII_Status" offset="0x00D8" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Link Mode" name="LINK MODE" />
		  <FIELD bit_offset="1" bit_size="2" des="Link Speed" name="LINK SPEED" />
		  <FIELD bit_offset="3" bit_size="1" des="Link Status" name="LINK STATUS" />
		</REGISTER>
		<REGISTER des="Register 55 (Watchdog Timeout Register)" name="Watchdog_Timeout" offset="0x00DC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="14" des="Watchdog Timeout" name="WTO" />
		  <FIELD bit_offset="16" bit_size="1" des="Programmable Watchdog Enable" name="PWE" />
		</REGISTER>
		<REGISTER des="Register 448 (Timestamp Control Register)" name="Timestamp_Control" offset="0x0700" reset_val="0x00002000" size="32" type="Varies">
		  <FIELD bit_offset="0" bit_size="1" des="Timestamp Enable" name="TSENA" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="None" name="TSCFUPDT" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Timestamp Initialize" name="TSINIT" type="RW1S" />
		  <FIELD bit_offset="3" bit_size="1" des="Timestamp Timeout" name="TSUPDT" type="RW1S" />
		  <FIELD bit_offset="4" bit_size="1" des="Timestamp Interrupt Trigger Enable" name="TSTRIG" type="RW1S" />
		  <FIELD bit_offset="5" bit_size="1" des="Timestamp Addend Reg Update" name="TSADDREG" type="RW1S" />
		</REGISTER>
		<REGISTER des="Register 449 (Sub_Second Increment Register)" name="Sub_Second_Increment" offset="0x0704" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Sub_second Increment Value" name="SSINC" />
		</REGISTER>
		<REGISTER des="Register 450 (System Time Seconds Register)" name="System_Time_Seconds" offset="0x0708" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Timestamp Second" name="TSS" />
		</REGISTER>
		<REGISTER des="Register 451 System Time Nanoseconds Register)" name="System_Time_Nanoseconds" offset="0x070C" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="31" des="Timestamp_Sub_Second" name="TSSS" />
		</REGISTER>
		<REGISTER des="Register 452 (System Time _ Seconds Update Register)" name="System_Time_Seconds_Update" offset="0x0710" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Timestamp Second" name="TSS" />
		</REGISTER>
		<REGISTER des="Register 453 (System Time _ Nanoseconds Update Register)" name="System_Time_Nanoseconds_Update" offset="0x0714" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="31" des="Timestamp Sub_Second" name="TSSS" />
		  <FIELD bit_offset="31" bit_size="1" des="Add or Subtract Time" name="ADDSUB" />
		</REGISTER>
		<REGISTER des="Register 454 (Timestamp Addend Register)" name="Timestamp_Addend" offset="0x0718" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Timestamp Addend Register" name="TSAR" />
		</REGISTER>
		<REGISTER des="Register 455 (Target Time Seconds Register)" name="Target_Time_Seconds" offset="0x071C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Target Time Seconds Register" name="TSTR" />
		</REGISTER>
		<REGISTER des="Indirect Access Base Register (IND_AC_BA)" name="IND_AC_BA" offset="0x1FE" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="13" des="Top 13 bits of the offset" name="BASE ADDRESS" />
		</REGISTER>
		<REGISTER des="SR Control MMD PCS Device Identifier Register 1 (SR_VSMMD_PCS_ID1)" name="SR_VSMMD_PCS_ID1" offset="0x3C0008" reset_val="0x699E" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="PCS Device OUI 3_18" name="PCSDOUI_3_18" />
		</REGISTER>
		<REGISTER des="SR Control MMD PCS Device Identifier Register 2 (SR_VSMMD_PCS_ID2)" name="SR_VSMMD_PCS_ID2" offset="0x3C000A" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="10" bit_size="6" des="PCS Device OUI 19_24" name="PCSDOUI_19_24" />
		</REGISTER>
		<REGISTER des="SR Control MMD Status Register (SR_VSMMD_STS)" name="SR_VSMMD_STS" offset="0x3C0010" reset_val="0x8000" size="16" type="RO">
		  <FIELD bit_offset="14" bit_size="2" des="Control MMD Device Present" name="VSDP" />
		</REGISTER>
		<REGISTER des="SR MII MMD Control Register (SR_MII_CTRL)" name="SR_MII_CTRL" offset="0x3E0000" reset_val="0x1140" size="16">
		  <FIELD bit_offset="6" bit_size="1" des="Speed Selection" name="SS6" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="Duplex Mode" name="DUPLEX_MODE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="Restart Auto_Negotiation (RW,SC Type" name="RESTART_AN" type="RW1S" />
		  <FIELD bit_offset="11" bit_size="1" des="Power_Down Mode" name="LPM" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Enable Auto_Negotiation" name="AN_ENABLE" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="Speed Selection (LSB" name="SS13" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="Loopback Enable" name="LBE" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Soft Reset" name="RST" type="RW" />
		</REGISTER>
		<REGISTER des="SR MII MMD Status Register (SR_MII_STS)" name="SR_MII_STS" offset="0x3E0002" reset_val="0x0109" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Extended Register Capability" name="EXT_REG_CAP" />
		  <FIELD bit_offset="2" bit_size="1" des="Link Status" name="LINK_STS" />
		  <FIELD bit_offset="3" bit_size="1" des="Auto_Negotiation Ability" name="AN_ABL" />
		  <FIELD bit_offset="4" bit_size="1" des="Remote Fault" name="RF" />
		  <FIELD bit_offset="5" bit_size="1" des="Auto_Negotiation Complete" name="AN_CMPL" />
		  <FIELD bit_offset="6" bit_size="1" des="MF Preamble Suppression" name="MF_PRE_SUP" />
		  <FIELD bit_offset="7" bit_size="1" des="Unidirectional Ability" name="UN_DIR_ABL" />
		  <FIELD bit_offset="8" bit_size="1" des="Extended Status Information" name="EXT_STS_ABL" />
		  <FIELD bit_offset="9" bit_size="1" des="100BASE_T2 Half_Duplex Ability" name="HD100T" />
		  <FIELD bit_offset="10" bit_size="1" des="100BASE_T2 Full_Duplex Ability" name="FD100T" />
		  <FIELD bit_offset="11" bit_size="1" des="10 Mbps Half_Duplex Ability" name="HD10ABL" />
		  <FIELD bit_offset="12" bit_size="1" des="10 Mbps Full_Duplex Ability" name="FD10ABL" />
		  <FIELD bit_offset="13" bit_size="1" des="100BASE_X Half_Duplex Ability" name="HD100ABL" />
		  <FIELD bit_offset="14" bit_size="1" des="100BASE_X Full_Duplex Ability" name="FD100ABL" />
		  <FIELD bit_offset="15" bit_size="1" des="100BASE_T4 Ability" name="ABL100T4" />
		</REGISTER>
		<REGISTER des="SR MII MMD Device Identifier Register 1 (SR_MII_DEV_ID1)" name="SR_MII_DEV_ID1" offset="0x3E0004" reset_val="0x699E" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Organizationally Unique Identifier 3_18" name="VS_MII_DEV_OUI_3_18" />
		</REGISTER>
		<REGISTER des="SR MII MMD Device Identifier Register 2 (SR_MII_DEV_ID2)" name="SR_MII_DEV_ID2" offset="0x3E0006" reset_val="0xCED0" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="4" des="Revision Number" name="VS_MMD_DEV_RN_3_0" />
		  <FIELD bit_offset="4" bit_size="6" des="Model Number 5_0" name="VS_MMD_DEV_MMN_5_0" />
		  <FIELD bit_offset="10" bit_size="6" des="Organizationally Unique Identifier 19_24" name="VS_MMD_DEV_OUI_19_24" />
		</REGISTER>
		<REGISTER des="SR MII MMD Auto_Negotiation Advertisement Register (SR_MII_AN_ADV)" name="SR_MII_AN_ADV" offset="0x3E0008" reset_val="0x0020" size="16">
		  <FIELD bit_offset="5" bit_size="1" des="Full_Duplex Mode" name="FD" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Half_Duplex Mode" name="HD" type="RW" />
		  <FIELD bit_offset="7" bit_size="2" des="Pause Ability" name="PAUSE" type="RW" />
		  <FIELD bit_offset="12" bit_size="2" des="Remote Fault" name="RF" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Next Page" name="NP" type="RO" />
		</REGISTER>
		<REGISTER des="SR MII MMD Auto_Negotiation Link Partner Base Ability Register (SR_MII_LP_BABL)" name="SR_MII_LP_BABL" offset="0x3E000A" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="5" bit_size="1" des="Link Partner Full Duplex Mode" name="LP_FD" />
		  <FIELD bit_offset="6" bit_size="1" des="Link Partner Half Duplex Mode" name="LP_HD" />
		  <FIELD bit_offset="7" bit_size="2" des="Link Partner Pause Ability" name="LP_PAUSE" />
		  <FIELD bit_offset="12" bit_size="2" des="Link Partner Remote Fault" name="LP_RF" />
		  <FIELD bit_offset="14" bit_size="1" des="Link Partner ACK Bit" name="LP_ACK" />
		  <FIELD bit_offset="15" bit_size="1" des="Link Partner Next Page" name="LP_NP" />
		</REGISTER>
		<REGISTER des="SR MII MMD Auto_Negotiation Expansion Register (SR_MII_AN_EXPN)" name="SR_MII_AN_EXPN" offset="0x3E000C" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="1" bit_size="1" des="Page Received" name="PG_RCVD" />
		  <FIELD bit_offset="2" bit_size="1" des="Local Device NP Able" name="LD_NP_ABL" />
		</REGISTER>
		<REGISTER des="SR MII MMD Extended Status Register (SR_MII_EXT_STS)" name="SR_MII_EXT_STS" offset="0x3E001E" reset_val="0xC000" size="16" type="RO">
		  <FIELD bit_offset="12" bit_size="1" des="1000BASE_T Half_Duplex Capable" name="CAP_1G_T_HD" />
		  <FIELD bit_offset="13" bit_size="1" des="1000BASE_T Full_Duplex Capable" name="CAP_1G_T_FD" />
		  <FIELD bit_offset="14" bit_size="1" des="1000BASE_X Half_Duplex Capable" name="CAP_1G_X_HD" />
		  <FIELD bit_offset="15" bit_size="1" des="1000BASE_X Full_Duplex Capable" name="CAP_1G_X_FD" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Capability Register (SR_MII_TIME_SYNC_ABL)" name="SR_MII_TIME_SYNC_ABL" offset="0x3E0E10" reset_val="0x0003" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="PCS Receive Path Data Delay Information Available" name="MII_RX_DLY_ABL" />
		  <FIELD bit_offset="1" bit_size="1" des="PCS Transmit Path Data Delay Information Available" name="MII_TX_DLY_ABL" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Tx Max Delay Lower Register (SR_MII_TIME_SYNC_TX_MAX_DLY_LWR)" name="SR_MII_TIME_SYNC_TX_MAX_DLY_LWR" offset="0x3E0E12" reset_val="0x0038" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Transmit Path Maximum Delay Lower 16_Bit Value" name="MII_TX_MAX_DLY_LWR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Tx Max Delay Upper Register (SR_MII_TIME_SYNC_TX_MAX_DLY_UPR)" name="SR_MII_TIME_SYNC_TX_MAX_DLY_UPR" offset="0x3E0E14" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Transmit Path Maximum Delay Upper 16_Bit Value" name="MII_TX_MAX_DLY_UPR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Tx Min Delay Lower Register (SR_MII_TIME_SYNC_TX_MIN_DLY_LWR)" name="SR_MII_TIME_SYNC_TX_MIN_DLY_LWR" offset="0x3E0E16" reset_val="0x0038" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Transmit Path Minimum Delay Lower 16_Bit Value" name="MII_TX_MIN_DLY_LWR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Tx Min Delay Upper Register (SR_MII_TIME_SYNC_TX_MIN_DLY_UPR)" name="SR_MII_TIME_SYNC_TX_MIN_DLY_UPR" offset="0x3E0E18" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Transmit Path Minimum Delay Upper 16_Bit Value" name="MII_TX_MIN_DLY_UPR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Rx Max Delay Lower Register (SR_MII_TIME_SYNC_RX_MAX_DLY_LWR)" name="SR_MII_TIME_SYNC_RX_MAX_DLY_LWR" offset="0x3E0E1A" reset_val="0x0058" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Receive Path Maximum Delay Lower 16_Bit Value" name="MII_RX_MAX_DLY_LWR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Rx Max Delay Upper Register (SR_MII_TIME_SYNC_RX_MAX_DLY_UPR)" name="SR_MII_TIME_SYNC_RX_MAX_DLY_UPR" offset="0x3E0E1C" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Receive Path Maximum Delay Upper 16_Bit Value" name="MII_RX_MAX_DLY_UPR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Rx Min Delay Lower Register (SR_MII_TIME_SYNC_RX_MIN_DLY_LWR)" name="SR_MII_TIME_SYNC_RX_MIN_DLY_LWR" offset="0x3E0E1E" reset_val="0x0048" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Receive Path Minimum Delay Lower 16_Bit Value" name="MII_RX_MIN_DLY_LWR" />
		</REGISTER>
		<REGISTER des="SR MII MMD Time Sync Rx Min Delay Upper Register (SR_MII_TIME_SYNC_RX_MIN_DLY_UPR)" name="SR_MII_TIME_SYNC_RX_MIN_DLY_UPR" offset="0x3E0E20" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Receive Path Minimum Delay Upper 16_Bit Value" name="MII_RX_MIN_DLY_UPR" />
		</REGISTER>
		<REGISTER des="VR MII MMD Digital Control1 Register (VR_MII_MMD_DIG_CTRL1)" name="VR_MII_MMD_DIG_CTRL1" offset="0x3F0000" reset_val="0x2400" size="16">
		  <FIELD bit_offset="1" bit_size="1" des="Bypass Power_Up Sequence" name="BYP_PWRUP" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Over_Ride Control for CL37 Link Timer" name="CL37_TMR_OVR_RIDE" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Tx Lane 0 Disable" name="DTXLANED_0 RF" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Pre_emption Packet Enable" name="PRE_EMP" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="Datapath Initialization Control" name="INIT" type="RW1S" />
		  <FIELD bit_offset="9" bit_size="1" des="Automatic Speed Mode Change after CL37 AN" name="MAC_AUTO_SW" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="Clock Stop Enable" name="CS_EN" type="RW" />
		  <FIELD bit_offset="11" bit_size="1" des="Power Save" name="PWRSV" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Enable Clause 37 AN in Backplane Configuration" name="CL37_BP" type="RO" />
		  <FIELD bit_offset="13" bit_size="1" des="Enable Vendor_Specific MMD" name="EN_VSMMD1" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="Rx to Tx Loopback Enable" name="R2TLBE" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Vendor_Specific Soft Reset" name="VR_RST" type="RW" />
		</REGISTER>
		<REGISTER des="VR MII MMD Auto_Negotiation Control Register (VR_MII_AN_CTRL)" name="VR_MII_AN_CTRL" offset="0x3F0002" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Clause 37 AN Complete Interrupt Enable" name="MII_AN_INTR_EN" />
		  <FIELD bit_offset="1" bit_size="2" des="PCS Mode" name="PCS_MODE" />
		  <FIELD bit_offset="3" bit_size="1" des="Transmit Configuration" name="TX_CONFIG" />
		  <FIELD bit_offset="4" bit_size="1" des="SGMII Port0 Link Status" name="SGMII_LINK_STS" />
		  <FIELD bit_offset="8" bit_size="1" des="MII Control" name="MII_CTRL" />
		  <FIELD bit_offset="9" bit_size="1" des="Independent Transmit Enable" name="IND_TX_EN" />
		</REGISTER>
		<REGISTER des="VR MII MMD Auto_Negotiation Interrupt and Status Register (VR_MII_AN_INTR_STS)" name="VR_MII_AN_INTR_STS" offset="0x3F0004" reset_val="0x000A" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Clause 37 AN Complete Interrupt (SS,WC Type" name="CL37_ANCMPLT_INTR" type="RW0C" />
		  <FIELD bit_offset="1" bit_size="4" des="Clause 37 AN SGMII Status" name="CL37_ANSGM_STS" type="RO" />
		</REGISTER>
		<REGISTER des="VR MII MMD Test Control Register (VR_MII_TC) " name="VR_MII_TC" offset="0x3F0006" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Test Pattern Select" name="TP" />
		  <FIELD bit_offset="2" bit_size="1" des="Test Pattern Enable Lanes" name="TPE" />
		</REGISTER>
		<REGISTER des="VR MII MMD Debug Control Register (VR_MII_DBG_CTRL)" name="VR_MII_DBG_CTRL" offset="0x3F000A" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Restart Synchronization" name="RESTAR_SYNC_0" />
		  <FIELD bit_offset="4" bit_size="1" des="Suppress Loss of Signal Detection" name="SUPRESS_LOS_DET" />
		  <FIELD bit_offset="5" bit_size="1" des="Suppress EEE Loss of Signal Detection" name="SUPRESS_EEE_LOS_DET" />
		  <FIELD bit_offset="7" bit_size="1" des="Receive Synchronization Control" name="RX_SYNC_CTL" />
		  <FIELD bit_offset="8" bit_size="1" des="Transmit Preamble Control" name="TX_PMBL_CT" />
		</REGISTER>
		<REGISTER des="VR MII MMD EEE Mode Control 0 Register (VR_MII_EEE_MCTRL0)" name="VR_MII_EEE_MCTRL0" offset="0x3F000C" reset_val="0x899C" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="LPI Transmit Enable" name="LTX_EN" />
		  <FIELD bit_offset="1" bit_size="1" des="LPI Receive Enable" name="LRX_EN" />
		  <FIELD bit_offset="2" bit_size="1" des="Transmit Quiet Enable" name="TX_QUIET_EN" />
		  <FIELD bit_offset="3" bit_size="1" des="Receive Quiet Enable" name="RX_QUIET_EN" />
		  <FIELD bit_offset="4" bit_size="1" des="Transmit Control Enable" name="TX_EN_CTRL" />
		  <FIELD bit_offset="6" bit_size="1" des="The Effective 100 ns Tic Value." name="SIGN_BIT" />
		  <FIELD bit_offset="7" bit_size="1" des="Receive Control Enable" name="RX_EN_CTRL" />
		  <FIELD bit_offset="8" bit_size="4" des="100 ns Clock Tic Multiplying Factor" name="MULT_FACT_100NS" />
		  <FIELD bit_offset="12" bit_size="4" des="Clock Stop" name="CLKSTOP" />
		</REGISTER>
		<REGISTER des="VR MII MMD EEE Transmit Timer Register (VR_MII_EEE_TXTIMER)" name="VR_MII_EEE_TXTIMER" offset="0x3F0010" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="6" des="TSL Resolution" name="TSL_RES" />
		</REGISTER>
		<REGISTER des="VR MII MMD EEE Receive Timer Register (VR_MII_EEE_RXTIMER)" name="VR_MII_EEE_RXTIMER" offset="0x3F0012" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="100 micro sec Resolution" name="RES_100U" />
		  <FIELD bit_offset="8" bit_size="6" des="TWR Resolution" name="TWR_RES" />
		</REGISTER>
		<REGISTER des="VR MII MMD Link Timer Control Register (VR_MII_LINK_TIMER_CTRL)" name="VR_MII_LINK_TIMER_CTRL" offset="0x3F0014" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Programmable Link Timer Value for Clause 37 Auto_Negotiation" name="CL37_LINK_TIME" />
		</REGISTER>
		<REGISTER des="VR MII MMD EEE Mode Control 1 Register (VR_MII_EEE_MCTRL1)" name="VR_MII_EEE_MCTRL1" offset="0x3F0016" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Transparent Transmit LPI Mode Enable" name="TRN_LPI" />
		</REGISTER>
		<REGISTER des="VR MII MMD Digital Status Register (VR_MII_DIG_STS)" name="VR_MII_DIG_STS" offset="0x3F0020" reset_val="0x0010" size="16" type="RO">
		  <FIELD bit_offset="2" bit_size="3" des="Power Up Sequence State" name="PSEQ_STATE" />
		  <FIELD bit_offset="5" bit_size="1" des="Rx FIFO Underflow" name="RXFIFO_UNDF" />
		  <FIELD bit_offset="6" bit_size="1" des="Rx FIFO Overflow" name="RXFIFO_OVF" />
		  <FIELD bit_offset="10" bit_size="3" des="LPI Receive State" name="LRX_STATE" />
		  <FIELD bit_offset="13" bit_size="3" des="LPI Transmit State" name="LTX_STATE" />
		</REGISTER>
		<REGISTER des="VR MII MMD Invalid Code Group Error Count 1 Register (VR_MII_ICG_ERRCNT1) " name="VR_MII_ICG_ERRCNT1" offset="0x3F0022" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Invalid Code Group Count Lane 0 (RO,LH Type" name="EC0" />
		</REGISTER>
		<REGISTER des="VR MII MMD Miscellaneous Status Register (VR_MII_MISC_STS)" name="VR_MII_MISC_STS" offset="0x3F0030" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="4" des="Bit Shift" name="BIT_SFT" />
		</REGISTER>
		<REGISTER des="VR MII PHY Rx Lane Status Register (VR_MII_RX_LSTS)" name="VR_MII_RX_LSTS" offset="0x3F0040" reset_val="0x0000" size="16" type="RO">
		  <FIELD bit_offset="4" bit_size="1" des="Receive Signal Detect for Lane 0.Indicates that the Rx has detected the signal on Lane 0. This bit i" name="SIG_DET_0" />
		  <FIELD bit_offset="12" bit_size="1" des="DPLL Lock Status for Lane 0" name="RX_VALID_0" />
		</REGISTER>
		<REGISTER des="VR MII MMD Digital Control 2 Register (VR_MII_DIG_CTRL2)" name="VR_MII_DIG_CTRL2" offset="0x3F01C2" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Receive Polarity Invert on Lane 0" name="RX_POL_INV_0" />
		  <FIELD bit_offset="4" bit_size="1" des="Transmit Polarity Invert on Lane 0" name="TX_POL_INV_0" />
		</REGISTER>
		<REGISTER des="VR MII MMD Digital Error Count Select Register (VR_MII_DIG_ERRCNT_SEL)" name="VR_MII_DIG_ERRCNT_SEL" offset="0x3F01C4" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Clear on Read" name="COR" />
		  <FIELD bit_offset="4" bit_size="1" des="Invalid Code Group Error Counter Enable" name="INV_EC_EN" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0010000, 0xF0011000, 0xF0012000, 0xF0013000, 0xF0014000, 0xF0015000, 0xF0016000, 0xF0017000" multiple="8" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="GPIO" power_domain="VSB11" reset_source="Core Domain reset" version="0x2">
		<REGISTER des="GPIOn Temporary Lock Register 1 (GPnTLOCK1)" name="GPnTLOCK1" offset="0x0000" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Lock 1" name="LOCK1" />
		</REGISTER>
		<REGISTER des="GPIOn Data In Register (GPnDIN)" name="GPnDIN" offset="0x0004" reset_val="Undefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Data In" name="DIN" />
		</REGISTER>
		<REGISTER des="GPIOn Polarity Register (GPnPOL)" name="GPnPOL" offset="0x0008" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Polarity" name="POL" />
		</REGISTER>
		<REGISTER des="GPIOn Data Out Register (GPnDOUT)" name="GPnDOUT" offset="0x000C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Data Out" name="DOUT" />
		</REGISTER>
		<REGISTER des="GPIOn Data Out Register Set (GPnDOS)" name="GPnDOS" offset="0x0068" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Data Out Set" name="DOS" />
		</REGISTER>
		<REGISTER des="GPIOn Data Out Register Clear (GPnDOC)" name="GPnDOC" offset="0x006C" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Data Out Clear" name="DOC" />
		</REGISTER>
		<REGISTER des="GPIOn Output Enable Register (GPnOE)" name="GPnOE" offset="0x0010" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Output Enable" name="OE" />
		</REGISTER>
		<REGISTER des="GPIOn Output Enable Register Set (GPnOES)" name="GPnOES" offset="0x0070" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Output Enable Set" name="OES" />
		</REGISTER>
		<REGISTER des="GPIOn Output Enable Register Clear (GPnOEC)" name="GPnOEC" offset="0x0074" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Output Enable Clear" name="OEC" />
		</REGISTER>
		<REGISTER des="GPIOn Output Type Register (GPnOTYP)" name="GPnOTYP" offset="0x0014" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Output Type" name="OTYP" />
		</REGISTER>
		<REGISTER des="GPIOn on Main Power Register (GPnMP)" name="GPnMP" offset="0x0018" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Main Power" name="MP" />
		</REGISTER>
		<REGISTER des="GPIOn Pull_Up Control Register (GPnPU)" name="GPnPU" offset="0x001C" reset_val="ModuleGPIO0=00000300	  ModuleGPIO1=E0FEFE01	 ModuleGPIO2=C00FFFFF	ModuleGPIO3=00000000   ModuleGPIO4=FFFF0000	  ModuleGPIO5=FF8387FE	 ModuleGPIO6=00000801	ModuleGPIO7=000002FF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Pull_Up Control" name="PUC" />
		</REGISTER>
		<REGISTER des="GPIOn Pull_Down Control Register (GPnPD)" name="GPnPD" offset="0x0020" reset_val="ModuleGPIO0=000F0000	ModuleGPIO1=07000000   ModuleGPIO2=3FF00000	  ModuleGPIO3=00003000	 ModuleGPIO4=00000000	ModuleGPIO5=007C0001   ModuleGPIO6=00000302	  ModuleGPIO7=00000C00" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Pull_Down Control" name="PDC" />
		</REGISTER>
		<REGISTER des="GPIOn Debounce Enable Register (GPnDBNC)" name="GPnDBNC" offset="0x0024" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Debounce Enable" name="DBNCE" />
		</REGISTER>
		<REGISTER des="GPIOn Event Type Register (GPnEVTYP)" name="GPnEVTYP" offset="0x0028" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Event Type" name="EVTYP" />
		</REGISTER>
		<REGISTER des="GPIOn Event for Both Edges Register (GPnEVBE)" name="GPnEVBE" offset="0x002C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Event for Both Edges" name="EVBE" />
		</REGISTER>
		<REGISTER des="GPIOn Output Blink Control Register 0 (GPnOBL0)" name="GPnOBL0" offset="0x0030" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="GPIO00 Blink Selection" name="GP00BLK" />
		  <FIELD bit_offset="4" bit_size="3" des="GPIO01 Blink Selection" name="GP01BLK" />
		  <FIELD bit_offset="8" bit_size="3" des="GPIO02 Blink Selection" name="GP02BLK" />
		  <FIELD bit_offset="12" bit_size="3" des="GPIO03 Blink Selection" name="GP03BLK" />
		  <FIELD bit_offset="16" bit_size="3" des="GPIO04 Blink Selection" name="GP04BLK" />
		  <FIELD bit_offset="20" bit_size="3" des="GPIO05 Blink Selection" name="GP05BLK" />
		  <FIELD bit_offset="24" bit_size="3" des="GPIO06 Blink Selection" name="GP06BLK" />
		  <FIELD bit_offset="28" bit_size="3" des="GPIO07 Blink Selection" name="GP07BLK" />
		</REGISTER>
		<REGISTER des="GPIOn Output Blink Control Register 1 (GPnOBL1)" name="GPnOBL1" offset="0x0034" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="GPIO08 Blink Selection" name="GP08BLK" />
		  <FIELD bit_offset="4" bit_size="3" des="GPIO09 Blink Selection" name="GP09BLK" />
		  <FIELD bit_offset="8" bit_size="3" des="GPIO10 Blink Selection" name="GP10BLK" />
		  <FIELD bit_offset="12" bit_size="3" des="GPIO11 Blink Selection" name="GP11BLK" />
		  <FIELD bit_offset="16" bit_size="3" des="GPIO12 Blink Selection" name="GP12BLK" />
		  <FIELD bit_offset="20" bit_size="3" des="GPIO13 Blink Selection" name="GP13BLK" />
		  <FIELD bit_offset="24" bit_size="3" des="GPIO14 Blink Selection" name="GP14BLK" />
		  <FIELD bit_offset="28" bit_size="3" des="GPIO15 Blink Selection" name="GP15BLK" />
		</REGISTER>
		<REGISTER des="GPIOn Output Blink Control Register 2 (GPnOBL2)" name="GPnOBL2" offset="0x0038" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="GPIO16 Blink Selection" name="GP16BLK" />
		  <FIELD bit_offset="4" bit_size="3" des="GPIO17 Blink Selection" name="GP17BLK" />
		  <FIELD bit_offset="8" bit_size="3" des="GPIO18 Blink Selection" name="GP18BLK" />
		  <FIELD bit_offset="12" bit_size="3" des="GPIO19 Blink Selection" name="GP19BLK" />
		  <FIELD bit_offset="16" bit_size="3" des="GPIO20 Blink Selection" name="GP20BLK" />
		  <FIELD bit_offset="20" bit_size="3" des="GPIO21 Blink Selection" name="GP21BLK" />
		  <FIELD bit_offset="24" bit_size="3" des="GPIO22 Blink Selection" name="GP22BLK" />
		  <FIELD bit_offset="28" bit_size="3" des="GPIO23 Blink Selection" name="GP23BLK" />
		</REGISTER>
		<REGISTER des="GPIOn Output Blink Control Register 3 (GPnOBL3)" name="GPnOBL3" offset="0x003C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="GPIO24 Blink Selection" name="GP24BLK" />
		  <FIELD bit_offset="4" bit_size="3" des="GPIO25 Blink Selection" name="GP25BLK" />
		  <FIELD bit_offset="8" bit_size="3" des="GPIO26 Blink Selection" name="GP26BLK" />
		  <FIELD bit_offset="12" bit_size="3" des="GPIO27 Blink Selection" name="GP27BLK" />
		  <FIELD bit_offset="16" bit_size="3" des="GPIO28 Blink Selection" name="GP28BLK" />
		  <FIELD bit_offset="20" bit_size="3" des="GPIO29 Blink Selection" name="GP29BLK" />
		  <FIELD bit_offset="24" bit_size="3" des="GPIO30 Blink Selection" name="GP30BLK" />
		  <FIELD bit_offset="28" bit_size="3" des="GPIO31 Blink Selection" name="GP31BLK" />
		</REGISTER>
		<REGISTER des="GPIOn Event Enable Register (GPnEVEN)" name="GPnEVEN" offset="0x0040" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Event Enable" name="EVNTEN" />
		</REGISTER>
		<REGISTER des="GPIOn Event Enable Set Register (GPnEVENS)" name="GPnEVENS" offset="0x0044" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Event Enable Set" name="EVENSET" />
		</REGISTER>
		<REGISTER des="GPIOn Event Enable Clear Register (GPnEVENC)" name="GPnEVENC" offset="0x0048" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Event Enable Clear" name="EVENCLR" />
		</REGISTER>
		<REGISTER des="GPIOn Event Status Register (GPnEVST)" name="GPnEVST" offset="0x004C" reset_val="Undefined(Clearedbyreset |butexternaleventsmaysetimmediately)" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="32" des="Event Status" name="EVSTAT" />
		</REGISTER>
		<REGISTER des="GPIOn Standby Power Lock Register (GPnSPLCK)" name="GPnSPLCK" offset="0x0050" reset_val="0x00000000" size="32" type="RW1S">
		  <FIELD bit_offset="0" bit_size="32" des="Standby Power Lock" name="SPLOCK" />
		</REGISTER>
		<REGISTER des="GPIOn Main Power Lock Register (GPnMPLCK)" name="GPnMPLCK" offset="0x0054" reset_val="0x00000000" size="32" type="RW1S">
		  <FIELD bit_offset="0" bit_size="32" des="Main Power Lock" name="MPLOCK" />
		</REGISTER>
		<REGISTER des="GPIOn Input Enable Mask Register (GPnIEM)" name="GPnIEM" offset="0x0058" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Input Enable Mask" name="IEMASK" />
		</REGISTER>
		<REGISTER des="GPIOn Output Slew_Rate Control Register (GPnOSRC)" name="GPnOSRC" offset="0x005C" reset_val="ModuleGPIO0=00000000   ModuleGPIO1=00000000	  ModuleGPIO2=00000000	 ModuleGPIO3=00000000	ModuleGPIO4=00000000   ModuleGPIO5=08000000	  ModuleGPIO6=00000000	 ModuleGPIO7=00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Output Slew_Rate Control" name="OSRC" />
		</REGISTER>
		<REGISTER des="GPIOn Output Drive Strength Control Register (GPnODSC)" name="GPnODSC" offset="0x0060" reset_val="ModuleGPIO0=00000000	ModuleGPIO1=00000000   ModuleGPIO2=00000000	  ModuleGPIO3=00000000	 ModuleGPIO4=00000000	ModuleGPIO5=00000000   ModuleGPIO6=00000000	  ModuleGPIO7=00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Output Drive Strength Control" name="ODSC" />
		</REGISTER>
		<REGISTER des="GPIOn Input Debounce Select Register 0 (GPnDBNCS0) (Added in ARBEL)" name="GPnDBNCS0" offset="0x0080" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="GPIO00 Debounce Select" name="GP00DBCS" />
		  <FIELD bit_offset="2" bit_size="2" des="GPIO01 Debounce Select" name="GP01DBCS" />
		  <FIELD bit_offset="4" bit_size="2" des="GPIO02 Debounce Select" name="GP02DBCS" />
		  <FIELD bit_offset="6" bit_size="2" des="GPIO03 Debounce Select" name="GP03DBCS" />
		  <FIELD bit_offset="8" bit_size="2" des="GPIO04 Debounce Select" name="GP04DBCS" />
		  <FIELD bit_offset="10" bit_size="2" des="GPIO05 Debounce Select" name="GP05DBCS" />
		  <FIELD bit_offset="12" bit_size="2" des="GPIO06 Debounce Select" name="GP06DBCS" />
		  <FIELD bit_offset="14" bit_size="2" des="GPIO07 Debounce Select" name="GP07DBCS" />
		  <FIELD bit_offset="16" bit_size="2" des="GPIO08 Debounce Select" name="GP08DBCS" />
		  <FIELD bit_offset="18" bit_size="2" des="GPIO09 Debounce Select" name="GP09DBCS" />
		  <FIELD bit_offset="20" bit_size="2" des="GPIO10 Debounce Select" name="GP10DBCS" />
		  <FIELD bit_offset="22" bit_size="2" des="GPIO11 Debounce Select" name="GP11DBCS" />
		  <FIELD bit_offset="24" bit_size="2" des="GPIO12 Debounce Select" name="GP12DBCS" />
		  <FIELD bit_offset="26" bit_size="2" des="GPIO13 Debounce Select" name="GP13DBCS" />
		  <FIELD bit_offset="28" bit_size="2" des="GPIO14 Debounce Select" name="GP14DBCS" />
		  <FIELD bit_offset="30" bit_size="2" des="GPIO15 Debounce Select" name="GP15DBCS" />
		</REGISTER>
		<REGISTER des="GPIOn Input Debounce Select Register 1 (GPnDBNCS1) (Added in ARBEL)" name="GPnDBNCS1" offset="0x0084" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="GPIO16 Debounce Select" name="GP16DBCS" />
		  <FIELD bit_offset="2" bit_size="2" des="GPIO17 Debounce Select" name="GP17DBCS" />
		  <FIELD bit_offset="4" bit_size="2" des="GPIO18 Debounce Select" name="GP18DBCS" />
		  <FIELD bit_offset="6" bit_size="2" des="GPIO19 Debounce Select" name="GP19DBCS" />
		  <FIELD bit_offset="8" bit_size="2" des="GPIO20 Debounce Select" name="GP20DBCS" />
		  <FIELD bit_offset="10" bit_size="2" des="GPIO21 Debounce Select" name="GP21DBCS" />
		  <FIELD bit_offset="12" bit_size="2" des="GPIO22 Debounce Select" name="GP22DBCS" />
		  <FIELD bit_offset="14" bit_size="2" des="GPIO23 Debounce Select" name="GP23DBCS" />
		  <FIELD bit_offset="16" bit_size="2" des="GPIO24 Debounce Select" name="GP24DBCS" />
		  <FIELD bit_offset="18" bit_size="2" des="GPIO25 Debounce Select" name="GP25DBCS" />
		  <FIELD bit_offset="20" bit_size="2" des="GPIO26 Debounce Select" name="GP26DBCS" />
		  <FIELD bit_offset="22" bit_size="2" des="GPIO27 Debounce Select" name="GP27DBCS" />
		  <FIELD bit_offset="24" bit_size="2" des="GPIO28 Debounce Select" name="GP28DBCS" />
		  <FIELD bit_offset="26" bit_size="2" des="GPIO29 Debounce Select" name="GP29DBCS" />
		  <FIELD bit_offset="28" bit_size="2" des="GPIO30 Debounce Select" name="GP30DBCS" />
		  <FIELD bit_offset="30" bit_size="2" des="GPIO31 Debounce Select" name="GP31DBCS" />
		</REGISTER>
		<REGISTER des="GPIOn Debounce Period Register 0_3 (GPnDBNCP0_3) (Added in ARBEL)" multiple="4" name="GPnDBNCP0_3" offset="0x0088, 0x008C, 0x0090, 0x0094" reset_val="0x00070000" size="33" type="RW">
		  <FIELD bit_offset="0" bit_size="24" des="Debounce Period" name="DBNCP" />
		</REGISTER>
		<REGISTER des="GPIOn Temporary Lock Register 2 (GPnTLOCK2)" name="GPnTLOCK2" offset="0x00AC" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Lock2" name="LOCK2" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0007000" interrupt="INT8" name="KCS" power_domain="VSB11" version="N/A">
		<REGISTER des="Host Interface Control Register (HICTRL)" name="HICTRL" offset="0x00" reset_source="Core Domain reset | VDD Power-Up reset  |  Host Hardware reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Output Buffer Full Keyboard Interrupt Enable" name="OBFKIE" />
		  <FIELD bit_offset="1" bit_size="1" des="Output Buffer Full Mouse Interrupt Enable" name="OBFMIE" />
		  <FIELD bit_offset="2" bit_size="1" des="Output Buffer Empty Core Interrupt Enable" name="OBECIE" />
		  <FIELD bit_offset="3" bit_size="1" des="Input Buffer Full Core Interrupt Enable" name="IBFCIE" />
		</REGISTER>
		<REGISTER des="Host Interface IRQ Control Register (HIIRQC)" name="HIIRQC" offset="0x02" reset_source="Core Domain reset | VDD Power-Up reset  |  Host Hardware reset" reset_val="0x00(cangedinArbel)" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Host Interrupt Request 1 Control Bit" name="IRQ1B" />
		  <FIELD bit_offset="1" bit_size="1" des="Host Interrupt Request 12 Control Bit" name="IRQ12B" />
		  <FIELD bit_offset="6" bit_size="1" des="Negative Polarity" name="IRQNPOL" />
		</REGISTER>
		<REGISTER des="Host Interface Keyboard/Mouse Status Register (HIKMST)" name="HIKMST" offset="0x04" reset_source="Core Domain reset | VDD Power-Up reset	 |	Host Hardware reset" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Output Buffer Full" name="OBF" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Input Buffer Full" name="IBF" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Flag 0" name="F0" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="A2 Address" name="A2" type="RO" />
		  <FIELD bit_offset="4" bit_size="4" des="Status Bits" name="ST3_ST0" type="RW" />
		</REGISTER>
		<REGISTER des="Host Interface Keyboard Data Out Buffer Register (HIKDO)" name="HIKDO" offset="0x06" reset_source="Core Domain reset | VDD Power-Up reset  |	 Host Hardware reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="Keyboard DBBOUT Data" name="KEYBOARD DBBOUT DATA" />
		</REGISTER>
		<REGISTER des="Host Interface Mouse Data Out Buffer Register (HIMDO)" name="HIMDO" offset="0x08" reset_source="Core Domain reset | VDD Power-Up reset  |  Host Hardware reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="Mouse DBBOUT Data" name="MOUSE_DBBOUT_DATA" />
		</REGISTER>
		<REGISTER des="Host Interface Keyboard/Mouse Data In Buffer Register (HIKMDI)" name="HIKMDI" offset="0x0A" reset_source="Core Domain reset | VDD Power-Up reset	 |	Host Hardware reset" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Keyboard/Mouse DBBIN Data" name="KEYBOARD_MOUSE_DBBIN_DATA" />
		</REGISTER>
		<REGISTER des="Host Interface Glue Register (HIGLUE)" name="HIGLUE" offset="0x4E" reset_val="0x81" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Gate A20 Out Bit" name="GA20B" reset_source="Core Domain reset | VDD Power-Up reset  |  Host Hardware reset" />
		  <FIELD bit_offset="6" bit_size="1" des="KBRST Out Bit" name="KBRSTB" reset_source="Core Domain reset | VDD Power-Up reset	 |	Host Hardware reset" />
		  <FIELD bit_offset="7" bit_size="1" des="Host Reset when NPCM850x Accessed During Core Domain Reset" name="HRACR" reset_source="VSB Hardware reset" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Status Register (KCSnST)" multiple="3" name="KCSnST" offset="0x0C, 0x1E, 0x30" reset_source="Core Domain reset | VDD Power-Up reset  |	 Host Hardware reset" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Output Buffer Full" name="OBF" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Input Buffer Full" name="IBF" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Flag 0" name="F0" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Command Register" name="CMD" type="RO" />
		  <FIELD bit_offset="4" bit_size="4" des="Status" name="ST3-ST0" type="RW" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Data Out Buffer Register (KCSnDO)" multiple="3" name="KCSnDO" offset="0x0E, 0x20, 0x32" reset_source="Core Domain reset  |	 VDD Power-Up reset	 |	Host Hardware reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="KCS_CHANNEL_DBBOUT Data" name="KCS_CHANNEL_DBBOUT_DATA" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Data In Buffer Register (KCSnDI)" multiple="3" name="KCSnDI" offset="0x10, 0x22, 0x34" reset_source="Core Domain reset	 |	VDD Power-Up reset	|  Host Hardware reset" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="KCS_CHANNEL_DBBIN Data" name="KCS_CHANNEL_DBBIN_DATA" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Data Out Buffer with SCI Register (KCSnDOC)" multiple="3" name="KCSnDOC" offset="0x12, 0x24, 0x36" reset_source="Core Domain reset	 |	VDD Power-Up reset	|  Host Hardware reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="KCS_CHANNEL_DBBOUT Data" name="KCS_CHANNEL_DBBOUT_DATA" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Data Out Buffer with SMI Register (KCSnDOM)" multiple="3" name="KCSnDOM" offset="0x14, 0x26, 0x38" reset_source="Core Domain reset	 |	VDD Power-Up reset	|  Host Hardware reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="KCS_CHANNEL_DBBOUT Data" name="KCS_CHANNEL_DBBOUT_DATA" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Data In Buffer with SCI Register (KCSnDIC)" multiple="3" name="KCSnDIC" offset="0x16, 0x28, 0x3A" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="KCS_CHANNEL_DBBIN Data" name="KCS_CHANNEL_DBBIN_DATA" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Control Register (KCSnCTL)" multiple="3" name="KCSnCTL" offset="0x18, 0x2A, 0x3C" reset_source="Core Domain reset	|  VDD Power-Up reset  |  Host Hardware reset" reset_val="0xC0" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Input Buffer Full Interrupt Enable" name="IBFIE" />
		  <FIELD bit_offset="1" bit_size="1" des="Output Buffer Empty Interrupt Enable" name="OBEIE" />
		  <FIELD bit_offset="3" bit_size="3" des="Pulse Level Mode SCI" name="PLMS" />
		  <FIELD bit_offset="6" bit_size="1" des="SCI Negative Polarity" name="SCIPOL" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Interrupt Control Register (KCSnIC)" multiple="3" name="KCSnIC" offset="0x1A, 0x2C, 0x3E" reset_source="Core Domain reset	|  VDD Power-Up reset  |  Host Domain reset" reset_val="0x40(CangedinArbel)" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Host Interrupt Request Control Bit" name="IRQB" />
		  <FIELD bit_offset="1" bit_size="1" des="Host SMI Request Control Bit" name="SMIB" />
		  <FIELD bit_offset="2" bit_size="1" des="Host SCI Request Control Bit" name="SCIB" />
		  <FIELD bit_offset="3" bit_size="3" des="Pulse Level Mode SMI" name="PLMM" />
		  <FIELD bit_offset="6" bit_size="1" des="SMI Negative Polarity" name="SMIPOL" />
		  <FIELD bit_offset="7" bit_size="1" des="SCI on IBF Start" name="SCIIS" />
		</REGISTER>
		<REGISTER des="KCS_CHANNEL_n Interrupt Enable Register (KCSnIE)" multiple="3" name="KCSnIE" offset="0x1C, 0x2E, 0x40" reset_source="Core Domain reset  |  VDD Power-Up reset  |	 Host Hardware reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="IRQ Enable" name="IRQE" />
		  <FIELD bit_offset="1" bit_size="1" des="SCI Enable" name="SCIE" />
		  <FIELD bit_offset="2" bit_size="1" des="SMI Enable" name="SMIE" />
		  <FIELD bit_offset="3" bit_size="1" des="Hardware IRQ Enable" name="HIRQE" />
		  <FIELD bit_offset="4" bit_size="1" des="Hardware SCI Enable" name="HSCIE" />
		  <FIELD bit_offset="5" bit_size="1" des="Hardware SMI Enable" name="HSMIE" />
		  <FIELD bit_offset="6" bit_size="1" des="Host Stall Access" name="HSTA" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Address 2 LSB Register (BPCFA2L)" name="BPCFA2L" offset="0x42" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="IO Address 2 Low Byte" name="IOA2L" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Address 2 MSB Register (BPCFA2M)" name="BPCFA2M" offset="0x44" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="IO Address 2 High Byte" name="IOA2M" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Enable Register (BPCFEN)" name="BPCFEN" offset="0x46" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="nRI1 Event Interrupt Enable" name="RI1IE" />
		  <FIELD bit_offset="1" bit_size="1" des="nRI2 Event Interrupt Enable" name="RI2IE" />
		  <FIELD bit_offset="2" bit_size="1" des="Double-Word Capture" name="DWCAPTURE" />
		  <FIELD bit_offset="3" bit_size="1" des="FIFO Ready Interrupt Enable" name="FRIE" />
		  <FIELD bit_offset="4" bit_size="1" des="Host Reset Interrupt Enable" name="HRIE" />
		  <FIELD bit_offset="5" bit_size="1" des="VDD Change Interrupt Enable" name="VDDIE" />
		  <FIELD bit_offset="6" bit_size="1" des="I/O Address 2 Enable" name="ADDR2EN" />
		  <FIELD bit_offset="7" bit_size="1" des="I/O Address 1 Enable" name="ADDR1EN" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Status Register (BPCFSTAT)" name="BPCFSTAT" offset="0x48" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Address Decode" name="AD" />
		  <FIELD bit_offset="5" bit_size="1" des="FIFO Overflow Status" name="FIFO_OF" />
		  <FIELD bit_offset="7" bit_size="1" des="FIFO Valid Status" name="FIFO_V" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Data Register (BPCFDATA)" name="BPCFDATA" offset="0x4A" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="if valid" name="DATA" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Miscellaneous Status Register (BPCFMSTAT)" name="BPCFMSTAT" offset="0x4C" reset_source="Core Domain reset" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="RI1_STS" name="NRI1_EVENT_STATUS" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="RI2_STS" name="NRI2_EVENT_STATUS" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="VDD Status" name="VDD_STAT" type="RO" />
		  <FIELD bit_offset="4" bit_size="1" des="VDD Changed Status" name="VDD_CHG" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Host Reset or Platform Reset Status" name="HR_STAT" type="RO" />
		  <FIELD bit_offset="6" bit_size="1" des="Host Reset Changed Status" name="HR_CHG" type="RW1C" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Address 1 LSB Register (BPCFA1L)" name="BPCFA1L" offset="0x50" reset_val="0x80" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="IO Address 1 Low Byte" name="IOA1L" />
		</REGISTER>
		<REGISTER des="BIOS POST Code FIFO Address 1 MSB Register (BPCFA1M)" name="BPCFA1M" offset="0x52" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="IO Address 1 High Byte" name="IOA1M" />
		</REGISTER>
		<REGISTER des="Status Definition Register (BPCSDR)" name="BPCSDR" offset="0x54" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Host Reset Interrupt Definition" name="HRIDEF" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0208000, 0xF0209000" multiple="2" multiple_name_index="1" multiple_name_pattern="[NAME][INDEX]" name="JTM" power_domain="VSB11" reset_source="Core Domain reset" version="0x1">
		<REGISTER des="JTM Control Register (JTM_CTL) " name="JTM_CTL" offset="0x0" reset_val="0x00040000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="JTAG Master Enable" name="JTM_EN" />
		  <FIELD bit_offset="4" bit_size="1" des="Enable Interrupt when operation is Done" name="DONE_IE" />
		  <FIELD bit_offset="8" bit_size="1" des="JMn_nTRST Output Value" name="TRST_OUT" />
		  <FIELD bit_offset="12" bit_size="1" des="Input Sample Clock Edge" name="INSMP_EJ" />
		  <FIELD bit_offset="16" bit_size="8" des="Shift Clock Divider Value" name="CKDV" />
		</REGISTER>
		<REGISTER des="JTM Status Register (JTM_STAT) " name="JTM_STAT" offset="0x4" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Busy in operation" name="BUSY" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Operation Done" name="DONE" type="RW1C" />
		</REGISTER>
		<REGISTER des="JTM Command Register (JTM_CMD) " name="JTM_CMD" offset="0x08" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Start Operation" name="ST_OP" type="WO" />
		  <FIELD bit_offset="8" bit_size="8" des="Clock Count" name="CK_CNT" type="RW" />
		</REGISTER>
		<REGISTER des="JTM TDO Out 0_3 Register (JTM_TDO_OUT0_3) " multiple="4" name="JTM_TDO_OUT0_3" offset="0x10, 0x14, 0x18, 0x1C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="JMn_TDO Data Out" name="TDO_OUT" />
		</REGISTER>
		<REGISTER des="JTM TDO Enable 0_3 Register (JTM_TDO_EN0_3) " multiple="4" name="JTM_TDO_EN0_3" offset="0x20, 0x24, 0x28, 0x2C" reset_val="0xFFFFFFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="JMn_TDO Output Enable" name="TDO_EN" />
		</REGISTER>
		<REGISTER des="JTM TMS Output 0_3 Register (JTM_TMS_OUT0_3) " multiple="4" name="JTM_TMS_OUT0_3" offset="0x30, 0x34, 0x38, 0x3C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="JMn_TMS Data Out" name="TMS_OUT" />
		</REGISTER>
		<REGISTER des="JTM TDI Input 0_3 Register (JTM_TDI_IN0_3) " multiple="4" name="JTM_TDI_IN0_3" offset="0x40, 0x44, 0x48, 0x4C" reset_val="0xundefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="JMn_TDI Data IN" name="TDI_IN" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0180000, 0xF0181000, 0xF0182000, 0xF0183000, 0xF0184000, 0xF0185000, 0xF0186000, 0xF0187000" multiple="8" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="MFT" power_domain="VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="Timer/Counter Register 1 (TnCNT1)" name="TnCNT1" offset="0x00" reset_val="Undefined" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Timer/Counter 1" name="TCNT1" />
		</REGISTER>
		<REGISTER des="Reload/Capture Register A (TnCRA)" name="TnCRA" offset="0x02" reset_val="Undefined" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Timer Reload/Capture A" name="TCRA" />
		</REGISTER>
		<REGISTER des="Reload/Capture Register B (TnCRB)" name="TnCRB" offset="0x04" reset_val="Undefined" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Timer Reload/Capture B" name="TCRB" />
		</REGISTER>
		<REGISTER des="Timer/Counter Register 2 (TnCNT2)" name="TnCNT2" offset="0x06" reset_val="Undefined" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Timer/Counter 2" name="TCNT2" />
		</REGISTER>
		<REGISTER des="Clock Prescaler Register (TnPRSC)" name="TnPRSC" offset="0x08" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Clock Prescaler" name="CLKPS" />
		</REGISTER>
		<REGISTER des="Clock Unit Control Register (TnCKC)" name="TnCKC" offset="0x0A" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Counter 1 Clock Select" name="C1CSEL" />
		  <FIELD bit_offset="3" bit_size="3" des="Counter 2 Clock Select" name="C2CSEL" />
		</REGISTER>
		<REGISTER des="Timer Mode Control Register (TnMCTRL)" name="TnMCTRL" offset="0x0C" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Mode Select" name="MDSEL" />
		  <FIELD bit_offset="3" bit_size="1" des="TAn Edge Polarity" name="TAEDG" />
		  <FIELD bit_offset="4" bit_size="1" des="TBn Edge Polarity" name="TBEDG" />
		  <FIELD bit_offset="5" bit_size="1" des="TAn Enable" name="TAEN" />
		  <FIELD bit_offset="6" bit_size="1" des="TBn Enable" name="TBEN" />
		</REGISTER>
		<REGISTER des="Timer Interrupt Control Register (TnICTRL)" name="TnICTRL" offset="0x0E" reset_val="0x00" size="8" type="RW1S">
		  <FIELD bit_offset="0" bit_size="1" des="Timer Interrupt Source A Pending" name="TAPND" />
		  <FIELD bit_offset="1" bit_size="1" des="Timer Interrupt Source B Pending" name="TBPND" />
		  <FIELD bit_offset="2" bit_size="1" des="Timer Interrupt Source C Pending" name="TCPND" />
		  <FIELD bit_offset="3" bit_size="1" des="Timer Interrupt Source D Pending" name="TDPND" />
		  <FIELD bit_offset="4" bit_size="1" des="Timer Interrupt Source E Pending" name="TEPND" />
		  <FIELD bit_offset="5" bit_size="1" des="Timer Interrupt Source F Pending" name="TFPND" />
		</REGISTER>
		<REGISTER des="Timer Interrupt Clear Register (TnICLR)" name="TnICLR" offset="0x10" reset_val="0x00" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="Timer Pending A Clear" name="TACLR" />
		  <FIELD bit_offset="1" bit_size="1" des="Timer Pending B Clear" name="TBCLR" />
		  <FIELD bit_offset="2" bit_size="1" des="Timer Pending C Clear" name="TCCLR" />
		  <FIELD bit_offset="3" bit_size="1" des="Timer Pending D Clear" name="TDCLR" />
		  <FIELD bit_offset="4" bit_size="1" des="Timer Pending E Clear" name="TECLR" />
		  <FIELD bit_offset="5" bit_size="1" des="Timer Pending F Clear" name="TFCLR" />
		</REGISTER>
		<REGISTER des="Timer Interrupt Enable Register (TnIEN)" name="TnIEN" offset="0x12" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Timer Interrupt A Enable" name="TAIEN" />
		  <FIELD bit_offset="1" bit_size="1" des="Timer Interrupt B Enable" name="TBIEN" />
		  <FIELD bit_offset="2" bit_size="1" des="Timer Interrupt C Enable" name="TCIEN" />
		  <FIELD bit_offset="3" bit_size="1" des="Timer Interrupt D Enable" name="TDIEN" />
		  <FIELD bit_offset="4" bit_size="1" des="Timer Interrupt E Enable" name="TEIEN" />
		  <FIELD bit_offset="5" bit_size="1" des="Timer Interrupt F Enable" name="TFIEN" />
		</REGISTER>
		<REGISTER des="Compare Register A (TnCPA)" name="TnCPA" offset="0x14" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Timer Compare A" name="TCPA" />
		</REGISTER>
		<REGISTER des="Compare Register B (TnCPB)" name="TnCPB" offset="0x16" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Timer Compare B" name="TCPB" />
		</REGISTER>
		<REGISTER des="Compare Configuration Register (TnCPCFG)" name="TnCPCFG" offset="0x18" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Compare Function A Select" name="CPASEL" />
		  <FIELD bit_offset="1" bit_size="1" des="Low Indication Enable for Comparator A" name="LOAEN" />
		  <FIELD bit_offset="2" bit_size="1" des="Equal Indication Enable for Comparator A" name="EQAEN" />
		  <FIELD bit_offset="3" bit_size="1" des="High Indication Enable for Comparator A" name="HIAEN" />
		  <FIELD bit_offset="4" bit_size="1" des="Compare Function B Select" name="CPBSEL" />
		  <FIELD bit_offset="5" bit_size="1" des="Low Indication Enable for Comparator B" name="LOBEN" />
		  <FIELD bit_offset="6" bit_size="1" des="Equal Indication Enable for Comparator B" name="EQBEN" />
		  <FIELD bit_offset="7" bit_size="1" des="High Indication Enable for Comparator B" name="HIBEN" />
		</REGISTER>
		<REGISTER des="Input Select 1 Register (TnINASEL)" name="TnINASEL" offset="0x1A" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Input Select A" name="SELA" />
		</REGISTER>
		<REGISTER des="Input Select A Register (TnINBSEL)" name="TnINBSEL" offset="0x1C" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Input Select B" name="SELB" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xE1000000" name="PCIERC" power_domain="VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="PCIERC Configuration Number Register (RCCFGNUM) " name="RCCFGNUM" offset="0x140" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Function Number" name="FUNC" />
		  <FIELD bit_offset="3" bit_size="5" des="Device Number" name="DEVICE" />
		  <FIELD bit_offset="8" bit_size="8" des="Bus Number" name="BUS" />
		  <FIELD bit_offset="16" bit_size="4" des="Byte Enables" name="BYTE_EN" />
		  <FIELD bit_offset="20" bit_size="1" des="Force Byte" name="FORCE_BE" />
		</REGISTER>
		<REGISTER des="PCIERC Interrupt Enable Register (RCINTEN)" name="RCINTEN" offset="0x180" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="DMA END 0 Interrupt Enable" name="DE0EN" />
		  <FIELD bit_offset="1" bit_size="1" des="DMA END 1 Interrupt Enable" name="DE1EN" />
		  <FIELD bit_offset="8" bit_size="1" des="DMA Error 0 Interrupt Enable" name="DR0EN" />
		  <FIELD bit_offset="9" bit_size="1" des="DMA Error 1 Interrupt Enable" name="DR1EN" />
		  <FIELD bit_offset="24" bit_size="1" des="INTA Enable" name="INTAEN" />
		  <FIELD bit_offset="25" bit_size="1" des="INTB Enable" name="INTBEN" />
		  <FIELD bit_offset="26" bit_size="1" des="INTC Enable" name="INTCEN" />
		  <FIELD bit_offset="27" bit_size="1" des="INTD Enable" name="INTDEN" />
		  <FIELD bit_offset="28" bit_size="1" des="MSI Enable" name="MSIEN" />
		</REGISTER>
		<REGISTER des="PCIERC Interrupt Status Register (RCINTSTAT) " name="RCINTSTAT" offset="0x184" reset_val="0x00000000" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="1" des="DMA END 0 Status" name="DE0" />
		  <FIELD bit_offset="1" bit_size="1" des="DMA END 1 Status" name="DE1" />
		  <FIELD bit_offset="8" bit_size="1" des="DMA Error 0 Status" name="DR0" />
		  <FIELD bit_offset="9" bit_size="1" des="DMA Error 1 Status" name="DR1" />
		  <FIELD bit_offset="24" bit_size="1" des="INTA Status" name="INTAST" />
		  <FIELD bit_offset="25" bit_size="1" des="INTB Status" name="INTBST" />
		  <FIELD bit_offset="26" bit_size="1" des="INTC Status" name="INTCST" />
		  <FIELD bit_offset="27" bit_size="1" des="INTD Status" name="INTDST" />
		  <FIELD bit_offset="28" bit_size="1" des="MSI Status" name="MSIST" />
		  <FIELD bit_offset="29" bit_size="1" des="AER Status" name="AERST" />
		</REGISTER>
		<REGISTER des="PCIERC MSI Status Register (RCMSISTAT) " name="RCMSISTAT" offset="0x194" reset_val="0x00000000" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="32" des="MSI Status" name="MSISTAT" />
		</REGISTER>
		<REGISTER des="PCIERC PCIE-to-AXI WINn Source Address Low Register, n=0-1 (RCPAnSAL) " multiple="2" name="RCPAnSAL" offset="0x600, 0x700" reset_val="0x00000027" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Translation Table Implemented" name="TE" type="RO" />
		  <FIELD bit_offset="1" bit_size="6" des="Translation Size" name="ATR_SIZE" />
		  <FIELD bit_offset="12" bit_size="20" des="Source Address Low" name="SRCAL" />
		</REGISTER>
		<REGISTER des="PCIERC PCIE-to-AXI WINn Source Address High Register, n=0-1 (RCPAnSAH) " multiple="2" name="RCPAnSAH" offset="0x604, 0x704" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Source Address High" name="SRCAH" />
		</REGISTER>
		<REGISTER des="PCIERC PCIE-to-AXI WINn Translation Address Low Register, n=0-1 (RCPAnTAL) " multiple="2" name="RCPAnTAL" offset="0x608, 0x708" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Translation Address Low" name="TRAAL" />
		</REGISTER>
		<REGISTER des="PCIERC PCIE-to-AXI WINn Translation Address High Register, n=0-1 (RCPAnTAH) " multiple="2" name="RCPAnTAH" offset="0x60C, 0x70C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Translation Address High" name="TRAAH" />
		</REGISTER>
		<REGISTER des="PCIERC PCIE-to-AXI WINn Translations Parameters Register, n=0-1 (RCPAnTP) " multiple="2" name="RCPAnTP" offset="0x610, 0x710" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Translation ID" name="TRSL_ID" />
		  <FIELD bit_offset="16" bit_size="12" des="Transfer Parameter" name="TRSF_PARAM" />
		</REGISTER>
		<REGISTER des="PCIERC AXI-to-PCIE WINn Source Address Low Register, n=1-5 (RCAPnSAL) " multiple="5" name="RCAPnSAL" offset="0x820, 0x840, 0x860, 0x880, 0x8A0" reset_val="0x00000017" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Translation Table Implemented" name="TE" type="RO" />
		  <FIELD bit_offset="1" bit_size="6" des="Translation Size" name="ATR_SIZE" />
		  <FIELD bit_offset="12" bit_size="20" des="Source Address Low" name="SRCAL" />
		</REGISTER>
		<REGISTER des="PCIERC AXI-to-PCIE WINn Source Address High Register, n=1-5 (RCAPnSAH) " multiple="5" name="RCAPnSAH" offset="0x824, 0x844, 0x864, 0x884, 0x8A4" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Source Address High" name="SRCAH" />
		</REGISTER>
		<REGISTER des="PCIERC AXI-to-PCIE WINn Translation Address Low Register, n=1-5 (RCAPnTAL) " multiple="5" name="RCAPnTAL" offset="0x828, 0x848, 0x868, 0x888, 0x8A8" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Translation Address Low" name="TRAAL" />
		</REGISTER>
		<REGISTER des="PCIERC AXI-to-PCIE WINn Translation Address High Register, n=1-5 (RCAPnTAH) " multiple="5" name="RCAPnTAH" offset="0x82C, 0x84C, 0x86C, 0x88C, 0x8AC" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Translation Address High" name="TRAAH" />
		</REGISTER>
		<REGISTER des="PCIERC AXI-to-PCIE WINn Translations Parameters Register, n=1-5 (RCAPnTP) " multiple="5" name="RCAPnTP" offset="0x830, 0x850, 0x870, 0x890, 0x8B0" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Translation ID" name="TRSL_ID" />
		  <FIELD bit_offset="16" bit_size="12" des="Transfer Parameter" name="TRSF_PARAM" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Source Parameters Register n, n=0-1 (DMA_SRCPRMn) " multiple="2" name="DMA_SRCPRMn" offset="0x400, 0x440" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Source Interface ID" name="SRC_ID" />
		  <FIELD bit_offset="16" bit_size="12" des="Transfer Parameter" name="TRSF_PARAM" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Destination Parameters Register n, n=0-1 (DMA_DSTPRMn) " multiple="2" name="DMA_DSTPRMn" offset="0x404, 0x444" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Destination Interface ID" name="DST_ID" />
		  <FIELD bit_offset="16" bit_size="12" des="Transfer Parameter" name="TRSF_PARAM" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Source Address Low Register, n=0-1 (DMA_SALn) " multiple="2" name="DMA_SALn" offset="0x408, 0x448" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Source Address Low" name="SRCAL" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Source Address High Register, n=0-1 (DMA_SAHn) " multiple="2" name="DMA_SAHn" offset="0x40C, 0x44C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Source Address High" name="SRCAH" />
		</REGISTER>
		<REGISTER des="CIERC DMA Destination Address Low Register, n=0-1 (DMA_DALn) " multiple="2" name="DMA_DALn" offset="0x610, 0x650" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Destination Address Low" name="DSTAL" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Destination Address High Register, n=0-1 (DMA_DAHn) " multiple="2" name="DMA_DAHn" offset="0x414, 0x454" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Destination Address High" name="DSTAH" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Length Register, n=0-1 (DMA_LENn) " multiple="2" name="DMA_LENn" offset="0x418, 0x458" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Length in Bytes" name="LENGTH" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Control Register n, n=0-1 (DMA_CTLn) " multiple="2" name="DMA_CTLn" offset="0x41C, 0x45C" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Start/Abort" name="ST_AB" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Pause/Resume" name="PA_RE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Stop when DMA Length is reached" name="STOL" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Abort on Error Condition" name="ABOE" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="IRQ on DMA End" name="IRQE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="IRQ on Error" name="IRQERR" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="IRQ Destination" name="IRQDST" type="RW" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Status Register n, n=0-1 (DMA_STATn) " multiple="2" name="DMA_STATn" offset="0x420, 0x460" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="DMA Complete with Length Reached" name="DMACLEN" />
		  <FIELD bit_offset="3" bit_size="1" des="DMA Complete with Error" name="DMACERR" />
		  <FIELD bit_offset="4" bit_size="1" des="DMA Complete with more than 4 GBytes transferred" name="DMAC4GB" />
		  <FIELD bit_offset="6" bit_size="1" des="DMA Successfully Stopped by User" name="DMASTP" />
		  <FIELD bit_offset="7" bit_size="1" des="DMA Incorrectly Ended" name="DMAIEND" />
		  <FIELD bit_offset="8" bit_size="1" des="Source Error: Completion Timeout" name="SE_CTO" />
		  <FIELD bit_offset="9" bit_size="1" des="Source Error: CA on PCIe or DECERR on AXI" name="SE_CA" />
		  <FIELD bit_offset="10" bit_size="1" des="Source Error: UR/EP received on PCIe or SLVERR response on AXI" name="SE_UREP" />
		  <FIELD bit_offset="11" bit_size="1" des="Source Error: ECRC or Data Error" name="SE_ECRC" />
		  <FIELD bit_offset="16" bit_size="1" des="Destination Error: Completion Timeout" name="DE_CTO" />
		  <FIELD bit_offset="17" bit_size="1" des="Destination Error: CA on PCIe or DECERR on AXI" name="DE_CA" />
		  <FIELD bit_offset="18" bit_size="1" des="Destination Error: UR/EP received on PCIe or SLVERR response on AXI" name="DE_UREP" />
		  <FIELD bit_offset="19" bit_size="1" des="Destination Error: ECRC or Data Error" name="DE_ECRC" />
		</REGISTER>
		<REGISTER des="PCIERC DMA Amount Register, n=0-1 (DMA_AMOn) " multiple="2" name="DMA_AMOn" offset="0x424, 0x464" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Amount in Bytes" name="AMOUNT" type="RW" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0100000" name="PECI" power_domain="VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="PECI Control Status Register (PECI_CTL_STS)" name="PECI_CTL_STS" offset="0x0" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Start/Busy" name="START_BUSY" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Done" name="DONE" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="CRC Error" name="CRC_ERR" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="1" des="Abort Error" name="ABRT_ERR" type="RW1C" />
		  <FIELD bit_offset="6" bit_size="1" des="DONE Enable" name="DONE_EN" type="RW" />
		</REGISTER>
		<REGISTER des="PECI Read Length Register (PECI_RD_LENGTH)" name="PECI_RD_LENGTH" offset="0x04" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="7" des="Read Length" name="READ_LENGTH" />
		</REGISTER>
		<REGISTER des="PECI Address Register (PECI_ADDR)" name="PECI_ADDR" offset="0x08" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="PECI Address" name="PECI_ADDRESS" />
		</REGISTER>
		<REGISTER des="PECI Command Register (PECI_CMD)" name="PECI_CMD" offset="0x0C" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="PECI Command" name="PECI_COMMAND" />
		</REGISTER>
		<REGISTER des="PECI Control 2 Register (PECI_CTL2)" name="PECI_CTL2" offset="0x10" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="6" bit_size="2" des="Pull_Down Operation" name="PD_OP" />
		</REGISTER>
		<REGISTER des="PECI Write Length Register (PECI_WR_LENGTH)" name="PECI_WR_LENGTH" offset="0x1C" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="7" des="Write Length" name="WRITE_LENGTH" />
		</REGISTER>
		<REGISTER des="PECI Data Rate Register (PDRR)" name="PDRR" offset="0x2C" reset_val="0x8F" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="5" des="Programmable Host Negotiation Bit Rate" name="PHNBR" />
		</REGISTER>
		<REGISTER des="PECI Data INOUT 0_3F Registers (PECI_DAT_INOUT0_3F)" multiple="64" name="PECI_DAT_INOUT0_3F" offset="0x100, 0x104, 0x108, 0x112, 0x116, 0x120, 0x124, 0x128, 0x132, 0x136, 0x140, 0x144, 0x148, 0x152, 0x156, 0x160, 0x164, 0x168, 0x172, 0x176, 0x180, 0x184, 0x188, 0x192, 0x196, 0x200, 0x204, 0x208, 0x212, 0x216, 0x220, 0x224, 0x228, 0x232, 0x236, 0x240, 0x244, 0x248, 0x252, 0x256, 0x260, 0x264, 0x268, 0x272, 0x276, 0x280, 0x284, 0x288, 0x292, 0x296, 0x300, 0x304, 0x308, 0x312, 0x316, 0x320, 0x324, 0x328, 0x332, 0x336, 0x340, 0x344, 0x348, 0x352" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="PECI Data" name="PECI_DATA" />
		</REGISTER>

	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0201000" name="PSPI" power_domain="VSB11" reset_source="Core Domain reset" version="0x3">
		<REGISTER des="PSPI Data In/Out Register (PSPI_DATA) " name="PSPI_DATA" offset="0x00" reset_val="Undefined" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Data" name="DATA" />
		</REGISTER>
		<REGISTER des="PSPI Control 1 Register (PSPI_CTL1) " name="PSPI_CTL1" offset="0x02" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SPI Enable" name="SPIEN" />
		  <FIELD bit_offset="2" bit_size="1" des="Data Interface Mode" name="MOD" />
		  <FIELD bit_offset="5" bit_size="1" des="Enable Interrupt for Read" name="EIR" />
		  <FIELD bit_offset="6" bit_size="1" des="Enable Interrupt for Write" name="EIW" />
		  <FIELD bit_offset="7" bit_size="1" des="Clocking Mode" name="SCM" />
		  <FIELD bit_offset="8" bit_size="1" des="Value of PSPICK when Idle" name="SCIDL" />
		  <FIELD bit_offset="9" bit_size="7" des="Shift Clock Divider Value" name="SCDV6_0" />
		</REGISTER>
		<REGISTER des="PSPI Status Register (PSPI_STAT) " name="PSPI_STAT" offset="0x4" reset_val="0x00" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="Shift Register Busy" name="BSY" />
		  <FIELD bit_offset="1" bit_size="1" des="Read Buffer Full" name="RBF" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0103000, 0xF0104000" multiple="2" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="PWMM" power_domain="VSB11" reset_source="Core Domain reset" version="0x4">
		<REGISTER des="PWM Prescale Register (PPR)" name="PPR" offset="0x0000" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Prescale01" name="PRESCALE01" />
		  <FIELD bit_offset="8" bit_size="8" des="Prescale23" name="PRESCALE23" />
		</REGISTER>
		<REGISTER des="PWM Clock Selector Register (CSR)" name="CSR" offset="0x0004" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Channel 0 Clock Source Selection" name="CH0" />
		  <FIELD bit_offset="4" bit_size="3" des="Channel 1 Clock Source Selection" name="CH1" />
		  <FIELD bit_offset="8" bit_size="3" des="Channel 2 Clock Source Selection" name="CH2" />
		  <FIELD bit_offset="12" bit_size="3" des="Channel 3 Clock Source Selection" name="CH3" />
		</REGISTER>
		<REGISTER des="PWM Control Register (PCR)" name="PCR" offset="0x0008" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Channel 0 Enable/Disable" name="CH0EN" />
		  <FIELD bit_offset="2" bit_size="1" des="Channel 0 Inverter ON/OFF" name="CH0INV" />
		  <FIELD bit_offset="3" bit_size="1" des="Channel 0 Toggle/One_Shot Mode" name="CH0MOD" />
		  <FIELD bit_offset="8" bit_size="1" des="Channel 1 Enable/Disable" name="CH1EN" />
		  <FIELD bit_offset="10" bit_size="1" des="Channel 1 Inverter ON/OFF" name="CH1INV" />
		  <FIELD bit_offset="11" bit_size="1" des="Channel 1 Toggle/One_Shot Mode" name="CH1MOD" />
		  <FIELD bit_offset="12" bit_size="1" des="Channel 2 Enable/Disable" name="CH2EN" />
		  <FIELD bit_offset="14" bit_size="1" des="Channel 2 Inverter ON/OFF" name="CH2INV" />
		  <FIELD bit_offset="15" bit_size="1" des="Channel 2 Toggle/One_Shot Mode" name="CH2MOD" />
		  <FIELD bit_offset="16" bit_size="1" des="Channel 3 Enable/Disable" name="CH3EN" />
		  <FIELD bit_offset="18" bit_size="1" des="Channel 3 Inverter ON/OFF" name="CH3INV" />
		  <FIELD bit_offset="19" bit_size="1" des="Channel 3 Toggle/One_Shot Mode" name="CH3MOD" />
		</REGISTER>
		<REGISTER des="PWM Counter Register 0_3 (CNR0_3)" multiple="4" name="CNR0_3" offset="0x000C, 0x0018, 0x0024, 0x0030" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="PWM Counter/Timer Loaded Value" name="CNR" />
		</REGISTER>
		<REGISTER des="PWM Comparator Register 0_3 (CMR0_3)" multiple="4" name="CMR0_3" offset="0x0010, 0x001C, 0x0028, 0x0034" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="PWM Comparator Register" name="CMR" />
		  <FIELD bit_offset="16" bit_size="4" des="Fractional Comparator Register" name="CMRFRAC" />
		</REGISTER>
		<REGISTER des="PWM Data Register 0_3 (PDR0_3)" multiple="4" name="PDR0_3" offset="0x0014, 0x0020, 0x002C, 0x0038" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="PWM Data Register" name="PDR" />
		</REGISTER>
		<REGISTER des="PWM Interrupt Enable Register (PIER)" name="PIER" offset="0x003C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="PWM Timer Channel 0 Interrupt Enable" name="PIER0" />
		  <FIELD bit_offset="1" bit_size="1" des="PWM Timer Channel 1 Interrupt Enable" name="PIER1" />
		  <FIELD bit_offset="2" bit_size="1" des="PWM Timer Channel 2 Interrupt Enable" name="PIER2" />
		  <FIELD bit_offset="3" bit_size="1" des="PWM Timer Channel 3 Interrupt Enable" name="PIER3" />
		</REGISTER>
		<REGISTER des="PWM Interrupt Indication Register (PIIR)" name="PIIR" offset="0x0040" reset_val="0x00000000" size="32" type="RW0C">
		  <FIELD bit_offset="0" bit_size="1" des="PWM Timer Channel 0 Interrupt Flag" name="PIIR0" />
		  <FIELD bit_offset="1" bit_size="1" des="PWM Timer Channel 1 Interrupt Flag" name="PIIR1" />
		  <FIELD bit_offset="2" bit_size="1" des="PWM Timer Channel 2 Interrupt Flag" name="PIIR2" />
		  <FIELD bit_offset="3" bit_size="1" des="PWM Timer Channel 3 Interrupt Flag" name="PIIR3" />
		</REGISTER>
		<REGISTER des="PWM Watchdog Register 0_3 (PWDR0_3)" multiple="4" name="PWDR0_3" offset="0x0044, 0x0048, 0x004C, 0x0050" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="16" des="PWM Watchdog Preset Value" name="PWDPRV" type="RW" />
		  <FIELD bit_offset="16" bit_size="1" des="PWM Watchdog Enable" name="PWDEN" type="RW" />
		  <FIELD bit_offset="17" bit_size="3" des="PWM Watchdog Timeout Value" name="PWDTOV" type="RW" />
		  <FIELD bit_offset="20" bit_size="8" des="Clock Divider" name="CLKDIV" type="RW" />
		  <FIELD bit_offset="29" bit_size="2" des="None" name="TEST BITS" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="PWM Watchdog Exceeded Status" name="PWDST" type="RO" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF000B000" name="RNG" power_domain="VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="Random Number Generator Control and Status Register (RNGCS)" name="RNGCS" offset="0x00" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Random Number Generator Enable" name="RNGE" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Data Valid" name="DVALID" type="RO" />
		  <FIELD bit_offset="2" bit_size="4" des="Clock Prescaler" name="CLKP" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Random Number Generator Interrupt Enable" name="RNGIEN" type="RW" />
		</REGISTER>
		<REGISTER des="Random Number Generator Data Register (RNGD)" name="RNGD" offset="0x04" reset_val="0x00" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Random Number Generator Data Bits" name="RNGD7_0" />
		</REGISTER>
		<REGISTER des="Random Number Generator Mode Register (RNGMODE)" name="RNGMODE" offset="0x08" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="5" des="Ring Oscillator Select" name="ROSEL" />
		  <FIELD bit_offset="5" bit_size="2" des="Random Method Sector" name="RANDSEL" />
		  <FIELD bit_offset="7" bit_size="1" des="Method III Initial Value" name="M3INIT" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex-A35" data_cache="" family="RISC-ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0842000" name="MMC" power_domain="VSB11" reset_source="Core_Domain_reset" version="N/A">
		<REGISTER des="System_Address_Argument_2_Register_(SADD_ARG2)" name="SADD_ARG2" offset="0x00" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="System_Address_or_Argument_2" name="SYSTEM_ADDRESS_ARGUMENT_2" />
		</REGISTER>
		<REGISTER des="Block_Size_Register_(BLKSIZ)" name="BLKSIZ" offset="0x04" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="12" des="Transfer_Block_Size" name="TRANSFER_BLOCK_SIZE" />
		  <FIELD bit_offset="12" bit_size="3" des="Host_SDMA_Buffer_Size" name="HOST_SDMA_BUFFER_SIZE" />
		</REGISTER>
		<REGISTER des="Block_Count_Register_(BLKCNT)" name="BLKCNT" offset="0x06" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Block_Count_for_Current_Transfer" name="BLOCK_COUNT_FOR_CURRENT_TRANSFER" />
		</REGISTER>
		<REGISTER des="Argument_1_Register_(ARG1REG)" name="ARG1REG" offset="0x08" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Command_Argument_1" name="COMMAND_ARGUMENT_1" />
		</REGISTER>
		<REGISTER des="Transfer_Mode_Register_(TRNSMOD)" name="TRNSMOD" offset="0x0C" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="DMA_Enable" name="DMA_ENABLE" />
		  <FIELD bit_offset="1" bit_size="1" des="Block_Count_Enable" name="BLOCK_COUNT_ENABLE" />
		  <FIELD bit_offset="2" bit_size="2" des="AutoCMD_Enable" name="AUTOCMD_ENABLE" />
		  <FIELD bit_offset="4" bit_size="1" des="Data_Transfer_Direction_Select" name="DATA_TRANSFER_DIRECTION_SELECT" />
		  <FIELD bit_offset="5" bit_size="1" des="Multi/Single_Block_Select" name="MULTI/SINGLE_BLOCK_SELECT" />
		</REGISTER>
		<REGISTER des="Command_Register_(CMD)" name="CMD" offset="0x0E" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Response_Type_Select" name="RESPONSE_TYPE_SELECT" />
		  <FIELD bit_offset="3" bit_size="1" des="Command_CRC_Check_Enable" name="COMMAND_CRC_CHECK_ENABLE" />
		  <FIELD bit_offset="4" bit_size="1" des="Command_Index_Check_Enable" name="COMMAND_INDEX_CHECK_ENABLE" />
		  <FIELD bit_offset="5" bit_size="1" des="Data_Present_Select" name="DATA_PRESENT_SELECT" />
		  <FIELD bit_offset="6" bit_size="2" des="Command_Type" name="COMMAND_TYPE" />
		  <FIELD bit_offset="8" bit_size="6" des="Command_Index" name="COMMAND_INDEX" />
		</REGISTER>
		<REGISTER des="Response_Register_(RESPONSE)" name="RESPONSE" offset="0x10" reset_val="0x00000000000000000000000000000000" size="128" type="ROC">
		  <FIELD bit_offset="0" bit_size="128" des="Command_Response" name="COMMAND_RESPONSE" />
		</REGISTER>
		<REGISTER des="Buffer_Data_Port_Register_(BUFDATPORT)" name="BUFDATPORT" offset="0x20" reset_val="0xXXXXXXXX" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Buffer_Data" name="BUFFER_DATA" />
		</REGISTER>
		<REGISTER des="Present_State_Register_(PRSNTSTATE)" name="PRSNTSTATE" offset="0x24" reset_val="0x04A00000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Inhibit_(CMD" name="COMMAND_INHIBIT_CMD" type="ROC" />
		  <FIELD bit_offset="1" bit_size="1" des="Command_Inhibit_(DAT" name="COMMAND_INHIBIT_DAT" type="ROC" />
		  <FIELD bit_offset="2" bit_size="1" des="DAT_Line_Active" name="DAT_LINE_ACTIVE" type="RO" />
		  <FIELD bit_offset="3" bit_size="1" des="Re_Tuning_Request" name="RE_TUNING_REQUEST" type="RO" />
		  <FIELD bit_offset="8" bit_size="1" des="Write_Transfer_Active" name="WRITE_TRANSFER_ACTIVE" type="ROC" />
		  <FIELD bit_offset="9" bit_size="1" des="Read_Transfer_Active" name="READ_TRANSFER_ACTIVE" type="ROC" />
		  <FIELD bit_offset="10" bit_size="1" des="Buffer_Write_Enable" name="BUFFER_WRITE_ENABLE" type="RO" />
		  <FIELD bit_offset="11" bit_size="1" des="Buffer_Read_Enable" name="BUFFER_READ_ENABLE" type="RO" />
		  <FIELD bit_offset="16" bit_size="1" des="Card_Inserted" name="CARD_INSERTED" type="RO" />
		  <FIELD bit_offset="17" bit_size="1" des="Card_State_Stable" name="CARD_STATE_STABLE" type="RO" />
		  <FIELD bit_offset="18" bit_size="1" des="Card_Detect_Pin_Level" name="CARD_DETECT_PIN_LEVEL" type="RO" />
		  <FIELD bit_offset="19" bit_size="1" des="Write_Protect_Switch_Pin_Level" name="WRITE_PROTECT_SWITCH_PIN_LEVEL" type="RO" />
		  <FIELD bit_offset="20" bit_size="4" des="DAT[3:0]_Line_Signal_Event" name="DAT[3:0]_LINE_SIGNAL_EVENT" type="RO" />
		  <FIELD bit_offset="24" bit_size="1" des="CMD_Line_Signal_Event" name="CMD_LINE_SIGNAL_EVENT" type="RO" />
		  <FIELD bit_offset="25" bit_size="4" des="DAT[7:4]_Line_Signal_Event" name="DAT[7:4]_LINE_SIGNAL_EVENT" type="RO" />
		</REGISTER>
		<REGISTER des="Host_Control_1_Register_(HSTCONT1)" name="HSTCONT1" offset="0x28" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="1" bit_size="1" des="SD1_or_SD4" name="DATA_TRANSFER_WIDTH" />
		  <FIELD bit_offset="2" bit_size="1" des="High_Speed_Enable" name="HIGH_SPEED_ENABLE" />
		  <FIELD bit_offset="3" bit_size="2" des="DMA_Select" name="DMA_SELECT" />
		  <FIELD bit_offset="5" bit_size="1" des="Extended_Data_Transfer_Width" name="EXTENDED_DATA_TRANSFER_WIDTH" />
		  <FIELD bit_offset="6" bit_size="1" des="Card_Detect_Test_Level" name="CARD_DETECT_TEST_LEVEL" />
		  <FIELD bit_offset="7" bit_size="1" des="Card_Detect_Signal_Detection" name="CARD_DETECT_SIGNAL_DETECTION" />
		</REGISTER>
		<REGISTER des="Power_Control_Register_(PWRCTRL)" name="PWRCTRL" offset="0x29" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SD_Bus_Power" name="SD_BUS_POWER" />
		  <FIELD bit_offset="1" bit_size="3" des="SD_Bus_Voltage_Select" name="SD_BUS_VOLTAGE_SELECT" />
		  <FIELD bit_offset="4" bit_size="1" des="Hardware_Reset" name="HARDWARE_RESET" />
		</REGISTER>
		<REGISTER des="Block_Gap_Control_Register_(BLKGAPCTRL)" name="BLKGAPCTRL" offset="0x2A" reset_val="0x80" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Stop_At_Block_Gap_Request" name="STOP_AT_BLOCK_GAP_REQUEST" />
		  <FIELD bit_offset="1" bit_size="1" des="Continue_Request" name="CONTINUE_REQUEST" />
		  <FIELD bit_offset="2" bit_size="1" des="Read_Wait_Control" name="READ_WAIT_CONTROL" />
		  <FIELD bit_offset="3" bit_size="1" des="Interrupt_At_Block_Gap" name="INTERRUPT_AT_BLOCK_GAP" />
		  <FIELD bit_offset="4" bit_size="1" des="SPI_MODE" name="SPI_MODE" />
		  <FIELD bit_offset="5" bit_size="1" des="Boot_Mode_Enable" name="BOOT_EN" />
		  <FIELD bit_offset="6" bit_size="1" des="Alternate_Boot_Mode_Enable" name="ALT_BOOT_EN" />
		  <FIELD bit_offset="7" bit_size="1" des="Boot_Acknowledge_Check" name="BOOT_ACK_CHK" />
		</REGISTER>
		<REGISTER des="Wake_Up_Control_Register_(WAKECTRL)" name="WAKECTRL" offset="0x2B" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Wake_Up_Event_Enable_on_Card_Interrupt" name="WAKE_UP_EVENT_ENABLE  ON_CARD_INTERRUPT" />
		  <FIELD bit_offset="1" bit_size="1" des="Wake_Up_Event_Enable_on_SD_Card_Insertion" name="WAKE_UP_EVENT_ENABLE	 ON_SD_CARD_INSERTION" />
		  <FIELD bit_offset="2" bit_size="1" des="Wake_Up_Event_Enable_on_SD_Card_Removal" name="WAKE_UP_EVENT_ENABLE  ON_SD_CARD_REMOVAL" />
		</REGISTER>
		<REGISTER des="Clock_Control_Register_(CLKCTRL)" name="CLKCTRL" offset="0x2C" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Internal_Clock_Enable" name="INTERNAL_CLOCK_ENABLE" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Internal_Clock_Stable" name="INTERNAL_CLOCK_STABLE" type="ROC" />
		  <FIELD bit_offset="2" bit_size="1" des="SD_Clock_Enable" name="SD_CLOCK_ENABLE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Clock_Generator_Select" name="CLOCK_GENERATOR_SELECT" type="RW" />
		  <FIELD bit_offset="6" bit_size="2" des="Upper_Bits_of_SDCLK_Frequency_Select" name="UPPER_BITS_OF_SDCLK_FREQUENCY_SELECT" type="RW" />
		  <FIELD bit_offset="8" bit_size="8" des="SDCLK_Frequency_Select" name="SDCLK_FREQUENCY_SELECT" type="RW" />
		</REGISTER>
		<REGISTER des="Timeout_Control_Register_(TMOUTCTRL)" name="TMOUTCTRL" offset="0x2E" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Data_Timeout_Counter_Value" name="DATA_TIMEOUT_COUNTER_VALUE" />
		</REGISTER>
		<REGISTER des="Software_Reset_Register_(SWRST)" name="SWRST" offset="0x2F" reset_val="0x00" size="8" type="RW1S">
		  <FIELD bit_offset="0" bit_size="1" des="Software_Reset_for_All" name="SOFTWARE_RESET_FOR_ALL" />
		  <FIELD bit_offset="1" bit_size="1" des="Software_Reset_for_CMD_Line" name="SOFTWARE_RESET_FOR_CMD_LINE" />
		  <FIELD bit_offset="2" bit_size="1" des="Software_Reset_for_DAT_Line" name="SOFTWARE_RESET_FOR_DAT_LINE" />
		</REGISTER>
		<REGISTER des="Normal_Interrupt_Status_Register_(NORMINTST)" name="NORMINTST" offset="0x30" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Complete" name="COMMAND_COMPLETE" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="Transfer_Complete" name="TRANSFER_COMPLETE" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Block_Gap_Event" name="BLOCK_GAP_EVENT" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="DMA_Interrupt" name="DMA_INTERRUPT" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="1" des="Buffer_Write_Ready" name="BUFFER_WRITE_READY" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Buffer_Read_Ready" name="BUFFER_READ_READY" type="RW1C" />
		  <FIELD bit_offset="6" bit_size="1" des="Card_Insertion" name="CARD_INSERTION" type="RW1C" />
		  <FIELD bit_offset="7" bit_size="1" des="Card_Removal" name="CARD_REMOVAL" type="RW1C" />
		  <FIELD bit_offset="8" bit_size="1" des="Card_Interrupt" name="CARD_INTERRUPT" type="ROC" />
		  <FIELD bit_offset="9" bit_size="1" des="INT_A_Enabled" name="INT_A" type="ROC" />
		  <FIELD bit_offset="10" bit_size="1" des="INT_B_Enabled" name="INT_B" type="ROC" />
		  <FIELD bit_offset="11" bit_size="1" des="INT_C_Enabled" name="INT_C" type="ROC" />
		  <FIELD bit_offset="12" bit_size="1" des="Re_Tuning_Event" name="RE_TUNING_EVENT" type="ROC" />
		  <FIELD bit_offset="13" bit_size="1" des="Boot_Acknowledge_Received" name="BOOT_ACK_RCV" type="RW1C" />
		  <FIELD bit_offset="14" bit_size="1" des="Boot_Terminate_Interrupt" name="BOOT_TERMINATE_INTERRUPT" type="RW1C" />
		  <FIELD bit_offset="15" bit_size="1" des="Error_Interrupt" name="ERROR_INTERRUPT" type="ROC" />
		</REGISTER>
		<REGISTER des="Error_Interrupt_Status_Register_(ERRINTST)" name="ERRINTST" offset="0x32" reset_val="0x0000" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Timeout_Error" name="COMMAND_TIMEOUT_ERROR" />
		  <FIELD bit_offset="1" bit_size="1" des="Command_CRC_Error" name="COMMAND_CRC_ERROR" />
		  <FIELD bit_offset="2" bit_size="1" des="Command_End_Bit_Error" name="COMMAND_END_BIT_ERROR" />
		  <FIELD bit_offset="3" bit_size="1" des="Command_Index_Error" name="COMMAND_INDEX_ERROR" />
		  <FIELD bit_offset="4" bit_size="1" des="Data_Timeout_Error" name="DATA_TIMEOUT_ERROR" />
		  <FIELD bit_offset="5" bit_size="1" des="Data_CRC_Error" name="DATA_CRC_ERROR" />
		  <FIELD bit_offset="6" bit_size="1" des="Data_End_Bit_Error" name="DATA_END_BIT_ERROR" />
		  <FIELD bit_offset="7" bit_size="1" des="Current_Limit_Error" name="CURRENT_LIMIT_ERROR" />
		  <FIELD bit_offset="8" bit_size="1" des="Auto_CMD_Error" name="AUTO_CMD_ERROR" />
		  <FIELD bit_offset="9" bit_size="1" des="ADMA_Error" name="ADMA_ERROR" />
		  <FIELD bit_offset="12" bit_size="1" des="Target_Response_Error" name="TARGET_RESPONSE_ERROR" />
		  <FIELD bit_offset="13" bit_size="3" des="Vendor_Specific_Error_Status" name="VENDOR_SPECIFIC_ERROR_STATUS" />
		</REGISTER>
		<REGISTER des="Normal_Interrupt_Status_Enable_Register_(NORMINTEN)" name="NORMINTEN" offset="0x34" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Complete_Status_Enable" name="COMMAND_COMPLETE_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Transfer_Complete_Status_Enable" name="TRANSFER_COMPLETE_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Block_Gap_Event_Status_Enable" name="BLOCK_GAP_EVENT_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="DMA_Interrupt_Status_Enable" name="DMA_INTERRUPT_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Buffer_Write_Ready_Status_Enable" name="BUFFER_WRITE_READY_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Buffer_Read_Ready_Status_Enable" name="BUFFER_READ_READY_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Card_Insertion_Status_Enable" name="CARD_INSERTION_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Card_Removal_Status_Enable" name="CARD_REMOVAL_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="Card_Interrupt_Status_Enable" name="CARD_INTERRUPT_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="int_a_Status_Enable" name="INT_A_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="int_b_Status_Enable" name="INT_B_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="11" bit_size="1" des="int_c_Status_Enable" name="INT_C_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Re_Tuning_Event_Status_Enable" name="RE_TUNING_EVENT_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="Boot_ack_rcv_Enable" name="BOOT_ACK_RCV_ENABLE" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="Boot_Terminate_Interrupt_Enable" name="BOOT_TERMINATE_INTERRUPT_ENABLE" type="RW" />
		</REGISTER>
		<REGISTER des="Error_Interrupt_Status_Enable_Register_(ERRINTEN)" name="ERRINTEN" offset="0x36" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Timeout_Bit_Error_Status_Enable" name="COMMAND_TIMEOUT_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Command_CRC_Error_Status_Enable" name="COMMAND_CRC_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Command_End_Bit_Error_Status_Enable" name="COMMAND_END_BIT_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Command_Index_Error_Status_Enable" name="COMMAND_INDEX_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Data_Timeout_Error_Status_Enable" name="DATA_TIMEOUT_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Data_CRC_Error_Status_Enable" name="DATA_CRC_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Data_End_Bit_Error_Status_Enable" name="DATA_END_BIT_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Current_Limit_Error_Status_Enable" name="CURRENT_LIMIT_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="AutoCMD_Error_Status_Enable" name="AUTOCMD_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="ADMA_Error_Status_Enable" name="ADMA_ERROR_STATUS_ENABLE" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Target_Response_Error_Host_Error_Status_Enable" name="TARGET_RESPONSE_ERROR_HOST_ERROR_STATUS_ENABLE" type="RO" />
		  <FIELD bit_offset="13" bit_size="3" des="Vendor_Specific_Error_Status_Enable" name="VENDOR_SPECIFIC_ERROR_STATUS_ENABLE" type="None" />
		</REGISTER>
		<REGISTER des="Normal_Interrupt_Signal_Enable_Register_(NORMINTSIGEN)" name="NORMINTSIGEN" offset="0x38" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Complete_Signal_Enable" name="COMMAND_COMPLETE_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Transfer_Complete_Signal_Enable" name="TRANSFER_COMPLETE_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Block_Gap_Event_Signal_Enable" name="BLOCK_GAP_EVENT_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="DMA_Interrupt_Signal_Enable" name="DMA_INTERRUPT_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Buffer_Write_Ready_Signal_Enable" name="BUFFER_WRITE_READY_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Buffer_Read_Ready_Signal_Enable" name="BUFFER_READ_READY_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Card_Insertion_Signal_Enable" name="CARD_INSERTION_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Card_Removal_Signal_Enable" name="CARD_REMOVAL_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="Card_Interrupt_Signal_Enable" name="CARD_INTERRUPT_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="int_a_Signal_Enable" name="INT_A_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="int_b_Signal_Enable" name="INT_B_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="11" bit_size="1" des="int_c_Signal_Enable" name="INT_C_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Re_Tuning_Event_Signal_Enable" name="RE_TUNING_EVENT_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="13" bit_size="1" des="Boot_ack_rcv_Signal_Enable" name="BOOT_ACK_RCV_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="Boot_Terminate_Interrupt_Signal_Enable" name="BOOT_TERMINATE_INTERRUPT_SIGNAL_ENABLE" type="RW" />
		</REGISTER>
		<REGISTER des="Error_Interrupt_Signal_Enable_Register_(ERRINTSIGEN)" name="ERRINTSIGEN" offset="0x3A" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Command_Timeout_Error_Signal_Enable" name="COMMAND_TIMEOUT_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Command_CRC_Error_Signal_Enable" name="COMMAND_CRC_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Command_End_Bit_Error_Signal_Enable" name="COMMAND_END_BIT_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Command_Index_Error_Signal_Enable" name="COMMAND_INDEX_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Data_Timeout_Error_Signal_Enable" name="DATA_TIMEOUT_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="5" bit_size="1" des="Data_CRC_Error_Signal_Enable" name="DATA_CRC_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Data_End_Bit_Error_Signal_Enable" name="DATA_END_BIT_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Current_Limit_Error_Signal_Enable" name="CURRENT_LIMIT_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="8" bit_size="1" des="AutoCMD12_Error_Signal_Enable" name="AUTOCMD12_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="ADMA_Error_Signal_Enable" name="ADMA_ERROR_SIGNAL_ENABLE" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Target_Response_Error_Signal_Enable" name="TARGET_RESPONSE_ERROR_SIGNAL_ENABLE" type="RO" />
		</REGISTER>
		<REGISTER des="AutoCMD_Error_Status_Register_(AUTOCMDERRST)" name="AUTOCMDERRST" offset="0x3C" reset_val="0x0000" size="16" type="ROC">
		  <FIELD bit_offset="0" bit_size="1" des="AutoCMD12_not_Executed" name="AUTOCMD12_NOT_EXECUTED" />
		  <FIELD bit_offset="1" bit_size="1" des="AutoCMD_Timeout_Error" name="AUTOCMD_TIMEOUT_ERROR" />
		  <FIELD bit_offset="2" bit_size="1" des="AutoCMD_CRC_Error" name="AUTOCMD_CRC_ERROR" />
		  <FIELD bit_offset="3" bit_size="1" des="AutoCMD_End_Bit_Error" name="AUTOCMD_END_BIT_ERROR" />
		  <FIELD bit_offset="4" bit_size="1" des="AutoCMD_Index_Error" name="AUTOCMD_INDEX_ERROR" />
		  <FIELD bit_offset="7" bit_size="1" des="Command_Not_Issued_By_AutoCMD12_Error" name="COMMAND_NOT_ISSUED_BY_AUTOCMD12_ERROR" />
		</REGISTER>
		<REGISTER des="Host_Control_2_Register_(HSTCTRL2)" name="HSTCTRL2" offset="0x3E" reset_val="0x0000" size="16">
		  <FIELD bit_offset="0" bit_size="3" des="UHS_Mode_Select" name="UHS_MODE_SELECT" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Execute_Tuning" name="EXECUTE_TUNING" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Sampling_Clock_Select" name="SAMPLING_CLOCK_SELECT" type="RW0C" />
		  <FIELD bit_offset="14" bit_size="1" des="Asynchronous_Interrupt_Enable" name="ASYNCHRONOUS_INTERRUPT_ENABLE" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Preset_Value_Enable" name="PRESET_VALUE_ENABLE" type="RW" />
		</REGISTER>
		<REGISTER des="Capabilities_Register_(CAPABILITIES)" name="CAPABILITIES" offset="0x40" reset_val="0x0100200161EE3099(NeedfeedbackfromDV/VAL_dependsonSDnIRV1_11registers)" size="64" type="RO">
		  <FIELD bit_offset="0" bit_size="6" des="Timeout_Clock_Frequency" name="TIMEOUT_CLOCK_FREQUENCY" />
		  <FIELD bit_offset="7" bit_size="1" des="Timeout_Clock_Unit" name="TIMEOUT_CLOCK_UNIT" />
		  <FIELD bit_offset="8" bit_size="8" des="Base_Clock_Frequency_for_SD_Clock" name="BASE_CLOCK_FREQUENCY_FOR_SD_CLOCK" />
		  <FIELD bit_offset="16" bit_size="2" des="Max_Block_Length" name="MAX_BLOCK_LENGTH" />
		  <FIELD bit_offset="18" bit_size="1" des="Extended_Media_Bus_Support" name="EXTENDED_MEDIA_BUS_SUPPORT" />
		  <FIELD bit_offset="19" bit_size="1" des="ADMA2_Support" name="ADMA2_SUPPORT" />
		  <FIELD bit_offset="21" bit_size="1" des="High_Speed_Support" name="HIGH_SPEED_SUPPORT" />
		  <FIELD bit_offset="22" bit_size="1" des="SDMA_Support" name="SDMA_SUPPORT" />
		  <FIELD bit_offset="23" bit_size="1" des="Suspend_Resume_Support" name="SUSPEND_RESUME_SUPPORT" />
		  <FIELD bit_offset="24" bit_size="1" des="Voltage_Support_3.3V" name="VOLTAGE_SUPPORT_3_3V" />
		  <FIELD bit_offset="25" bit_size="1" des="Voltage_Support_3.0V" name="VOLTAGE_SUPPORT_3_0V" />
		  <FIELD bit_offset="26" bit_size="1" des="Voltage_Support_1.8V" name="VOLTAGE_SUPPORT_1" />
		  <FIELD bit_offset="28" bit_size="1" des="64_Bit_System_Bus_Support" name="64_BIT_SYSTEM_BUS_SUPPORT" />
		  <FIELD bit_offset="29" bit_size="1" des="Asynchronous_Interrupt_Support" name="ASYNCHRONOUS_INTERRUPT_SUPPORT" />
		  <FIELD bit_offset="30" bit_size="2" des="Slot_Type" name="SLOT_TYPE" />
		  <FIELD bit_offset="32" bit_size="1" des="SDR50_Support" name="SDR50_SUPPORT" />
		  <FIELD bit_offset="33" bit_size="1" des="SDR104_Support" name="SDR104_SUPPORT" />
		  <FIELD bit_offset="34" bit_size="1" des="DDR50_Support" name="DDR50_SUPPORT" />
		  <FIELD bit_offset="36" bit_size="1" des="Driver_Type_A_Support" name="DRIVER_TYPE_A_SUPPORT" />
		  <FIELD bit_offset="37" bit_size="1" des="Driver_Type_C_Support" name="DRIVER_TYPE_C_SUPPORT" />
		  <FIELD bit_offset="38" bit_size="1" des="Driver_Type_D_Support" name="DRIVER_TYPE_D_SUPPORT" />
		  <FIELD bit_offset="40" bit_size="4" des="Timer_Count_for_Re_Tuning" name="TIMER_COUNT_FOR_RE_TUNING" />
		  <FIELD bit_offset="45" bit_size="1" des="Use_Tuning_for_SDR50" name="USE_TUNING_FOR_SDR50" />
		  <FIELD bit_offset="46" bit_size="2" des="Re_Tuning_Modes" name="RE_TUNING_MODES" />
		  <FIELD bit_offset="48" bit_size="8" des="Clock_Multiplier" name="CLOCK_MULTIPLIER" />
		  <FIELD bit_offset="56" bit_size="1" des="SPI_Mode" name="SPI_MODE" />
		  <FIELD bit_offset="57" bit_size="1" des="SPI_Block_Mode" name="SPI_BLOCK_MODE" />
		</REGISTER>
		<REGISTER des="Maximum_Current_Capabilities_Register_(MAXCURCAP)" name="MAXCURCAP" offset="0x48" reset_val="0x0000000000000005(NeedfeedbackfromDV/Validation_dependsonSDnIRV1_11registers)" size="64" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Maximum_Current_for_3.3V" name="MAXIMUM_CURRENT_FOR_3_3V" />
		  <FIELD bit_offset="8" bit_size="8" des="Maximum_Current_for_3.0V" name="MAXIMUM_CURRENT_FOR_3_0V" />
		  <FIELD bit_offset="16" bit_size="8" des="Maximum_Current_for_1.8V" name="MAXIMUM_CURRENT_FOR_1" />
		</REGISTER>
		<REGISTER des="Force_Event_Register_for_AutoCMD_Error_Status_(FEVAUTOCMDERR)" name="FEVAUTOCMDERR" offset="0x50" reset_val="0x0000" size="16" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="Force_Event_for_AutoCMD12_Not_Executed" name="FORCE_EVENT_FOR_AUTOCMD12_NOT_EXECUTED" />
		  <FIELD bit_offset="1" bit_size="1" des="Force_Event_for_AutoCMD_Timeout_Error" name="FORCE_EVENT_FOR_AUTOCMD_TIMEOUT_ERROR" />
		  <FIELD bit_offset="2" bit_size="1" des="Force_Event_for_AutoCMD_CRC_Error" name="FORCE_EVENT_FOR_AUTOCMD_CRC_ERROR" />
		  <FIELD bit_offset="3" bit_size="1" des="Force_Event_for_AutoCMD_End_Bit_Error" name="FORCE_EVENT_FOR_AUTOCMD_END_BIT_ERROR" />
		  <FIELD bit_offset="4" bit_size="1" des="Force_Event_for_AutoCMD_Index_Error" name="FORCE_EVENT_FOR_AUTOCMD_INDEX_ERROR" />
		  <FIELD bit_offset="7" bit_size="1" des="Force_Event_for_Command_Not_Issued_by_AutoCMD12_Error" name="FORCE_EVENT_FOR_COMMAND_NOT_ISSUED_BY_AUTOCMD12_ERROR" />
		</REGISTER>
		<REGISTER des="Force_Event_Register_for_Error_Interrupt_Status_(FEVERRINT)" name="FEVERRINT" offset="0x52" reset_val="0x0000" size="16" type="WO">
		  <FIELD bit_offset="0" bit_size="1" des="Force_Event_for_Command_Timeout_Error" name="FORCE_EVENT_FOR_COMMAND_TIMEOUT_ERROR" />
		  <FIELD bit_offset="1" bit_size="1" des="Force_Event_for_Command_CRC_Error" name="FORCE_EVENT_FOR_COMMAND_CRC_ERROR" />
		  <FIELD bit_offset="2" bit_size="1" des="Force_Event_for_Command_End_Bit_Error" name="FORCE_EVENT_FOR_COMMAND_END_BIT_ERROR" />
		  <FIELD bit_offset="3" bit_size="1" des="Force_Event_for_Command_Index_Error" name="FORCE_EVENT_FOR_COMMAND_INDEX_ERROR" />
		  <FIELD bit_offset="4" bit_size="1" des="Force_Event_for_Data_Timeout_Error" name="FORCE_EVENT_FOR_DATA_TIMEOUT_ERROR" />
		  <FIELD bit_offset="5" bit_size="1" des="Force_Event_for_Data_CRC_Error" name="FORCE_EVENT_FOR_DATA_CRC_ERROR" />
		  <FIELD bit_offset="6" bit_size="1" des="Force_Event_for_Data_End_Bit_Error" name="FORCE_EVENT_FOR_DATA_END_BIT_ERROR" />
		  <FIELD bit_offset="7" bit_size="1" des="Force_Event_for_Current_Limit_Error" name="FORCE_EVENT_FOR_CURRENT_LIMIT_ERROR" />
		  <FIELD bit_offset="8" bit_size="1" des="Force_Event_for_AutoCMD_Error" name="FORCE_EVENT_FOR_AUTOCMD_ERROR" />
		  <FIELD bit_offset="9" bit_size="1" des="Force_Event_for_ADMA_Error" name="FORCE_EVENT_FOR_ADMA_ERROR" />
		</REGISTER>
		<REGISTER des="ADMA_Error_Status_Register_(ADMAERRST)" name="ADMAERRST" offset="0x54" reset_val="0x00" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="2" des="ADMA_Error_State" name="ADMA_ERROR_STATE" />
		  <FIELD bit_offset="2" bit_size="1" des="ADMA_Length_Mismatch_Error" name="ADMA_LENGTH_MISMATCH_ERROR" />
		</REGISTER>
		<REGISTER des="ADMA_System_Address_Register_(ADMASYSADD)" name="ADMASYSADD" offset="0x58" reset_val="0x0000000000000000" size="64" type="RW">
		  <FIELD bit_offset="0" bit_size="64" des="ADMA_System_Address" name="ADMA_SYSTEM_ADDRESS" />
		</REGISTER>
		<REGISTER des="Preset_Values_Register_Fields_(PRSTVALS)" name="PRSTVALS" offset="0x60_6A" reset_val="0xSeeTable31onpage540(NeedfeedbackfromDV/Validation_dependsonSDnIRV1_11registers)" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="10" des="SDCLK_Frequency_Select_Value" name="SDCLK_FREQUENCY_SELECT_VALUE" />
		  <FIELD bit_offset="10" bit_size="1" des="Clock_Generator_Select_Value" name="CLOCK_GENERATOR_SELECT_VALUE" />
		</REGISTER>
		<REGISTER des="Slot_Interrupt_Status_Register_(SLOTINTST)" name="SLOTINTST" offset="0xFC" reset_val="0x0000" size="16" type="ROC">
		  <FIELD bit_offset="0" bit_size="1" des="Interrupt_Signal_for_Slot#0" name="INTERRUPT_SIGNAL_FOR_SLOT#0" />
		</REGISTER>
		<REGISTER des="Host_Controller_Version_Register_(HCVER)" name="HCVER" offset="0xFE" reset_val="0x1002" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Specification_Version_Number" name="SPECIFICATION_VERSION_NUMBER" />
		  <FIELD bit_offset="8" bit_size="8" des="Vendor_Version_Number" name="VENDOR_VERSION_NUMBER" />
		</REGISTER>
		<REGISTER des="Boot_Timeout_Control_Register_(BOOTTOCTRL)" name="BOOTTOCTRL" offset="0x70" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Boot_Data_Timeout_Counter_Value" name="BOOT_DATA_TIMEOUT_COUNTER_VALUE" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0101000, 0xF0102000" multiple="2" multiple_name_index="1" multiple_name_pattern="[NAME][INDEX]" name="SIOX" power_domain="*VSB11" reset_source="Core Domain reset" version="N/A">
		<REGISTER des="I/O Expansion Data Out n Register (XDOUTn)" multiple="8" name="XDOUTn" offset="0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="OXPn External Port Data Out" name="OXPN EXTERNAL PORT DATA OUT" />
		</REGISTER>
		<REGISTER des="I/O Expansion Data In n Register (XDINn)" multiple="8" name="XDINn" offset="0x08, 0x09, 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F" reset_val="0x00" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="IXPn External Port Data In" name="IXPN EXTERNAL PORT DATA IN" />
		</REGISTER>
		<REGISTER des="I/O Expansion Event Configuration n Register (XEVCFGn)" multiple="8" name="XEVCFGn" offset="0x10, 0x12, 0x14, 0x16, 0x18, 0x1A, 0x1C, 0x1E" reset_val="0x00" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="2" des="Event Configuration for Bit 0" name="EVCFG0" />
		  <FIELD bit_offset="2" bit_size="2" des="Event Configuration for Bit 1" name="EVCFG1" />
		  <FIELD bit_offset="4" bit_size="2" des="Event Configuration for Bit 2" name="EVCFG2" />
		  <FIELD bit_offset="6" bit_size="2" des="Event Configuration for Bit 3" name="EVCFG3" />
		  <FIELD bit_offset="8" bit_size="2" des="Event Configuration for Bit 4" name="EVCFG4" />
		  <FIELD bit_offset="10" bit_size="2" des="Event Configuration for Bit 5" name="EVCFG5" />
		  <FIELD bit_offset="12" bit_size="2" des="Event Configuration for Bit 6" name="EVCFG6" />
		  <FIELD bit_offset="14" bit_size="2" des="Event Configuration for Bit 7" name="EVCFG7" />
		</REGISTER>
		<REGISTER des="I/O Expansion Event Status n Register (XEVSTSn)" multiple="8" name="XEVSTSn" offset="0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27" reset_val="0x00" size="8" type="RW1C">
		  <FIELD bit_offset="0" bit_size="8" des="IXPn External Port Event Status" name="IXPN EXTERNAL PORT EVENT STATUS" />
		</REGISTER>
		<REGISTER des="I/O Expansion Control and Status Register (IOXCTS)" name="IOXCTS" offset="0x28" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Scan Request and Status" name="IOX_SCAN" type="RW" />
		  <FIELD bit_offset="1" bit_size="2" des="Read Port Mode" name="RD_MODE" type="RW" />
		  <FIELD bit_offset="3" bit_size="1" des="Data Registers are 16_bit Wide" name="DATA16W" type="RW" />
		  <FIELD bit_offset="4" bit_size="1" des="Scan Ready Event" name="SCAN_RDY" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Scan Ready Event Enable" name="SRDY_EN" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Write Port is Pending" name="WR_PEND" type="RO" />
		  <FIELD bit_offset="7" bit_size="1" des="IOXIF Enable" name="IOXIF_EN" type="RW" />
		</REGISTER>
		<REGISTER des="IOX Index Register (IOXINDR)" name="IOXINDR" offset="0x29" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="6" des="HSIOX_INDEX" name="INDEX TO HSIOX ACCESS" />
		</REGISTER>
		<REGISTER des="I/O Expansion Configuration 1 Register (IOXCFG1)" name="IOXCFG1" offset="0x2A" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Shift Clock Select" name="SFT_CLK" />
		  <FIELD bit_offset="4" bit_size="1" des="IOX_SCLK Polarity Select" name="SCLK_POL" />
		  <FIELD bit_offset="5" bit_size="1" des="IOX_LDSH Polarity Select" name="LDSH_POL" />
		</REGISTER>
		<REGISTER des="I/O Expansion Configuration 2 Register (IOXCFG2)" name="IOXCFG2" offset="0x2B" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="4" des="Number of Input Ports" name="NIN" />
		  <FIELD bit_offset="4" bit_size="4" des="Number of Output Ports" name="NOUT" />
		</REGISTER>
		<REGISTER des="IOX Data Register (IOXDATR)" name="IOXDATR" offset="0x2D" reset_val="Undefined" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="HSIOX_DATA" name="DATA FROM HSIOX ACCESS" />
		</REGISTER>
		<REGISTER des="Group Lock Interrupt Enable Register (XGRPLKIEN)" flavor="Dell" name="XGRPLKIEN" offset="0x2E" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="EN7_0" name="GROUP LOCK 7_0 INTERRUPT ENABLE" />
		</REGISTER>
		<REGISTER des="Group Lock Interrupt Status Register (XGRPLKST)" flavor="Dell" name="XGRPLKST" offset="0x2F" reset_val="0x00" size="8" type="RW1C">
		  <FIELD bit_offset="0" bit_size="8" des="Lock Condition" name="LCK" />
		</REGISTER>
		<REGISTER des="I/O Expansion Group Lock n CFG Register (XGRPLKn)" flavor="Dell" multiple="8" name="XGRPLKn" offset="0x30, 0x32, 0x34, 0x36, 0x38, 0x3A, 0x3C, 0x3E" reset_val="0x00" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="6" des="Group Start Pin Number" name="GRP_START" />
		  <FIELD bit_offset="6" bit_size="6" des="Group End Pin Number" name="GRP_END" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF085A000" name="SHA" power_domain="VSB11" reset_source="Core Domain reset" version="0x3">
		<REGISTER des="Hash Data In Register (HASH_DATA_IN)" name="HASH_DATA_IN" offset="0x00" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="DATA Input FIFO" name="DATA INPUT FIFO" />
		</REGISTER>
		<REGISTER des="Hash Control/Status Register (HASH_CTR_STS)" name="HASH_CTR_STS" offset="0x04" reset_val="0x80" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="SHA Enable" name="SHA_EN" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="SHA Busy" name="SHA_BUSY" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="SHA Reset" name="SHA_RST" type="WO" />
		  <FIELD bit_offset="6" bit_size="1" des="Data Out Endian Swap" name="DOUT_END_SWAP" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Data In Endian Swap" name="DIN_END_SWAP" type="RW" />
		</REGISTER>
		<REGISTER des="Hash Configuration Register (HASH_CFG)" name="HASH_CFG" offset="0x08" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SHA1 SHA2 Select" name="SHA1_SHA2" />
		</REGISTER>
		<REGISTER des="Hash Version (HASH_VER)" name="HASH_VER" offset="0x0C" reset_val="0x03" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Hash Engine Version" name="HASH_VER" />
		</REGISTER>
		<REGISTER des="SHA 384/512 Data Input Register (SHA512_DATA_IN)" name="SHA512_DATA_IN" offset="0x10" reset_val="Undefined" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="SHA 384/512 Data Input FIFO" name="SHA 384/512 DATA INPUT FIFO" />
		</REGISTER>
		<REGISTER des="SHA 384/512 Control/Status Register (SHA512_CTR_STS)" name="SHA512_CTR_STS" offset="0x14" reset_val="0x80" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="SHA512 Enable" name="SHA512_EN" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="SHA512 Busy" name="SHA512_BUSY" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="SHA512 Reset" name="SHA512_RST" type="WO" />
		  <FIELD bit_offset="6" bit_size="1" des="Data Out Endian Swap" name="DOUT512_END_SWAP" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Data In Endian Swap" name="DIN512_END_SWAP" type="RW" />
		</REGISTER>
		<REGISTER des="SHA 384/512 Control Command Register (SHA512_CMD)" name="SHA512_CMD" offset="0x18" reset_val="0x00" size="8" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="SHA512 Read" name="SHA512_RD" />
		  <FIELD bit_offset="1" bit_size="1" des="SHA512 Write" name="SHA512_WR" />
		  <FIELD bit_offset="2" bit_size="1" des="SHA512 Round Select" name="SHA512_ROUND" />
		  <FIELD bit_offset="3" bit_size="1" des="SHA512/384 Select" name="SHA512_384" />
		  <FIELD bit_offset="4" bit_size="1" des="SHA512 Load Digest Result" name="SHA512_LOAD" />
		</REGISTER>
		<REGISTER des="SHA 384/512 Data Output Register (SHA512_DATA_OUT)" name="SHA512_DATA_OUT" offset="0x1C" reset_val="Undefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="SHA 384/512 Data Output FIFO" name="SHA 384/512 DATA OUTPUT FIFO" />
		</REGISTER>
		<REGISTER des="Hash Digest of Message Register 0_7 (HASH_DIG_H0_7)" multiple="8" name="HASH_DIG_H0_7" offset="0x20, 0x24, 0x28, 0x2C, 0x30, 0x34, 0x38, 0x3C" reset_val="0xAcc | 0xdingtoSHA1/2standards" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Hash Digest" name="HASH_DIG" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0008000, 0xF0009000, 0xF000A000" multiple="3" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="TMR" power_domain="VSB11" reset_source="Core Domain reset" version="0x4">
		<REGISTER des="Timer Control and Status Register 0_4 (TCR0_4)" multiple="5" name="TCR0_4" offset="0x0000, 0x0004, 0x0020, 0x0024, 0x0040" reset_val="0x00000005" size="32">
		  <FIELD bit_offset="0" bit_size="8" des="Clock Prescale Divide Count" name="PRESCALE" type="RW" />
		  <FIELD bit_offset="25" bit_size="1" des="Timer is in Active" name="CACT" type="RO" />
		  <FIELD bit_offset="26" bit_size="1" des="Counter Reset" name="CRST" type="RW" />
		  <FIELD bit_offset="27" bit_size="2" des="Timer Operating Mode" name="MODE" type="RW" />
		  <FIELD bit_offset="29" bit_size="1" des="Interrupt Enable" name="IE" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="Counter Enable" name="CEN" type="RW" />
		  <FIELD bit_offset="31" bit_size="1" des="ICE Debug Mode Acknowledge (nDBGACK_EN" name="FREEZE_EN" type="RW" />
		</REGISTER>
		<REGISTER des="Timer Initial Count Register 0_4 (TICR0_4)" multiple="5" name="TICR0_4" offset="0x0008, 0x000C, 0x0028, 0x002C, 0x0048" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Timer Initial Count" name="TIC" />
		</REGISTER>
		<REGISTER des="Timer Data Register 0_4 (TDR0_4)" multiple="5" name="TDR0_4" offset="0x0010, 0x0014, 0x0030, 0x0034, 0x0050" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Timer Data Register" name="TDR" />
		</REGISTER>
		<REGISTER des="Timer Interrupt Status Register (TISR)" name="TISR" offset="0x0018" reset_val="0x00000000" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="1" des="Timer Interrupt Flag 0" name="TIF0" />
		  <FIELD bit_offset="1" bit_size="1" des="Timer Interrupt Flag 1" name="TIF1" />
		  <FIELD bit_offset="2" bit_size="1" des="Timer Interrupt Flag 2" name="TIF2" />
		  <FIELD bit_offset="3" bit_size="1" des="Timer Interrupt Flag 3" name="TIF3" />
		  <FIELD bit_offset="4" bit_size="1" des="Timer Interrupt Flag 4" name="TIF4" />
		</REGISTER>
		<REGISTER des="Watchdog Timer Control Register (WTCR)" name="WTCR" offset="0x001C" reset_val="0x00000400" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Watchdog Timer Reset" name="WTR" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Watchdog Timer Reset Enable" name="WTRE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Watchdog Timer Reset Flag" name="WTRF" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="Watchdog Timer Interrupt Flag" name="WTIF" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="2" des="Watchdog Timer Interval Select" name="WTIS" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Watchdog Timer Interrupt Enable" name="WTIE" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Watchdog Timer Enable" name="WTE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="ICE Debug Mode Acknowledge Enable _ nDBGACK_EN" name="FREEZE_EN" type="RW" />
		  <FIELD bit_offset="10" bit_size="2" des="Watchdog Timer Clock Divide" name="WTCLK" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Watchdog Timer Lock" name="WTLK" type="RW1S" />
		  <FIELD bit_offset="16" bit_size="8" des="Watchdog Count" name="WDT_CNT" type="RW" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850_TIP">
		<CORE arch="ARM" core="Cortex_M4" data_cache="" family="RISC_ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0x00FFF880" name="TIP_CTRL" power_domain="VSB11" version="N/A">
		<REGISTER des="BMC to TIP Status Register 0 (B2TIPST0)" name="B2TIPST0" offset="0x00" reset_source="VSB Power_Up reset | Core Domain reset	| TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="16" des="BMC_to_TIP Status Bits 15_0" name="B2TIPSTAT15_0" />
		</REGISTER>
		<REGISTER des="BMC to TIP Status Register 1 (B2TIPST1)" name="B2TIPST1" offset="0x02" reset_source="VSB Power_Up reset | Core Domain reset	| TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="16" des="BMC_to_TIP Status Bits 31_16" name="B2TIPSTAT31_16" />
		</REGISTER>
		<REGISTER des="TIP to BMC Notification Register 0 (TIP2BNT0)" name="TIP2BNT0" offset="0x04" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="16" des="TIP_to_BMC Notification Bits 15_0" name="TIP2BNOT15_0" />
		</REGISTER>
		<REGISTER des="TIP to BMC Notification Register 1 (TIP2BNT1)" name="TIP2BNT1" offset="0x06" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="16" des="TIP_to_BMC Notification Bits 31_16" name="TIP2BNOT31_16" />
		</REGISTER>
		<REGISTER des="TIP Control Status Register (TIP_CTL_STS)" name="TIP_CTL_STS" offset="0x08" reset_source="VSB Power_Up reset | Core Domain reset	 | TIP Watchdog Cold reset." reset_val="0x9800" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Boot From SPI0 CS0 Disabled" name="BSPI00_DIS" type="RW | RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Boot From SPI0 CS1 Disabled" name="BSPI01_DIS" type="RW | RO" />
		  <FIELD bit_offset="4" bit_size="1" des="Boot Configuration Lock" name="BOOT_CFGLK" type="RW | RO" />
		  <FIELD bit_offset="8" bit_size="1" des="BMC Core Reset Status" name="BMC_CRST_STS" type="RO" />
		  <FIELD bit_offset="9" bit_size="1" des="BMC Core Reset Event" name="BMC_CRST_EV" type="RW1C" />
		  <FIELD bit_offset="10" bit_size="1" des="Debugger Reset Status" name="DBGRST_STS" type="RW1C" />
		  <FIELD bit_offset="11" bit_size="2" des="Coprocessor ID" name="CPID" type="RO" />
		  <FIELD bit_offset="13" bit_size="1" des="TIP Reset Control" name="TIP_RST_CTL" type="RW | RO" />
		  <FIELD bit_offset="14" bit_size="1" des="TIP Software Reset" name="TIP_SW_RST" type="RW | RO" />
		  <FIELD bit_offset="15" bit_size="1" des="TIP Execution Block" name="TIP_EXE_BLK" type="RW | RO" />
		</REGISTER>
		<REGISTER des="TIP Configuration Register (TIPCFGR) " name="TIPCFGR" offset="0x0A" reset_source="VSB Power_Up reset" reset_val="0x0000" size="19" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Clock Gating Enable" name="CKGATE" />
		  <FIELD bit_offset="4" bit_size="4" des="APB Clock Divider" name="APB_CLK_DIV" />
		</REGISTER>
		<REGISTER des="Window Lock Register 1 (LKREG1)" name="LKREG1" offset="0x0C" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="1" des="Peripheral Access Window 0 Lock" name="P0WLK" />
		  <FIELD bit_offset="1" bit_size="1" des="Peripheral Access Window 1 Lock" name="P1WLK" />
		  <FIELD bit_offset="2" bit_size="1" des="Peripheral Access Window 2 Lock" name="P2WLK" />
		  <FIELD bit_offset="3" bit_size="1" des="Peripheral Access Window 3 Lock" name="P3WLK" />
		  <FIELD bit_offset="4" bit_size="1" des="Peripheral Access Window 4 Lock" name="P4WLK" />
		  <FIELD bit_offset="5" bit_size="1" des="Peripheral Access Window 5 Lock" name="P5WLK" />
		  <FIELD bit_offset="6" bit_size="1" des="Peripheral Access Window 6 Lock" name="P6WLK" />
		  <FIELD bit_offset="7" bit_size="1" des="Peripheral Access Window 7 Lock" name="P7WLK" />
		  <FIELD bit_offset="8" bit_size="1" des="System Access Window 0 Lock" name="S0WLK" />
		  <FIELD bit_offset="9" bit_size="1" des="System Access Window 1 Lock" name="S1WLK" />
		  <FIELD bit_offset="10" bit_size="1" des="System Access Window 2 Lock" name="S2WLK" />
		  <FIELD bit_offset="11" bit_size="1" des="System Access Window 3 Lock" name="S3WLK" />
		  <FIELD bit_offset="12" bit_size="1" des="System Access Window 4 Lock" name="S4WLK" />
		  <FIELD bit_offset="13" bit_size="1" des="SRAM Access Window Lock" name="SRWLK" />
		  <FIELD bit_offset="14" bit_size="1" des="DRAM Access Window Lock" name="DRWLK" />
		</REGISTER>
		<REGISTER des="Window Lock Register 2 (LKREG2)" name="LKREG2" offset="0x0E" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1S">
		  <FIELD bit_offset="0" bit_size="1" des="SPI0 Access Window Lock" name="SP0WLK" />
		  <FIELD bit_offset="1" bit_size="1" des="SPI3 Access Window Lock" name="SP3WLK" />
		  <FIELD bit_offset="2" bit_size="1" des="SPIX Access Window Lock" name="SPXWLK" />
		  <FIELD bit_offset="3" bit_size="1" des="Miscellaneous Access Window Lock" name="MISCWLK" />
		</REGISTER>
		<REGISTER des="TIP to Coprocessor Interrupt Register (TIP2CP_INT)" name="TIP2CP_INT" offset="0x10" reset_source="VSB Power_Up reset | Core Domain reset	 | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Coprocessor Interrupt 0" name="CP_INT0" />
		  <FIELD bit_offset="1" bit_size="1" des="Coprocessor Interrupt 1" name="CP_INT1" />
		  <FIELD bit_offset="2" bit_size="1" des="Coprocessor Interrupt 2" name="CP_INT2" />
		</REGISTER>
		<REGISTER des="SRAM Access Window Control Register (SRAMWINC)" name="SRAMWINC" offset="0x14" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0xBF30(cangedinArbel)" size="16" type="RW	 |	RO">
		  <FIELD bit_offset="0" bit_size="7" des="Window Start Address" name="WINSTART" />
		  <FIELD bit_offset="7" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="8" bit_size="7" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="SPI0 and SPI1 Access Window Control Register (SPI01WINC)" name="SPI01WINC" offset="0x16" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW (RO if SP0WLK bit set)">
		  <FIELD bit_offset="0" bit_size="1" des="SPI0 Chip Select 0 Window Read Disable" name="S0CS0RDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="SPI0 Chip Select 1 Window Read Disable" name="S0CS1RDIS" />
		  <FIELD bit_offset="4" bit_size="1" des="SPI0 Chip Select 0 Window Write Disable" name="S0CS0WDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="SPI0 Chip Select 1 Window Write Disable" name="S0CS1WDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="SPI0 Module Registers Window Read Disable" name="SPI0RRDIS" />
		  <FIELD bit_offset="9" bit_size="1" des="SPI0 Module Registers Window Write Disable" name="SPI0RWDIS" />
		  <FIELD bit_offset="10" bit_size="1" des="SPI1 Chip Select 0 Window Access Disable" name="S1CS0RDIS" />
		  <FIELD bit_offset="11" bit_size="1" des="SPI1 Chip Select 1 Window Access Disable" name="S1CS1RDIS" />
		  <FIELD bit_offset="12" bit_size="1" des="SPI1 Chip Select 2 Window Access Disable" name="S1CS2RDIS" />
		  <FIELD bit_offset="13" bit_size="1" des="SPI1 Chip Select 3 Window Access Disable" name="S1CS3RDIS" />
		  <FIELD bit_offset="14" bit_size="1" des="SPI1 Module Registers Window Read Disable" name="SPI1RRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="SPI1 Module Registers Window Write Disable" name="SPI1RWDIS" />
		</REGISTER>
		<REGISTER des="SPI3 Access Window Control Register (SPI3WINC)" name="SPI3WINC" offset="0x18" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="1" des="SPI3 Chip Select 0 Window Read Disable" name="S3CS0RDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="SPI3 Chip Select 1 Window Read Disable" name="S3CS1RDIS" />
		  <FIELD bit_offset="2" bit_size="1" des="SPI3 Chip Select 2 Window Read Disable" name="S3CS2RDIS" />
		  <FIELD bit_offset="3" bit_size="1" des="SPI3 Chip Select 3 Window Read Disable" name="S3CS3RDIS" />
		  <FIELD bit_offset="4" bit_size="1" des="SPI3 Chip Select 0 Window Write Disable" name="S3CS0WDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="SPI3 Chip Select 1 Window Write Disable" name="S3CS1WDIS" />
		  <FIELD bit_offset="6" bit_size="1" des="SPI3 Chip Select 2 Window Write Disable" name="S3CS2WDIS" />
		  <FIELD bit_offset="7" bit_size="1" des="SPI3 Chip Select 3 Window Write Disable" name="S3CS3WDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="SPI3 Module Registers Window Read Disable" name="SPI3RRDIS" />
		  <FIELD bit_offset="9" bit_size="1" des="SPI3 Module Registers Window Write Disable" name="SPI3RWDIS" />
		  <FIELD bit_offset="10" bit_size="1" des="RAM3 Window Read Disable" name="RAM0RDIS" />
		  <FIELD bit_offset="11" bit_size="1" des="RAM3 Window Write Disable" name="RAM0WDIS" />
		  <FIELD bit_offset="12" bit_size="1" des="SHM Module Registers Window Read Disable" name="SHMRRDIS" />
		  <FIELD bit_offset="13" bit_size="1" des="SHM Module Registers Window Write Disable" name="SHMWDIS" />
		</REGISTER>
		<REGISTER des="SPIX Access Window Control Register (SPIXWINC)" name="SPIXWINC" offset="0x1A" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="1" des="SPIX Chip Select 0 Window Read Disable" name="SXCS0RDIS" />
		  <FIELD bit_offset="1" bit_size="1" des="SPIX Chip Select 1 Window Read Disable" name="SXCS1RDIS" />
		  <FIELD bit_offset="4" bit_size="1" des="SPIX Chip Select 0 Window Write Disable" name="SXCS0WDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="SPIX Chip Select 1 Window Write Disable" name="SXCS1WDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="SPIX Module Registers Window Read Disable" name="SPIXRRDIS" />
		  <FIELD bit_offset="9" bit_size="1" des="SPIX Module Registers Window Write Disable" name="SPIXRWDIS" />
		</REGISTER>
		<REGISTER des="Miscellaneous Access Windows Control Register (MISCWINC)" name="MISCWINC" offset="0x1C" reset_source="VSB Power_Up reset | Core Domain reset	 | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW	|  RO">
		  <FIELD bit_offset="4" bit_size="1" des="VDMA Registers Window Write Disable" name="VDMAWDIS" />
		  <FIELD bit_offset="5" bit_size="1" des="VDMX Registers Window Write Disable" name="VDMXWDIS" />
		  <FIELD bit_offset="8" bit_size="1" des="Global System Access Enable" name="GLBLEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 0 Control 1 Register (PWIN0C1)" name="PWIN0C1" offset="0x20" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x801F" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 0 Control 2 Register (PWIN0C2)" name="PWIN0C2" offset="0x22" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 1 Control 1 Register (PWIN1C1)" name="PWIN1C1" offset="0x24" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x801F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 1 Control 2 Register (PWIN1C2)" name="PWIN1C2" offset="0x26" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0080" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 2 Control 1 Register (PWIN2C1)" name="PWIN2C1" offset="0x28" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x801F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 2 Control 2 Register (PWIN2C2)" name="PWIN2C2" offset="0x2A" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0100" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 3 Control 1 Register (PWIN3C1)" name="PWIN3C1" offset="0x2C" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x801F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 3 Control 2 Register (PWIN3C2)" name="PWIN3C2" offset="0x2E" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0180" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 4 Control 1 Register (PWIN4C1)" name="PWIN4C1" offset="0x30" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x801F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 4 Control 2 Register (PWIN4C2)" name="PWIN4C2" offset="0x32" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0200" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 5 Control 1 Register (PWIN5C1)" name="PWIN5C1" offset="0x34" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x801F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 5 Control 2 Register (PWIN5C2)" name="PWIN5C2" offset="0x36" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0800" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 6 Control 1 Register (PWIN6C1)" name="PWIN6C1" offset="0x38" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x001F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 6 Control 2 Register (PWIN6C2)" name="PWIN6C2" offset="0x3A" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 7 Control 1 Register (PWIN7C1)" name="PWIN7C1" offset="0x3C" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0xC00F" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="5" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="Peripheral Access Window 7 Control 2 Register (PWIN7C2)" name="PWIN7C2" offset="0x3E" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0xFFF0" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 0 Control 1 Register (SWIN0C1)" name="SWIN0C1" offset="0x40" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x81FF" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 0 Control 2 Register (SWIN0C2)" name="SWIN0C2" offset="0x42" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 1 Control 1 Register (SWIN1C1)" name="SWIN1C1" offset="0x44" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x81FF" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 1 Control 2 Register (SWIN1C2)" name="SWIN1C2" offset="0x46" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0020" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 2 Control 1 Register (SWIN2C1)" name="SWIN2C1" offset="0x48" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x81FF" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 2 Control 2 Register (SWIN2C2)" name="SWIN2C2" offset="0x4A" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0040" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 3 Control 1 Register (SWIN3C1)" name="SWIN3C1" offset="0x4C" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x81FF" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 3 Control 2 Register (SWIN3C2)" name="SWIN3C2" offset="0x4E" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0060" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="System Access Window 4 Control 1 Register (SWIN4C1)" name="SWIN4C1" offset="0x50" reset_val="0x81FF" size="16" type="RW	|  RO">
		  <FIELD bit_offset="0" bit_size="9" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="14" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="System Access Window 4 Control 2 Register (SWIN4C2)" name="SWIN4C2" offset="0x52" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0080" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="16" des="Window Start Address" name="WINSTART" />
		</REGISTER>
		<REGISTER des="DRAM Access Window 0 Address Register (DRAM0WINA)" name="DRAM0WINA" offset="0x54" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000(cangedinArbel)" size="16" type="RW	 |	RO">
		  <FIELD bit_offset="0" bit_size="15" des="Window Start Address" name="WINSTART" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="DRAM Access Window 0 Control Register (DRAM0WINC)" name="DRAM0WINC" offset="0x56" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x003F(cangedinArbel)" size="16" type="RW	 |	RO">
		  <FIELD bit_offset="0" bit_size="14" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		</REGISTER>
		<REGISTER des="DRAM Access Window 1 Address Register (DRAM1WINA)" name="DRAM1WINA" offset="0x58" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="15" des="Window Start Address" name="WINSTART" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Enable" name="WINEN" />
		</REGISTER>
		<REGISTER des="DRAM Access Window 1 Control Register (DRAM1WINC)" name="DRAM1WINC" offset="0x5A" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0030" size="16" type="RW  |	 RO {(RO if DRWLK bit set)">
		  <FIELD bit_offset="0" bit_size="14" des="Window Size" name="WINSIZE" />
		  <FIELD bit_offset="15" bit_size="1" des="Window Write Disable" name="WINWRDIS" />
		</REGISTER>
		<REGISTER des="GPIO Data Out and Direction Register (GPIODOD)" name="GPIODOD" offset="0x60" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 Data Out" name="GPDO0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 Data Out" name="GPDO1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 Data Out" name="GPDO2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 Data Out" name="GPDO3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 Data Out" name="GPDO4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 Data Out" name="GPDO5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 Data Out" name="GPDO6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 Data Out" name="GPDO7" />
		  <FIELD bit_offset="8" bit_size="1" des="TIP GPIO 0 Data Enable" name="GPOE0" />
		  <FIELD bit_offset="9" bit_size="1" des="TIP GPIO 1 Data Enable" name="GPOE1" />
		  <FIELD bit_offset="10" bit_size="1" des="TIP GPIO 2 Data Enable" name="GPOE2" />
		  <FIELD bit_offset="11" bit_size="1" des="TIP GPIO 3 Data Enable" name="GPOE3" />
		  <FIELD bit_offset="12" bit_size="1" des="TIP GPIO 4 Data Enable" name="GPOE4" />
		  <FIELD bit_offset="13" bit_size="1" des="TIP GPIO 5 Data Enable" name="GPOE5" />
		  <FIELD bit_offset="14" bit_size="1" des="TIP GPIO 6 Data Enable" name="GPOE6" />
		  <FIELD bit_offset="15" bit_size="1" des="TIP GPIO 7 Data Enable" name="GPOE7" />
		</REGISTER>
		<REGISTER des="GPIO Data In Register (GPIODIN)" name="GPIODIN" offset="0x62" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="Undefined" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 Data Input" name="GPI0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 Data Input" name="GPI1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 Data Input" name="GPI2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 Data Input" name="GPI3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 Data Input" name="GPI4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 Data Input" name="GPI5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 Data Input" name="GPI6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 Data Input" name="GPI7" />
		</REGISTER>
		<REGISTER des="GPIO Pull_Up and Pull_Down Register (GPIOPUD)" name="GPIOPUD" offset="0x64" reset_source="VSB Power_Up reset | Core Domain reset	 | TIP Watchdog Cold reset." reset_val="0x00FF" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 Pull_Down" name="GPPD0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 Pull_Down" name="GPPD1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 Pull_Down" name="GPPD2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 Pull_Down" name="GPPD3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 Pull_Down" name="GPPD4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 Pull_Down" name="GPPD5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 Pull_Down" name="GPPD6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 Pull_Down" name="GPPD7" />
		  <FIELD bit_offset="8" bit_size="1" des="TIP GPIO 0 Pull_Up" name="GPPU0" />
		  <FIELD bit_offset="9" bit_size="1" des="TIP GPIO 1 Pull_Up" name="GPPU1" />
		  <FIELD bit_offset="10" bit_size="1" des="TIP GPIO 2 Pull_Up" name="GPPU2" />
		  <FIELD bit_offset="11" bit_size="1" des="TIP GPIO 3 Pull_Up" name="GPPU3" />
		  <FIELD bit_offset="12" bit_size="1" des="TIP GPIO 4 Pull_Up" name="GPPU4" />
		  <FIELD bit_offset="13" bit_size="1" des="TIP GPIO 5 Pull_Up" name="GPPU5" />
		  <FIELD bit_offset="14" bit_size="1" des="TIP GPIO 6 Pull_Up" name="GPPU6" />
		  <FIELD bit_offset="15" bit_size="1" des="TIP GPIO 7 Pull_Up" name="GPPU7" />
		</REGISTER>
		<REGISTER des="GPIO VDD_Powered Register (GPIOVDD)" name="GPIOVDD" offset="0x66" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 VDD Powered" name="GPVD0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 VDD Powered" name="GPVD1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 VDD Powered" name="GPVD2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 VDD Powered" name="GPVD3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 VDD Powered" name="GPVD4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 VDD Powered" name="GPVD5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 VDD Powered" name="GPVD6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 VDD Powered" name="GPVD7" />
		</REGISTER>
		<REGISTER des="GPIO Interrupt Enable and Polarity Register (GPIOIEP)" name="GPIOIEP" offset="0x68" reset_source="VSB Power_Up reset | Core Domain reset	 | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 Interrupt Enable" name="GPIE0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 Interrupt Enable" name="GPIE1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 Interrupt Enable" name="GPIE2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 Interrupt Enable" name="GPIE3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 Interrupt Enable" name="GPIE4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 Interrupt Enable" name="GPIE5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 Interrupt Enable" name="GPIE6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 Interrupt Enable" name="GPIE7" />
		  <FIELD bit_offset="8" bit_size="1" des="TIP GPIO 0 Polarity" name="GPPL0" />
		  <FIELD bit_offset="9" bit_size="1" des="TIP GPIO 1 Polarity" name="GPPL1" />
		  <FIELD bit_offset="10" bit_size="1" des="TIP GPIO 2 Polarity" name="GPPL2" />
		  <FIELD bit_offset="11" bit_size="1" des="TIP GPIO 3 Polarity" name="GPPL3" />
		  <FIELD bit_offset="12" bit_size="1" des="TIP GPIO 4 Polarity" name="GPPL4" />
		  <FIELD bit_offset="13" bit_size="1" des="TIP GPIO 5 Polarity" name="GPPL5" />
		  <FIELD bit_offset="14" bit_size="1" des="TIP GPIO 6 Polarity" name="GPPL6" />
		  <FIELD bit_offset="15" bit_size="1" des="TIP GPIO 7 Polarity" name="GPPL7" />
		</REGISTER>
		<REGISTER des="GPIO Interrupt Level or Edge Register (GPIOILG)" name="GPIOILG" offset="0x6A" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 Level or Edge Select" name="GPLG0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 Level or Edge Select" name="GPLG1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 Level or Edge Select" name="GPLG2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 Level or Edge Select" name="GPLG3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 Level or Edge Select" name="GPLG4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 Level or Edge Select" name="GPLG5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 Level or Edge Select" name="GPLG6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 Level or Edge Select" name="GPLG7" />
		  <FIELD bit_offset="8" bit_size="1" des="TIP GPIO 0 Both Edges" name="GPBE0" />
		  <FIELD bit_offset="9" bit_size="1" des="TIP GPIO 1 Both Edges" name="GPBE1" />
		  <FIELD bit_offset="10" bit_size="1" des="TIP GPIO 2 Both Edges" name="GPBE2" />
		  <FIELD bit_offset="11" bit_size="1" des="TIP GPIO 3 Both Edges" name="GPBE3" />
		  <FIELD bit_offset="12" bit_size="1" des="TIP GPIO 4 Both Edges" name="GPBE4" />
		  <FIELD bit_offset="13" bit_size="1" des="TIP GPIO 5 Both Edges" name="GPBE5" />
		  <FIELD bit_offset="14" bit_size="1" des="TIP GPIO 6 Both Edges" name="GPBE6" />
		  <FIELD bit_offset="15" bit_size="1" des="TIP GPIO 7 Both Edges" name="GPBE7" />
		</REGISTER>
		<REGISTER des="GPIO Interrupt Status Register (GPIOIST)" name="GPIOIST" offset="0x6C" reset_source="VSB Power_Up reset | Core Domain reset	| TIP Watchdog Cold reset." reset_val="0x0000" size="16" type="RW1C">
		  <FIELD bit_offset="0" bit_size="1" des="TIP GPIO 0 Interrupt Status" name="GPST0" />
		  <FIELD bit_offset="1" bit_size="1" des="TIP GPIO 1 Interrupt Status" name="GPST1" />
		  <FIELD bit_offset="2" bit_size="1" des="TIP GPIO 2 Interrupt Status" name="GPST2" />
		  <FIELD bit_offset="3" bit_size="1" des="TIP GPIO 3 Interrupt Status" name="GPST3" />
		  <FIELD bit_offset="4" bit_size="1" des="TIP GPIO 4 Interrupt Status" name="GPST4" />
		  <FIELD bit_offset="5" bit_size="1" des="TIP GPIO 5 Interrupt Status" name="GPST5" />
		  <FIELD bit_offset="6" bit_size="1" des="TIP GPIO 6 Interrupt Status" name="GPST6" />
		  <FIELD bit_offset="7" bit_size="1" des="TIP GPIO 7 Interrupt Status" name="GPST7" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	  <MODULE_CORE_MEM base_address="0x00FFF980" name="TIP_SEC" reset_source="VSB Power_Up reset | Core Domain reset  | TIP Watchdog Cold reset" version="N/A">
		<REGISTER des="Trusted Integrated Processor Debug Control Register (TIP_DBG_CTL)" name="TIP_DBG_CTL" offset="0x00" reset_val="0x6666" size="16" type="RW  |	 RO">
		  <FIELD bit_offset="0" bit_size="4" des="TIP JTAG Enable" name="TIP_JEN" />
		  <FIELD bit_offset="4" bit_size="4" des="BMC JTAG Enable" name="BMC_JEN" />
		</REGISTER>
		<REGISTER des="TIP Security Control Register (TIP_SEC_CTL)" name="TIP_SEC_CTL" offset="0x10" reset_val="0x9600" size="16" type="RW">
		  <FIELD bit_offset="3" bit_size="1" des="TIP Watchdog Enable" name="TIPWD_EN" />
		  <FIELD bit_offset="4" bit_size="1" des="AES Key Select" name="AES_KEY_SEL" />
		  <FIELD bit_offset="5" bit_size="1" des="AES Key LOAD" name="AES_KEY_LOAD" />
		  <FIELD bit_offset="6" bit_size="1" des="AES Write Disable" name="AES_WR_DIS" />
		  <FIELD bit_offset="8" bit_size="4" des="TIP Secure Boot" name="TIP_SECBOOT" />
		</REGISTER>
		<REGISTER des="TIP BMC Reset Control Register (TIP_BMC_RCTL)" name="TIP_BMC_RCTL" offset="0x12" reset_val="0x0003" size="16">
		  <FIELD bit_offset="0" bit_size="1" des="Capture BMC Core Reset" name="CAP_BMC_CRST" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Capture BMC Core Reset" name="CAP_BMC_POR" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Set BMC Core Reset" name="SET_BMC_CRST" type="W1S | RO" />
		  <FIELD bit_offset="4" bit_size="1" des="Clear BMC Core Reset" name="CLR_BMC_CRST" type="W1S | RO" />
		  <FIELD bit_offset="8" bit_size="8" des="Reset Control Qualifier" name="RCTL_QUAL" type="RW" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 0 Register (TIP_SCR0)" engineering="1" name="TIP_SCR0" offset="0x30" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 0" name="TIP_SCR0" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 0 Register (TIP_SCR1)" engineering="1" name="TIP_SCR1" offset="0x32" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 1" name="TIP_SCR1" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 0 Register (TIP_SCR2)" engineering="1" name="TIP_SCR2" offset="0x34" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 2" name="TIP_SCR2" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 0 Register (TIP_SCR3)" engineering="1" name="TIP_SCR3" offset="0x36" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 3" name="TIP_SCR3" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 4 Register (TIP_SCR4)" engineering="1" name="TIP_SCR4" offset="0x38" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 4" name="TIP_SCR4" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 5 Register (TIP_SCR5)" engineering="1" name="TIP_SCR5" offset="0x3A" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 5" name="TIP_SCR5" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 6 Register (TIP_SCR6)" engineering="1" name="TIP_SCR6" offset="0x3C" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 6" name="TIP_SCR6" />
		</REGISTER>
		<REGISTER des="TIP Scratchpad 7 Register (TIP_SCR7)" engineering="1" name="TIP_SCR7" offset="0x3E" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="TIP Scratchpad 7" name="TIP_SCR7" />
		</REGISTER>
		<REGISTER des="AES Key Output 0 Register (AES_KEY_OUT0)" name="AES_KEY_OUT0" offset="0x60" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 0" name="AES_KEY_OUT0" />
		</REGISTER>
		<REGISTER des="AES Key Output 1 Register (AES_KEY_OUT1)" name="AES_KEY_OUT1" offset="0x62" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 1" name="AES_KEY_OUT1" />
		</REGISTER>
		<REGISTER des="AES Key Output 2 Register (AES_KEY_OUT2)" name="AES_KEY_OUT2" offset="0x64" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 2" name="AES_KEY_OUT2" />
		</REGISTER>
		<REGISTER des="AES Key Output 3 Register (AES_KEY_OUT3)" name="AES_KEY_OUT3" offset="0x66" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 3" name="AES_KEY_OUT3" />
		</REGISTER>
		<REGISTER des="AES Key Output 4 Register (AES_KEY_OUT4)" name="AES_KEY_OUT4" offset="0x68" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 4" name="AES_KEY_OUT4" />
		</REGISTER>
		<REGISTER des="AES Key Output 5 Register (AES_KEY_OUT5)" name="AES_KEY_OUT5" offset="0x6A" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 5" name="AES_KEY_OUT5" />
		</REGISTER>
		<REGISTER des="AES Key Output 6 Register (AES_KEY_OUT6)" name="AES_KEY_OUT6" offset="0x6C" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 6" name="AES_KEY_OUT6" />
		</REGISTER>
		<REGISTER des="AES Key Output 7 Register (AES_KEY_OUT7)" name="AES_KEY_OUT7" offset="0x6E" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 7" name="AES_KEY_OUT7" />
		</REGISTER>
		<REGISTER des="AES Key Output 8 Register (AES_KEY_OUT8)" name="AES_KEY_OUT8" offset="0x70" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 8" name="AES_KEY_OUT8" />
		</REGISTER>
		<REGISTER des="AES Key Output 9 Register (AES_KEY_OUT9)" name="AES_KEY_OUT9" offset="0x72" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 9" name="AES_KEY_OUT9" />
		</REGISTER>
		<REGISTER des="AES Key Output 10 Register (AES_KEY_OUT10)" name="AES_KEY_OUT10" offset="0x74" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 10" name="AES_KEY_OUT10" />
		</REGISTER>
		<REGISTER des="AES Key Output 11 Register (AES_KEY_OUT11)" name="AES_KEY_OUT11" offset="0x76" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 11" name="AES_KEY_OUT11" />
		</REGISTER>
		<REGISTER des="AES Key Output 12 Register (AES_KEY_OUT12)" name="AES_KEY_OUT12" offset="0x78" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 12" name="AES_KEY_OUT12" />
		</REGISTER>
		<REGISTER des="AES Key Output 13 Register (AES_KEY_OUT13)" name="AES_KEY_OUT13" offset="0x7A" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 13" name="AES_KEY_OUT13" />
		</REGISTER>
		<REGISTER des="AES Key Output 14 Register (AES_KEY_OUT14)" name="AES_KEY_OUT14" offset="0x7C" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="AES Key Output 14" name="AES_KEY_OUT14" />
		</REGISTER>
		<REGISTER des="AES Key Output 15 Register (AES_KEY_OUT15)" name="AES_KEY_OUT15" offset="0x7E" reset_val="0x0000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="None" name="AES_KEY_OUT15" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	  <MODULE_CORE_MEM base_address="0x00FFF800" name="TIP_TWD" power_domain="VSB11" version="N/A">
		<REGISTER des="Timer and Watchdog Configuration Register (TWCFG)" name="TWCFG" offset="0x00" reset_source="VSB Power_Up reset | Core Domain reset | TIP Watchdog reset" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Lock Watchdog Configuration" name="LTWCFG" type="RW1S | R00" />
		  <FIELD bit_offset="1" bit_size="1" des="Lock Prescalers" name="LTWCP" type="RW1S | R00" />
		  <FIELD bit_offset="2" bit_size="1" des="Lock T0 Timer" name="LTWDT0" type="RW1S | R00" />
		  <FIELD bit_offset="3" bit_size="1" des="Lock Watchdog Counter" name="LWDCNT" type="RW1S | R00" />
		  <FIELD bit_offset="4" bit_size="1" des="Watchdog Clock Select" name="WDCT0I" type="RW | R00" />
		  <FIELD bit_offset="5" bit_size="1" des="Watchdog Service Data Match Mechanism" name="WDSDME" type="RW | R00" />
		</REGISTER>
		<REGISTER des="Timer and Watchdog Clock Prescaler Register (TWCP)" name="TWCP" offset="0x02" reset_source="Core Domain reset" reset_val="0x00" size="8" type="RW  |	 R00">
		  <FIELD bit_offset="0" bit_size="4" des="default" name="MDIV" />
		</REGISTER>
		<REGISTER des="TWD Timer 0 Register (TWDT0)" name="TWDT0" offset="0x04" reset_source="VSB Power_Up reset | Core Domain reset | TIP Watchdog reset" reset_val="0xFFFF" size="16" type="RW  |	 R00">
		  <FIELD bit_offset="0" bit_size="16" des="Preset" name="PRESET" />
		</REGISTER>
		<REGISTER des="TWDT0 Control and Status Register (T0CSR)" name="T0CSR" offset="0x06" reset_source="VSB Power_Up reset | Core Domain reset | TIP Watchdog reset" reset_val="0x00" size="8">
		  <FIELD bit_offset="0" bit_size="1" des="Reset" name="RST" reset_source="Core Domain reset" type="RW1S" />
		  <FIELD bit_offset="1" bit_size="1" des="Terminal Count" name="TC" reset_source="Core Domain reset" type="RO" />
		  <FIELD bit_offset="3" bit_size="1" des="Watchdog Last Touch Delay" name="WDLTD" reset_source="Core Domain reset" type="RO" />
		  <FIELD bit_offset="4" bit_size="1" des="Watchdog Reset Status" name="WDRST_STS" reset_source="VSB Power_Up reset" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Watchdog Run Status" name="WD_RUN" reset_source="Core Domain reset" type="RO" />
		  <FIELD bit_offset="7" bit_size="1" des="Too Early Service Disable" name="TESDIS" reset_source="Core Domain reset" type="RW | R00" />
		</REGISTER>
		<REGISTER des="Watchdog Count Register (WDCNT)" name="WDCNT" offset="0x08" reset_source="Core Domain reset" reset_val="0x0F" size="8" type="WO	|  Touch">
		  <FIELD bit_offset="0" bit_size="8" des="Watchdog Preset" name="WD_PRESET" />
		</REGISTER>
		<REGISTER des="Watchdog Service Data Match Register (WDSDM)" name="WDSDM" offset="0x0A" reset_source="Core Domain reset" reset_val="Undefined" size="8" type="WO">
		  <FIELD bit_offset="0" bit_size="8" des="Watchdog Restart Data" name="RSDATA" />
		</REGISTER>
		<REGISTER des="Timer 0 Internal Counter Register (TWMT0)" name="TWMT0" offset="0x0C" reset_source="Core Domain reset" reset_val="XXXXXXXXb" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Timer 0 Count" name="T0_COUNT" />
		</REGISTER>
		<REGISTER des="Watchdog Internal Counter Register (TWMWD)" name="TWMWD" offset="0x0E" reset_source="Core Domain reset" reset_val="XXXXXXXXb" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Watchdog Count" name="WD_COUNT" />
		</REGISTER>
		<REGISTER des="Watchdog Clock Prescaler Register (WDCP)" name="WDCP" offset="0x10" reset_source="VSB Power_Up reset | Core Domain reset | TIP Watchdog reset" reset_val="0x00" size="8" type="RW  |	 R00">
		  <FIELD bit_offset="0" bit_size="4" des="Watchdog Prescale Divider" name="WDIV" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	  <MODULE_CORE_MEM base_address="0x00FFF900" name="TIP_UART" power_domain="VSB11" reset_source="Core Domain reset | TIP Watchdog Cold reset" version="N/A">
		<REGISTER des="Timing Ticks Count Register 0 (TTC0)" name="TTC0" offset="0x0" reset_val="0x0000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="TTC0" name="TIMING TICKS COUNT 0" />
		</REGISTER>
		<REGISTER des="Timing Ticks Count Register 1 (TTC1)" name="TTC1" offset="0x4" reset_val="0x0000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="12" des="TTC1" name="TIMING TICKS COUNT 1" />
		  <FIELD bit_offset="12" bit_size="1" des="COVF" name="TIMING TICKS COUNT OVERFLOW" />
		</REGISTER>
		<REGISTER des="Timing Ticks Count Register 36 to 5 (TTC36TO5)" name="TTC36TO5" offset="0x8" reset_val="0x0000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Timing Ticks 36 TO 5" name="TTC36TO5" />
		</REGISTER>
		<REGISTER des="STC Control Register (STCC)" name="STCC" offset="0xC" reset_val="0x0000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="CNTRST" name="COUNTER RESET" />
		</REGISTER>
		<REGISTER des="STC Version Register (STC_VER)" name="STC_VER" offset="0x14" reset_val="0x0003" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="STC Version" name="STC_VER" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0188000" name="TMPS" power_domain="VSB11" reset_source="Core Domain reset" version="0x1">
		<REGISTER des="TMPS Control Register (TMPS_CTL)" name="TMPS_CTL" offset="0x0000" reset_val="0x00271100" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Enables Measurement" name="ENABLE" />
		  <FIELD bit_offset="1" bit_size="1" des="Starts Measurement" name="START" type="WO" />
		  <FIELD bit_offset="4" bit_size="1" des="Reset Sensor" name="RESETN" />
		  <FIELD bit_offset="12" bit_size="1" des="Sleep State" name="SLEEP" />
		  <FIELD bit_offset="16" bit_size="8" des="Sensor Clock Divider" name="SNSCLKDIV" />
		  <FIELD bit_offset="24" bit_size="2" des="Temperature Measurement Mode" name="TEMP_MODE" />
		</REGISTER>
		<REGISTER des="TMPS Status Register (TMPS_STAT)" name="TMPS_STAT" offset="0x0004" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Data Available 0" name="DA0" type="RO" />
		  <FIELD bit_offset="1" bit_size="1" des="Data Available 1" name="DA1" type="RO" />
		  <FIELD bit_offset="8" bit_size="1" des="Above Threshold 0" name="ATH0" type="RW1C" />
		  <FIELD bit_offset="9" bit_size="1" des="Above Threshold 1" name="ATH1" type="RW1C" />
		  <FIELD bit_offset="12" bit_size="1" des="Below Threshold 0" name="BTH" type="RW1C" />
		  <FIELD bit_offset="13" bit_size="1" des="Below Threshold 1" name="BTH1" type="RW1C" />
		</REGISTER>
		<REGISTER des="TMPS Interrupt Enable Register (TMPS_INTEN)" name="TMPS_INTEN" offset="0x0008" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Data Interrupt Enable0" name="DAIE0" />
		  <FIELD bit_offset="8" bit_size="1" des="Above Threshold Interrupt Enable 0" name="ATHIE0" />
		  <FIELD bit_offset="12" bit_size="1" des="Below Threshold Interrupt Enable 0" name="BTHIE0" />
		</REGISTER>
		<REGISTER des="TMPS Analog Control Register (TMPS_ANCTL)" name="TMPS_ANCTL" offset="0x10" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Analog Control" name="AN_CTL" />
		</REGISTER>
		<REGISTER des="TMPS Output Register 0_1 (TMPS_OUT0_1)" multiple="4" name="TMPS_OUT0_1" offset="0x0040, 0x0050, 0x0060, 0x0070" reset_val="Undefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="10" des="Data Out" name="DATA_OUT" />
		</REGISTER>
		<REGISTER des="TMPS Threshold Above Register 0_1/0_3 (TMPS_THA0_1/0_3)" name="TMPS_THA0" offset="0x0044" reset_val="0x0000FFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="10" des="Threshold Above" name="THA" />
		</REGISTER>
		<REGISTER des="TMPS Threshold Above Register 0_1/0_3 (TMPS_THA0_1/0_3)" name="TMPS_THA1" offset="0x0054" reset_val="0x0000FFFF" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="10" des="Threshold Above" name="THA" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex-A35" data_cache="" family="RISC-ARM" instruction_cache="" max_clock="800000000" />
		<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0830000, 0xF0831000, 0xF0832000, 0xF0833000, 0xF0834000, 0xF0835000, 0xF0836000, 0xF0837000, 0xF0838000, 0xF0839000" multiple="10" multiple_name_index="0" multiple_name_pattern="[NAME][INDEX]" name="USBD" power_domain="VSB11" reset_source="Core Domain reset" version="1">
		<REGISTER des="Identification Register (ID)" name="ID" offset="0x000" reset_val="0xE4A1FA05" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="6" des="Configuration Identification Number" name="ID" />
		  <FIELD bit_offset="8" bit_size="6" des="NID" name="NID" />
		  <FIELD bit_offset="16" bit_size="5" des="Tag" name="TAG" />
		  <FIELD bit_offset="21" bit_size="4" des="Revision" name="REVISION" />
		  <FIELD bit_offset="25" bit_size="4" des="Version" name="VERSION" />
		  <FIELD bit_offset="29" bit_size="3" des="CI Version" name="CIVERSION" />
		</REGISTER>
		<REGISTER des="General_Purpose Timer 0/1 Load Register (GPTIMER0LD/GPTIMER1LD)" multiple="2" name="GPTIMER0LD0_1" offset="0x80, 0x88" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="24" des="General_Purpose Timer Load Value" name="GPTLD" />
		</REGISTER>
		<REGISTER des="General_Purpose Timer 0/1 Load Register (GPTIMER0LD/GPTIMER1LD)" multiple="2" name="GPTIMER1LD0_1" offset="0x80, 0x88" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="24" des="General_Purpose Timer Load Value" name="GPTLD" />
		</REGISTER>
		<REGISTER des="General_Purpose Timer 0/1 Control Register (GPTIMER0CTRL/GPTIMER1CTRL)" multiple="2" name="GPTIMER0CTRL0_1" offset="0x84, 0x8C" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="24" des="General_Purpose Timer Counter" name="GPTCNT" type="RO" />
		  <FIELD bit_offset="24" bit_size="1" des="General_Purpose Timer Mode" name="GPTMODE" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="General_Purpose Timer Reset" name="GPTRST" type="WO" />
		  <FIELD bit_offset="31" bit_size="1" des="General_Purpose Timer Run" name="GPTRUN" type="RW" />
		</REGISTER>
		<REGISTER des="General_Purpose Timer 0/1 Control Register (GPTIMER0CTRL/GPTIMER1CTRL)" multiple="2" name="GPTIMER1CTRL0_1" offset="0x84, 0x8C" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="24" des="General_Purpose Timer Counter" name="GPTCNT" type="RO" />
		  <FIELD bit_offset="24" bit_size="1" des="General_Purpose Timer Mode" name="GPTMODE" type="RW" />
		  <FIELD bit_offset="30" bit_size="1" des="General_Purpose Timer Reset" name="GPTRST" type="WO" />
		  <FIELD bit_offset="31" bit_size="1" des="General_Purpose Timer Run" name="GPTRUN" type="RW" />
		</REGISTER>
		<REGISTER des="System Bus Configuration Register (SBSCFG)" name="SBSCFG" offset="0x90" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="AHB Burst" name="AHBBRST" />
		</REGISTER>
		<REGISTER des="Capability Register Length (CAPLENGTH)" name="CAPLENGTH" offset="0x100" reset_val="0x40" size="8" type="RO">
		  <FIELD bit_offset="0" bit_size="8" des="Capability Length" name="CAPLENGTH" />
		</REGISTER>
		<REGISTER des="Device Interface Version Number Length Register (DCIVERSION)" name="DCIVERSION" offset="0x120" reset_val="0x0001" size="16" type="RO">
		  <FIELD bit_offset="0" bit_size="16" des="Capability Length" name="DCIVERSION" />
		</REGISTER>
		<REGISTER des="Device Control Capability Parameters Register (DCCPARAMS)" name="DCCPARAMS" offset="0x124" reset_val="0x00000083" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="5" des="Device Endpoint Number" name="DEN" />
		  <FIELD bit_offset="7" bit_size="1" des="Device Capable" name="DC" />
		  <FIELD bit_offset="8" bit_size="1" des="Host Capable" name="HC" />
		</REGISTER>
		<REGISTER des="USB Command Register (USBCMD)" name="USBCMD" offset="0x140" reset_val="0x00080002" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Run/Stop" name="RS" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Controller Reset" name="RST" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Light Device Number" name="LR" type="RO" />
		  <FIELD bit_offset="13" bit_size="1" des="Setup Trip Wire" name="SUTW" type="RW" />
		  <FIELD bit_offset="14" bit_size="1" des="Add dTD Trip Wire." name="ATDTW" type="RW" />
		  <FIELD bit_offset="16" bit_size="8" des="Interrupt Threshold Control" name="ITC" type="RW" />
		</REGISTER>
		<REGISTER des="USB Status Register (USBSTS)" name="USBSTS" offset="0x144" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="USB Interrupt _ USBINT" name="UI" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="USB Error Interrupt _ USBERRINT" name="UEI" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Port Change Detect" name="PCI" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="1" des="System Error" name="SEI" type="RO" />
		  <FIELD bit_offset="6" bit_size="1" des="USB Reset Received" name="URI" type="RW1C" />
		  <FIELD bit_offset="7" bit_size="1" des="SOF Received" name="SRI" type="RW1C" />
		  <FIELD bit_offset="8" bit_size="1" des="DCSuspend" name="SLI" type="RW" />
		  <FIELD bit_offset="16" bit_size="1" des="NAK Interrupt" name="NAKI" type="RO" />
		  <FIELD bit_offset="24" bit_size="1" des="General_Purpose Timer Interrupt 0, GPTINT0" name="TI0" type="RW1C" />
		  <FIELD bit_offset="25" bit_size="1" des="General_Purpose Timer Interrupt 1, GPTINT1" name="TI1" type="RW1C" />
		</REGISTER>
		<REGISTER des="USB Interrupt Enable Register (USBINTR)" name="USBINTR" offset="0x148" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="USB Interrupt Enable _ USBINT" name="UIE" />
		  <FIELD bit_offset="1" bit_size="1" des="USB Error Interrupt Enable _ USBERRINT" name="UEE" />
		  <FIELD bit_offset="2" bit_size="1" des="Port Change Detect Enable" name="PCE" />
		  <FIELD bit_offset="4" bit_size="1" des="System Error Enable" name="SEE" />
		  <FIELD bit_offset="6" bit_size="1" des="USB Reset Received Enable" name="URE" />
		  <FIELD bit_offset="7" bit_size="1" des="SOF Received Enable" name="SRE" />
		  <FIELD bit_offset="8" bit_size="1" des="Sleep Enable" name="SLE" />
		  <FIELD bit_offset="16" bit_size="1" des="NAK Interrupt Enable" name="NAKE" />
		  <FIELD bit_offset="24" bit_size="1" des="General_Purpose Timer Interrupt Enable 0, GPTINT0" name="TIE0" />
		  <FIELD bit_offset="25" bit_size="1" des="General_Purpose Timer Interrupt Enable 1, GPTINT1" name="TIE1" />
		</REGISTER>
		<REGISTER des="USB Frame Index Register (FRINDEX)" name="FRINDEX" offset="0x14C" reset_val="Undefined(free_runningcounter)" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="14" des="Frame Index" name="FRINDEX" />
		</REGISTER>
		<REGISTER des="USB Device Address Register (USBDEVICEADDR)" name="USBDEVICEADDR" offset="0x154" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="24" bit_size="1" des="USB Device Address Advance" name="USBADRA" />
		  <FIELD bit_offset="25" bit_size="7" des="USB Device Address" name="USBADR" />
		</REGISTER>
		<REGISTER des="Device Controller Endpoint List Address Register (ENDPOINTLISTADDR)" name="ENDPOINTLISTADDR" offset="0x158" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="11" bit_size="21" des="Endpoint List Pointer _ Low" name="EPBASE" />
		</REGISTER>
		<REGISTER des="Programmable Burst Size Register (BURSTSIZE)" name="BURSTSIZE" offset="0x160" reset_val="0x00000404" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="8" des="Programmable RX Burst Length" name="RXPBURST" />
		  <FIELD bit_offset="8" bit_size="8" des="Programmable TX Burst Length" name="TXPBURST" />
		</REGISTER>
		<REGISTER des="Endpoint NAK Register (ENDPTNAK)" name="ENDPTNAK" offset="0x178" reset_val="0x00000000" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="3" des="RX Endpoint NAK" name="EPRN" />
		  <FIELD bit_offset="16" bit_size="3" des="TX Endpoint NAK" name="EPTN" />
		</REGISTER>
		<REGISTER des="Endpoint NAK Enable Register (ENDPTNAKEN)" name="ENDPTNAKEN" offset="0x17C" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="RX Endpoint NAK" name="EPRNE" />
		  <FIELD bit_offset="16" bit_size="3" des="TX Endpoint NAK Enable" name="EPTNE" />
		</REGISTER>
		<REGISTER des="Device Controller Port Status/Control 1 Register (PORTSC1)" name="PORTSC1" offset="0x184" reset_val="0x10000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Current Connect Status" name="CCS" type="RO" />
		  <FIELD bit_offset="2" bit_size="1" des="Port Enable" name="PE" type="RW" />
		  <FIELD bit_offset="6" bit_size="1" des="Force Port Resume" name="FPR" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Suspend" name="SUSP" type="RO" />
		  <FIELD bit_offset="8" bit_size="1" des="Port Reset" name="PR" type="RO" />
		  <FIELD bit_offset="9" bit_size="1" des="High_Speed Port" name="HSP" type="RO" />
		  <FIELD bit_offset="10" bit_size="2" des="Line Status" name="LS" type="RO" />
		  <FIELD bit_offset="16" bit_size="4" des="Port Test Control" name="PTC" type="RW" />
		  <FIELD bit_offset="23" bit_size="1" des="PHY Low Power Suspend _ Clock Disable (PLPSCD" name="PHCD" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="Port Force Full Speed Connect" name="PFSC" type="RW" />
		  <FIELD bit_offset="26" bit_size="2" des="Port Speed" name="PSPD" type="RO" />
		  <FIELD bit_offset="29" bit_size="1" des="Serial Transceiver Select" name="STS" type="RO" />
		  <FIELD bit_offset="30" bit_size="2" des="Parallel Transceiver Select" name="PTS" type="RW" />
		</REGISTER>
		<REGISTER des="USB Device Mode Register (USBMODE)" name="USBMODE" offset="0x1A8" reset_val="0x00015002" size="32" type="RW">
		  <FIELD bit_offset="2" bit_size="1" des="Endian Select" name="ES" />
		  <FIELD bit_offset="3" bit_size="1" des="Setup Lockout Mode" name="SLOM" />
		  <FIELD bit_offset="4" bit_size="1" des="Stream Disable Mode" name="SDIS" />
		</REGISTER>
		<REGISTER des="Endpoint Setup Status Register (ENDPTSETUPSTAT)" name="ENDPTSETUPSTAT" offset="0x1AC" reset_val="0x00000000" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="5" des="Setup Endpoint Status" name="ENDPTSETUPSTAT" />
		</REGISTER>
		<REGISTER des="Endpoint Initialization Register (ENDPTPRIME)" name="ENDPTPRIME" offset="0x1B0" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Prime Endpoint Receive Buffer" name="PERB" />
		  <FIELD bit_offset="16" bit_size="3" des="Prime Endpoint Transmit Buffer" name="PETB" />
		</REGISTER>
		<REGISTER des="Endpoint De_Initialization Register (ENDPTFLUSH)" name="ENDPTFLUSH" offset="0x1B4" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Flush Endpoint Receive Buffer" name="FERB" />
		  <FIELD bit_offset="16" bit_size="3" des="Flush Endpoint Transmit Buffer" name="FETB" />
		</REGISTER>
		<REGISTER des="Endpoint Status Register (ENDPTSTAT)" name="ENDPTSTAT" offset="0x1B8" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="3" des="Endpoint Receive Buffer Ready" name="ERBR" />
		  <FIELD bit_offset="16" bit_size="3" des="Endpoint Transmit Buffer Ready" name="ETBR" />
		</REGISTER>
		<REGISTER des="Endpoint Complete Register (ENDPTCOMPLETE)" name="ENDPTCOMPLETE" offset="0x1BC" reset_val="0x00000000" size="32" type="RW1C">
		  <FIELD bit_offset="0" bit_size="3" des="Endpoint Receive Complete Event" name="ERCE" />
		  <FIELD bit_offset="16" bit_size="3" des="Endpoint Transmit Complete Event" name="ETCE" />
		</REGISTER>
		<REGISTER des="Endpoint Control 0 Register (ENDPTCTRL0)" name="ENDPTCTRL0" offset="0x1C0" reset_val="0x00800080" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="RX Endpoint Stall" name="RXS" type="RW" />
		  <FIELD bit_offset="2" bit_size="2" des="None" name="RXT RX ENDPOINT TYPE)" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="RX Endpoint Enable" name="RXE" type="RO" />
		  <FIELD bit_offset="16" bit_size="1" des="TX Endpoint Stall" name="TXS" type="RW" />
		  <FIELD bit_offset="18" bit_size="2" des="TX Endpoint Type" name="TXT" type="RW" />
		  <FIELD bit_offset="23" bit_size="1" des="TX Endpoint Enable" name="TXE" type="RO" />
		</REGISTER>
		<REGISTER des="Endpoint Control 1_2 Register (ENDPTCTRL1_2)" multiple="2" name="ENDPTCTRL1_2" offset="0x1C4, 0x1C8" reset_val="0x000000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="RX Endpoint Stall" name="RXS" />
		  <FIELD bit_offset="1" bit_size="1" des="RX Endpoint Data Sink" name="RXD" />
		  <FIELD bit_offset="2" bit_size="2" des="RX Endpoint Type" name="RXT" />
		  <FIELD bit_offset="5" bit_size="1" des="RX Data Toggle Inhibit" name="RXI" />
		  <FIELD bit_offset="6" bit_size="1" des="RX Data Toggle Reset" name="RXR" />
		  <FIELD bit_offset="7" bit_size="1" des="RX Endpoint Enable" name="RXE" />
		  <FIELD bit_offset="16" bit_size="1" des="TX Endpoint Stall" name="TXS" />
		  <FIELD bit_offset="17" bit_size="1" des="TX Endpoint Data Source" name="TXD" />
		  <FIELD bit_offset="18" bit_size="2" des="TX Endpoint Type" name="TXT" />
		  <FIELD bit_offset="21" bit_size="1" des="TX Data Toggle Inhibit" name="TXI" />
		  <FIELD bit_offset="22" bit_size="1" des="TX Data Toggle Reset" name="TXR" />
		  <FIELD bit_offset="23" bit_size="1" des="TX Endpoint Enable" name="TXE" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="0.1" name="NPCM850">
		<CORE arch="ARM" core="Cortex_A35" data_cache="" family="RISC_ARM" instruction_cache="" max_clock="800000000" />
 <MODULES>
	  <MODULE_CORE_MEM base_address="0xF0810000" name="VCD" power_domain="VSB11" reset_source="VSB Power_Up reset | Core Domain reset" version="0x4">
		<REGISTER des="Difference Table (DIFF_TBL)" name="DIFF_TBL" multiple="8191" offset="0x0 - 0x7FFF" reset_val="Undefined" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Tile Difference Status" name="TDIFF_STAT" />
		</REGISTER>
		<REGISTER des="Frame Buffer A Base Address Register (FBA_ADR)" name="FBA_ADR" offset="0x8000" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Frame Buffer Base Address" name="FBA_BADR" />
		</REGISTER>
		<REGISTER des="Frame Buffer B Base Address Register (FBB_ADR)" name="FBB_ADR" offset="0x8004" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="Frame Buffer Base Address" name="FBB_BADR" />
		</REGISTER>
		<REGISTER des="Frame Buffers Line Pitch Register (FB_LP)" name="FB_LP" offset="0x8008" reset_val="0x00000000" size="16" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Frame Buffer A Line Pitch" name="FBA_LP" />
		</REGISTER>
		<REGISTER des="VCD Mode Register (VCD_MODE)" name="VCD_MODE" offset="0x8014" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="VCD Module Enable" name="VCDE" />
		  <FIELD bit_offset="1" bit_size="1" des="Color Mode 5:6:5" name="CM565" />
		  <FIELD bit_offset="3" bit_size="1" des="Initialize DIFF Bits in Compare" name="IDBC" />
		  <FIELD bit_offset="4" bit_size="2" des="Color Conversion" name="COLOR_CNVRT" />
		  <FIELD bit_offset="6" bit_size="1" des="Data Invert" name="DAT_INV" />
		  <FIELD bit_offset="8" bit_size="1" des="Clock Edge" name="CLK_EDGE" />
		  <FIELD bit_offset="9" bit_size="1" des="HSYNC Edge" name="HS_EDGE" />
		  <FIELD bit_offset="10" bit_size="1" des="VSYNC Edge" name="VS_EDGE" />
		  <FIELD bit_offset="11" bit_size="1" des="DE or HSYNC Select" name="DE_HS" />
		  <FIELD bit_offset="16" bit_size="3" des="KVM Bandwidth Configuration" name="KVM_BW_SET" />
		</REGISTER>
		<REGISTER des="VCD Command Register (VCD_CMD)" name="VCD_CMD" offset="0x8018" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Differentiate and Capture Start" name="GO" type="WO" />
		  <FIELD bit_offset="1" bit_size="1" des="Stop and Reset the State Machine" name="RST" type="WO" />
		  <FIELD bit_offset="4" bit_size="3" des="Engine Selected Operation" name="OPERATION" type="RW" />
		</REGISTER>
		<REGISTER des="VCD Status Register (VCD_STAT)" name="VCD_STAT" offset="0x801C" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="VCD State Machine Done" name="DONE" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="Blue Screen 1 Detected" name="BSD1" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Input FIFO Threshold" name="IFOT" type="RW1C" />
		  <FIELD bit_offset="3" bit_size="1" des="Input FIFO Overrun" name="IFOR" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="1" des="Vertical Cycle Time Changed Status" name="VCT_CHG" type="RW1C" />
		  <FIELD bit_offset="5" bit_size="1" des="Vertical High Time Changed Status" name="VHT_CHG" type="RW1C" />
		  <FIELD bit_offset="6" bit_size="1" des="Horizontal Cycle Time Changed Status" name="HCT_CHG" type="RW1C" />
		  <FIELD bit_offset="7" bit_size="1" des="Horizontal High Time Changed Status" name="HHT_CHG" type="RW1C" />
		  <FIELD bit_offset="8" bit_size="1" des="Horizontal Active Count Changed Status" name="HAC_CHG" type="RW1C" />
		  <FIELD bit_offset="9" bit_size="1" des="Horizontal Line Count Changed Status" name="HLC_CHG" type="RW1C" />
		  <FIELD bit_offset="10" bit_size="1" des="Vertical Sync Detected" name="VSYNC" type="RW1C" />
		  <FIELD bit_offset="11" bit_size="1" des="Horizontal Sync Detected" name="HSYNC" type="RW1C" />
		  <FIELD bit_offset="12" bit_size="1" des="Blue Screen 2 Detected" name="BSD2" type="RW1C" />
		  <FIELD bit_offset="13" bit_size="1" des="Blue Screen 3 Detected" name="BSD3" type="RW1C" />
		  <FIELD bit_offset="16" bit_size="11" des="VCD State Machine Current Line" name="CURR_LINE" type="RO" />
		  <FIELD bit_offset="30" bit_size="1" des="VCD State Machine Busy" name="BUSY" type="RO" />
		  <FIELD bit_offset="31" bit_size="1" des="VCD State Machine Interrupt Request" name="IRQ" type="RO" />
		</REGISTER>
		<REGISTER des="VCD Interrupt Enable Register (VCD_INTE)" name="VCD_INTE" offset="0x8020" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="VCD State Machine Done Interrupt Enable" name="DONE_IE" />
		  <FIELD bit_offset="1" bit_size="1" des="Blue Screen 1 Detected Interrupt Enable" name="BSD1_IE" />
		  <FIELD bit_offset="2" bit_size="1" des="Input FIFO Threshold Interrupt Enable" name="IFOT_IE" />
		  <FIELD bit_offset="3" bit_size="1" des="Input FIFO Overrun Interrupt Enable" name="IFOR_IE" />
		  <FIELD bit_offset="4" bit_size="1" des="Vertical Cycle Time Interrupt Enable" name="VCT_IE" />
		  <FIELD bit_offset="5" bit_size="1" des="Vertical High Time Interrupt Enable" name="VHT_IE" />
		  <FIELD bit_offset="6" bit_size="1" des="Horizontal Cycle Time Interrupt Enable" name="HCT_IE" />
		  <FIELD bit_offset="7" bit_size="1" des="Horizontal High Time Interrupt Enable" name="HHT_IE" />
		  <FIELD bit_offset="8" bit_size="1" des="Horizontal Active Count Interrupt Enable" name="HAC_IE" />
		  <FIELD bit_offset="9" bit_size="1" des="Horizontal Line Count Interrupt Enable" name="HLC_IE" />
		  <FIELD bit_offset="10" bit_size="1" des="Vertical Sync Detected Interrupt Enable" name="VSYNC_IE" />
		  <FIELD bit_offset="11" bit_size="1" des="Horizontal Sync Detected Interrupt Enable" name="HSYNC_IE" />
		  <FIELD bit_offset="12" bit_size="1" des="Blue Screen 2 Detected Interrupt Enable" name="BSD2_IE" />
		  <FIELD bit_offset="13" bit_size="1" des="Blue Screen 3 Detected Interrupt Enable" name="BSD3_IE" />
		</REGISTER>
		<REGISTER des="VCD Blue Screen Detect 1_3 Registers (VCD_BSD1_3)" multiple="3" name="VCD_BSD1_3" offset="0x8024, 0x8074, 0x8078" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Blue Screen Detection Enable" name="BSDE" />
		  <FIELD bit_offset="1" bit_size="3" des="Blue Tolerance" name="BTOL" />
		  <FIELD bit_offset="4" bit_size="12" des="Blue Pixels Count" name="BPCNT" />
		  <FIELD bit_offset="16" bit_size="16" des="Blue Color Value" name="BLU_COLOR" />
		</REGISTER>
		<REGISTER des="VCD Resolution Change Detect Register (VCD_RCHG)" name="VCD_RCHG" offset="0x8028" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="3" des="Ignored Change in Vertical Counters" name="IG_CHG0" />
		  <FIELD bit_offset="3" bit_size="3" des="Ignored Change in Horizontal Counters" name="IG_CHG1" />
		  <FIELD bit_offset="6" bit_size="3" des="Ignored Change in Horizontal Active Counters" name="IG_CHG2" />
		  <FIELD bit_offset="9" bit_size="4" des="Timers Prescale" name="TIM_PRSCL" />
		</REGISTER>
		<REGISTER des="Horizontal Cycle Timer Register (HOR_CYC_TIM)" name="HOR_CYC_TIM" offset="0x802C" reset_val="0xN/A" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="12" des="Horizontal Cycle Time" name="HOR_CYC_TIME" />
		  <FIELD bit_offset="30" bit_size="1" des="Horizontal Cycle Time Different" name="HCT_DIF" />
		  <FIELD bit_offset="31" bit_size="1" des="New Value" name="NEW" />
		</REGISTER>
		<REGISTER des="Horizontal Cycle Last Register (HOR_CYC_LST)" name="HOR_CYC_LST" offset="0x8030" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="12" des="Horizontal Cycle Last Value" name="HOR_CYC_LAST" />
		</REGISTER>
		<REGISTER des="Horizontal High Timer Register (HOR_HI_TIM)" name="HOR_HI_TIM" offset="0x8034" reset_val="0xN/A" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="12" des="Horizontal High Time" name="HOR_HI_TIME" />
		  <FIELD bit_offset="30" bit_size="1" des="Horizontal High Time Different" name="HHT_DIF" />
		</REGISTER>
		<REGISTER des="Horizontal High Last Register (HOR_HI_LST)" name="HOR_HI_LST" offset="0x8038" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="12" des="Horizontal High Last Value" name="HOR_HI_LAST" />
		</REGISTER>
		<REGISTER des="Vertical Cycle Timer Register (VER_CYC_TIM)" name="VER_CYC_TIM" offset="0x803C" reset_val="0xN/A" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="24" des="Vertical Cycle Time" name="VER_CYC_TIME" />
		</REGISTER>
		<REGISTER des="Vertical Cycle Last Register (VER_CYC_LST)" name="VER_CYC_LST" offset="0x8040" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="24" des="Vertical Cycle Last Value" name="VER_CYC_LAST" />
		</REGISTER>
		<REGISTER des="Vertical High Timer Register (VER_HI_TIM)" name="VER_HI_TIM" offset="0x8044" reset_val="Undefined" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="24" des="Vertical High Time" name="VERT_HI_TIME" />
		  <FIELD bit_offset="30" bit_size="1" des="Vertical High Time Different" name="VHT_DIF" />
		  <FIELD bit_offset="31" bit_size="1" des="New Value" name="NEW" />
		</REGISTER>
		<REGISTER des="Vertical High Last Register (VER_HI_LST)" name="VER_HI_LST" offset="0x8048" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="24" des="Vertical High Last Value" name="VER_HI_LAST" />
		</REGISTER>
		<REGISTER des="Horizontal Active Count Timer Register (HOR_AC_TIM)" name="HOR_AC_TIM" offset="0x804C" reset_val="0xN/A" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="14" des="Horizontal Active Count Time" name="HOR_AC_TIME" />
		</REGISTER>
		<REGISTER des="Horizontal Active Count Last Register (HOR_AC_LST)" name="HOR_AC_LST" offset="0x8050" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="14" des="Horizontal Active Count Last Value" name="HOR_AC_LAST" />
		</REGISTER>
		<REGISTER des="Horizontal Line Last Register (HOR_LIN_LST)" name="HOR_LIN_LST" offset="0x8058" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="12" des="Horizontal Line Last Value" name="HOR_LIN_LAST" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF0822000" name="VDMA" power_domain="VSB11" reset_source="Host Domain PCI reset" version="0x2">
		<REGISTER des="Control Register (VDMA_CTL)" name="VDMA_CTL" offset="0x0000" reset_val="0x00000200" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="VDMA Enable" name="VDMAEN" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="General Interrupt Enable" name="GIRQEN" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="Burst Mode Enable" name="BME" type="RW" />
		  <FIELD bit_offset="20" bit_size="1" des="VDMA Transfer Error" name="VDMAERR" type="RW0C" />
		</REGISTER>
		<REGISTER des="Source Base Address Register (VDMA_SRCB)" name="VDMA_SRCB" offset="0x0004" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Source Base Address" name="SRC_BASE_ADDR" />
		</REGISTER>
		<REGISTER des="Destination Base Address Register (VDMA_DSTB)" name="VDMA_DSTB" offset="0x0008" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Destination Base Address" name="DST_BASE_ADDR" />
		</REGISTER>
		<REGISTER des="Current Destination Register (VDMA_CDST)" name="VDMA_CDST" offset="0x0014" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Current Destination Address" name="CURRENT_DST_ADDR" />
		</REGISTER>
		<REGISTER des="Current Transfer Count Register (VDMA_CTCNT)" name="VDMA_CTCNT" offset="0x0018" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="24" des="Current Transfer Count" name="CURENT_TFR_CNT" />
		</REGISTER>
		<REGISTER des="Enhanced Control Register (VDMA_ECTL)" name="VDMA_ECTL" offset="0x0040" reset_val="0x00000800" size="32">
		  <FIELD bit_offset="1" bit_size="1" des="Enable Cyclic Buffer" name="CYCBUF" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="RAM Data Stamping" name="STAMP" type="RW" />
		  <FIELD bit_offset="4" bit_size="3" des="Source Size Modifier" name="SZMOD" type="RW" />
		  <FIELD bit_offset="7" bit_size="2" des="Source Size Offset Modifier" name="SZOFS" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="Enable Status Update" name="ENSTSUP0" type="RW" />
		  <FIELD bit_offset="10" bit_size="1" des="Enable Status Update" name="ENSTSUP1" type="RW" />
		  <FIELD bit_offset="11" bit_size="1" des="Retrigger if Source Size not Zero" name="RTRGSZ" type="RW" />
		  <FIELD bit_offset="12" bit_size="1" des="Retrigger if Request Line Active" name="RTRGREQ" type="RW" />
		  <FIELD bit_offset="16" bit_size="8" des="Cyclic Buffer Size" name="BUFSIZE" type="RW" />
		  <FIELD bit_offset="24" bit_size="1" des="DMA Halted Operation" name="DMAHALT" type="RW1C" />
		  <FIELD bit_offset="25" bit_size="1" des="DMA Halted Interrupt Enable" name="HALTINTEN" type="RW" />
		  <FIELD bit_offset="26" bit_size="1" des="No Retrigger" name="NORTG" type="RW1C" />
		  <FIELD bit_offset="27" bit_size="1" des="No Retrigger Interrupt Enable" name="NRTGIEN" type="RW" />
		  <FIELD bit_offset="28" bit_size="1" des="Data Ready" name="DRDY" type="RW1C" />
		  <FIELD bit_offset="29" bit_size="1" des="Data Ready Enable" name="DRDYEN" type="RW" />
		</REGISTER>
		<REGISTER des="Source Size Pointer Register (VDMA_ESRCSZ)" name="VDMA_ESRCSZ" offset="0x44" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Source Size Register Address" name="SRCSZ" />
		</REGISTER>
		<REGISTER des="Read Pointer Register (VDMA_ERDPNT)" name="VDMA_ERDPNT" offset="0x48" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Read Pointer Address" name="RD_PNT" />
		</REGISTER>
		<REGISTER des="Automatic Status Update 0/1 Destination Address Register (VDMA_ESTnAD)" multiple="2" name="VDMA_ESTnAD" offset="0x50, 0x60" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Status Update Destination Address" name="STSAD" />
		</REGISTER>
		<REGISTER des="Automatic Status Update 0/1 Mask Register (VDMA_ESTnMK)" multiple="2" name="VDMA_ESTnMK" offset="0x54, 0x64" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Status Update Mask Register" name="STSMK" />
		</REGISTER>
		<REGISTER des="Automatic Status Update 0/1 Data Register (VDMA_ESTnDT)" multiple="2" name="VDMA_ESTnDT" offset="0x58, 0x68" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="32" des="32_bit Status Update Data Register" name="STSDT" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xE0800000" name="VDMX" power_domain="VSB11" reset_source="Host Domain PCI reset" version="0x2007">
		<REGISTER des="VDMX Status Register (VDMX_STATR)" name="VDMX_STATR" offset="0x000" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Transmit Message Sent" name="TXS" type="RW1C" />
		  <FIELD bit_offset="1" bit_size="1" des="Receive Message in FIFO" name="RXF" type="RW1C" />
		  <FIELD bit_offset="2" bit_size="1" des="Receive Packet Dropped" name="RXDR" type="RW1C" />
		  <FIELD bit_offset="16" bit_size="8" des="Number of 32_bit Words in RxFIFO" name="RXNDW" type="RO" />
		  <FIELD bit_offset="24" bit_size="8" des="Number of 32_bit Words in TxFIFO" name="TXNDW" type="RO" />
		</REGISTER>
		<REGISTER des="VDMX Interrupt Enable Register (VDMX_IEN)" name="VDMX_IEN" offset="0x100" reset_val="0x00000000" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="1" des="Transmit Message Sent Interrupt Enable" name="TXSEN" />
		  <FIELD bit_offset="1" bit_size="1" des="Receive Message in FIFO Interrupt Enable" name="RXFEN" />
		  <FIELD bit_offset="2" bit_size="1" des="Receive Packet Dropped Interrupt Enable" name="RXDREN" />
		</REGISTER>
		<REGISTER des="VDMX Receive FIFO Register (VDMX_RXF)" name="VDMX_RXF" offset="0x200" reset_val="0x00000000" size="32" type="RO">
		  <FIELD bit_offset="0" bit_size="32" des="Receive FIFO Read Port" name="RXFIFO" />
		</REGISTER>
		<REGISTER des="VDMX Transmit FIFO Register (VDMX_TXF)" name="VDMX_TXF" offset="0x300" reset_val="0x00000000" size="32" type="WO">
		  <FIELD bit_offset="0" bit_size="32" des="Transmit FIFO Write Port" name="TXFIFO" />
		</REGISTER>
		<REGISTER des="VDMX Control Register (VDMX_CNT)" name="VDMX_CNT" offset="0x400" reset_val="0x00000000" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Transmit Packet Command" name="TXP" type="RW1S" />
		  <FIELD bit_offset="1" bit_size="1" des="VDMX Enable" name="VDMXEN" type="RW" />
		  <FIELD bit_offset="4" bit_size="3" des="Reception Timeout" name="RXTO" type="RW" />
		</REGISTER>
		<REGISTER des="VDMX Receive Filter Register (VDMX_RXFILT)" name="VDMX_RXFILT" offset="0x500" reset_val="0x8000B41A" size="32" type="RW">
		  <FIELD bit_offset="0" bit_size="16" des="Vendor ID Value for Filter Comparison" name="VENDORID" />
		  <FIELD bit_offset="31" bit_size="1" des="Filter Enable" name="FEN" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
<CHIP arch_version="?????" name="?????">
	<CORE arch="?????" core="?????" data_cache="?????" family="?????" instruction_cache="?????" max_clock="?????" />
	<MODULES>
	  <MODULE_CORE_MEM base_address="0xF000F000" name="FSW" power_domain="VSB11" reset_source="VSB Power_Up reset" version="0x4">
		<REGISTER des="Full System Watchdog Control Register (FSWCR)" name="FSWCR" offset="0x001C" reset_source="VSB Power_Up reset" reset_val="0x00000400" size="32">
		  <FIELD bit_offset="0" bit_size="1" des="Watchdog Timer Reset" name="WTR" type="RW" />
		  <FIELD bit_offset="1" bit_size="1" des="Watchdog Timer Reset Enable" name="WTRE" type="RW" />
		  <FIELD bit_offset="2" bit_size="1" des="Watchdog Timer Reset Flag" name="WTRF" type="RW1C" />
		  <FIELD bit_offset="4" bit_size="2" des="Watchdog Timer Interval Select" name="WTIS" type="RW" />
		  <FIELD bit_offset="7" bit_size="1" des="Watchdog Timer Enable" name="WTE" type="RW" />
		  <FIELD bit_offset="9" bit_size="1" des="ICE Debug Mode Acknowledge Enable _ nDBGACK_EN" name="FREEZE_EN" type="RW" />
		  <FIELD bit_offset="10" bit_size="2" des="Watchdog Timer Clock Divide" name="WTCLK" type="RW" />
		  <FIELD bit_offset="15" bit_size="1" des="Watchdog Timer Lock" name="WTLK" type="RW1S" />
		  <FIELD bit_offset="16" bit_size="8" des="Watchdog Count" name="WDT_CNT" type="RW" />
		</REGISTER>
	  </MODULE_CORE_MEM>
	</MODULES>
  </CHIP>
</MergedRoot>
