module half_adder;
reg a,b;
wire sum,carry;
integer i;

// order based mapping
half_adder dut (a,b,sum,carry);

// initializing 
initial 
  begin 
    a = 0 ;
     b = 0;
      end

//assigning values to a and b
for (i =0 ; i < 4; i = i + 1)
  begin
   {a,b} = i;
   #10;
  end

// displaying the output
inital
$display("a = % b , b = % b ,a,b");

#100;
#$finish
endmodule

