initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f5e5ee00000,3600
launching memcpy command : MemcpyHtoD,0x00007f5e5ee01000,3600
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-1-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 15474
gpu_sim_insn = 4443674
gpu_ipc =     287.1703
gpu_tot_sim_cycle = 15474
gpu_tot_sim_insn = 4443674
gpu_tot_ipc =     287.1703
gpu_tot_issued_cta = 64
gpu_occupancy = 23.7241% 
gpu_tot_occupancy = 23.7241% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2911
partiton_level_parallism_total  =       0.2911
partiton_level_parallism_util =       5.0904
partiton_level_parallism_util_total  =       5.0904
L2_BW  =      10.5460 GB/Sec
L2_BW_total  =      10.5460 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 122, Miss = 112, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[1]: Access = 115, Miss = 106, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[2]: Access = 112, Miss = 102, Miss_rate = 0.911, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[3]: Access = 126, Miss = 116, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[4]: Access = 130, Miss = 120, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[5]: Access = 132, Miss = 122, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[6]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[7]: Access = 111, Miss = 102, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[8]: Access = 120, Miss = 110, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[9]: Access = 121, Miss = 112, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[10]: Access = 116, Miss = 108, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[11]: Access = 125, Miss = 118, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[12]: Access = 128, Miss = 120, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[13]: Access = 129, Miss = 122, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[14]: Access = 114, Miss = 106, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[15]: Access = 100, Miss = 94, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[16]: Access = 108, Miss = 100, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[17]: Access = 115, Miss = 108, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[18]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[19]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[20]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[21]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[22]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[23]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[24]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[25]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[26]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[27]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[28]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[29]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[30]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[31]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[32]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[33]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[34]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[35]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[36]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[37]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[38]: Access = 77, Miss = 72, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[39]: Access = 60, Miss = 56, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[40]: Access = 69, Miss = 64, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[41]: Access = 85, Miss = 80, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[42]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[43]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[44]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[45]: Access = 93, Miss = 88, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 95
	L1D_total_cache_accesses = 4505
	L1D_total_cache_misses = 4212
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4001
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 293

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4001
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
245, 245, 245, 404, 404, 375, 323, 271, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 5430016
gpgpu_n_tot_w_icount = 169688
gpgpu_n_stall_shd_mem = 977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4212
gpgpu_n_mem_write_global = 293
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 977
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 977
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74471	W0_Idle:232115	W0_Scoreboard:967022	W1:0	W2:0	W3:392	W4:771	W5:756	W6:2856	W7:700	W8:4277	W9:700	W10:3136	W11:336	W12:4882	W13:336	W14:3474	W15:0	W16:6750	W17:0	W18:2226	W19:24	W20:5828	W21:24	W22:1394	W23:50	W24:6523	W25:50	W26:1374	W27:54	W28:5019	W29:28	W30:0	W31:0	W32:112272
single_issue_nums: WS0:41512	WS1:43008	WS2:42384	WS3:42784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33696 {8:4212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11720 {40:293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168480 {40:4212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2344 {8:293,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 687 
avg_icnt2mem_latency = 209 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 5 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293 	1068 	2767 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	556 	1086 	2008 	490 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1879 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        554       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         348    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        298       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        327       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        380       304    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        421       577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        467       412    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        422       290    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        310    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        386       404    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        372    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        502       425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        589       468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         361    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        421       418    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        396       493    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68497 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002481
n_activity=355 dram_eff=0.04789
bk0: 5a 68494i bk1: 12a 68491i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000248 
total_CMD = 68516 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 68452 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68497 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000131356
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68507 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001168
n_activity=143 dram_eff=0.05594
bk0: 0a 68516i bk1: 8a 68488i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 68516 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 68480 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68507 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000525425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68498 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002335
n_activity=312 dram_eff=0.05128
bk0: 8a 68494i bk1: 8a 68494i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000234 
total_CMD = 68516 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 68457 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68498 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68501 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001897
n_activity=270 dram_eff=0.04815
bk0: 9a 68486i bk1: 4a 68491i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 68516 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 68448 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68501 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642186
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68506 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001168
n_activity=223 dram_eff=0.03587
bk0: 4a 68494i bk1: 4a 68494i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 68516 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 68464 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68506 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68494 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002919
n_activity=375 dram_eff=0.05333
bk0: 12a 68491i bk1: 8a 68488i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000292 
total_CMD = 68516 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 68443 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68494 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000802732
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001751
n_activity=188 dram_eff=0.06383
bk0: 8a 68485i bk1: 4a 68491i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000175 
total_CMD = 68516 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 68449 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68502 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000934088
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68498 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002335
n_activity=322 dram_eff=0.04969
bk0: 8a 68488i bk1: 8a 68494i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 68516 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 68450 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68498 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000394069
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68511 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.838e-05
n_activity=72 dram_eff=0.05556
bk0: 4a 68485i bk1: 0a 68516i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000058 
total_CMD = 68516 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 68481 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68511 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00051083
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68486 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004087
n_activity=394 dram_eff=0.07107
bk0: 16a 68494i bk1: 12a 68494i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000409 
total_CMD = 68516 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 68448 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68486 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68507 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001168
n_activity=181 dram_eff=0.0442
bk0: 8a 68491i bk1: 0a 68516i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 68516 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 68483 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68507 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000277307
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68498 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002335
n_activity=312 dram_eff=0.05128
bk0: 4a 68491i bk1: 12a 68494i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000234 
total_CMD = 68516 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 68454 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68498 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000234 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.75708e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68490 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003503
n_activity=440 dram_eff=0.05455
bk0: 12a 68485i bk1: 12a 68488i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000350 
total_CMD = 68516 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 68433 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68490 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000350 
Either_Row_CoL_Bus_Util = 0.000379 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105085
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68503 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001751
n_activity=195 dram_eff=0.06154
bk0: 0a 68516i bk1: 12a 68485i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 68516 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 68473 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68503 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000189737
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001751
n_activity=281 dram_eff=0.0427
bk0: 8a 68494i bk1: 4a 68491i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 68516 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 68457 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68502 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000262712
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=68516 n_nop=68502 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001751
n_activity=298 dram_eff=0.04027
bk0: 8a 68491i bk1: 4a 68491i bk2: 0a 68516i bk3: 0a 68516i bk4: 0a 68516i bk5: 0a 68516i bk6: 0a 68516i bk7: 0a 68516i bk8: 0a 68516i bk9: 0a 68516i bk10: 0a 68516i bk11: 0a 68516i bk12: 0a 68516i bk13: 0a 68516i bk14: 0a 68516i bk15: 0a 68516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 68516 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 68454 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 68516 
n_nop = 68502 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000175 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000306498

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4505
icnt_total_pkts_simt_to_mem=4505
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4505
Req_Network_cycles = 15474
Req_Network_injected_packets_per_cycle =       0.2911 
Req_Network_conflicts_per_cycle =       0.4867
Req_Network_conflicts_per_cycle_util =      12.0304
Req_Bank_Level_Parallism =       7.1965
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6419
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4145

Reply_Network_injected_packets_num = 4505
Reply_Network_cycles = 15474
Reply_Network_injected_packets_per_cycle =        0.2911
Reply_Network_conflicts_per_cycle =        0.0372
Reply_Network_conflicts_per_cycle_util =       0.5512
Reply_Bank_Level_Parallism =       4.3110
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0353
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3868 (cycle/sec)
gpgpu_silicon_slowdown = 292657x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-2-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 14792
gpu_sim_insn = 4443674
gpu_ipc =     300.4106
gpu_tot_sim_cycle = 30266
gpu_tot_sim_insn = 8887348
gpu_tot_ipc =     293.6413
gpu_tot_issued_cta = 128
gpu_occupancy = 23.6705% 
gpu_tot_occupancy = 23.6986% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3046
partiton_level_parallism_total  =       0.2977
partiton_level_parallism_util =       6.9737
partiton_level_parallism_util_total  =       5.8850
L2_BW  =      11.0323 GB/Sec
L2_BW_total  =      10.7837 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 190
	L1D_cache_core[1]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[2]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[3]: Access = 186, Miss = 172, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[4]: Access = 199, Miss = 184, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[5]: Access = 217, Miss = 202, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[6]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[7]: Access = 204, Miss = 190, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[8]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 232
	L1D_cache_core[9]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 218
	L1D_cache_core[10]: Access = 193, Miss = 180, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[11]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[12]: Access = 197, Miss = 184, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[13]: Access = 214, Miss = 202, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[14]: Access = 207, Miss = 194, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[15]: Access = 193, Miss = 182, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[16]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[17]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 204
	L1D_cache_core[18]: Access = 215, Miss = 200, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[19]: Access = 208, Miss = 194, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 210
	L1D_cache_core[20]: Access = 205, Miss = 190, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 186
	L1D_cache_core[21]: Access = 219, Miss = 204, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 231
	L1D_cache_core[22]: Access = 207, Miss = 192, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[23]: Access = 192, Miss = 178, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[24]: Access = 189, Miss = 174, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 174
	L1D_cache_core[25]: Access = 196, Miss = 182, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 192
	L1D_cache_core[26]: Access = 213, Miss = 198, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[27]: Access = 214, Miss = 200, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 233
	L1D_cache_core[28]: Access = 209, Miss = 196, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 217
	L1D_cache_core[29]: Access = 218, Miss = 206, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 238
	L1D_cache_core[30]: Access = 205, Miss = 192, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 194
	L1D_cache_core[31]: Access = 189, Miss = 178, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[32]: Access = 183, Miss = 170, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[33]: Access = 185, Miss = 174, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[34]: Access = 201, Miss = 188, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 202
	L1D_cache_core[35]: Access = 208, Miss = 196, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 215
	L1D_cache_core[36]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 195
	L1D_cache_core[37]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[38]: Access = 170, Miss = 160, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[39]: Access = 153, Miss = 144, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[40]: Access = 146, Miss = 136, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[41]: Access = 145, Miss = 136, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[42]: Access = 162, Miss = 152, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[43]: Access = 178, Miss = 168, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[44]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[45]: Access = 186, Miss = 176, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 182
	L1D_total_cache_accesses = 9010
	L1D_total_cache_misses = 8424
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 8362
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 586

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8362
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
516, 568, 620, 808, 808, 750, 646, 542, 271, 323, 375, 404, 404, 375, 323, 271, 
gpgpu_n_tot_thrd_icount = 10860032
gpgpu_n_tot_w_icount = 339376
gpgpu_n_stall_shd_mem = 1954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8424
gpgpu_n_mem_write_global = 586
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 1954
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1954
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149373	W0_Idle:440793	W0_Scoreboard:1827670	W1:0	W2:0	W3:784	W4:1542	W5:1512	W6:5712	W7:1400	W8:8554	W9:1400	W10:6272	W11:672	W12:9764	W13:672	W14:6948	W15:0	W16:13500	W17:0	W18:4452	W19:48	W20:11656	W21:48	W22:2788	W23:100	W24:13046	W25:100	W26:2748	W27:108	W28:10038	W29:56	W30:0	W31:0	W32:224544
single_issue_nums: WS0:83024	WS1:86016	WS2:84768	WS3:85568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67392 {8:8424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23440 {40:586,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 336960 {40:8424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4688 {8:586,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 518 
avg_icnt2mem_latency = 183 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	975 	4855 	2803 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1224 	2097 	4306 	1018 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6384 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        762       784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        479       764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        524       776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        609       499    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        644       824    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        702       624    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        654       460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        523    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        605       622    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        575    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        706       627    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        813       678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        652       664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        595       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133995 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001269
n_activity=355 dram_eff=0.04789
bk0: 5a 133992i bk1: 12a 133989i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 134014 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 133950 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133995 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.71572e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134005 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.97e-05
n_activity=143 dram_eff=0.05594
bk0: 0a 134014i bk1: 8a 133986i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 134014 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 133978 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134005 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000268629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133996 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001194
n_activity=312 dram_eff=0.05128
bk0: 8a 133992i bk1: 8a 133992i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000119 
total_CMD = 134014 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 133955 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133996 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133999 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.7e-05
n_activity=270 dram_eff=0.04815
bk0: 9a 133984i bk1: 4a 133989i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000097 
total_CMD = 134014 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 133946 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133999 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000328324
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134004 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.97e-05
n_activity=223 dram_eff=0.03587
bk0: 4a 133992i bk1: 4a 133992i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 134014 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 133962 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134004 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133992 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001492
n_activity=375 dram_eff=0.05333
bk0: 12a 133989i bk1: 8a 133986i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 134014 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 133941 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133992 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000410405
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134000 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=188 dram_eff=0.06383
bk0: 8a 133983i bk1: 4a 133989i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000090 
total_CMD = 134014 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 133947 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134000 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000477562
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133996 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001194
n_activity=322 dram_eff=0.04969
bk0: 8a 133986i bk1: 8a 133992i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 134014 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 133948 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133996 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000201471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134009 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.985e-05
n_activity=72 dram_eff=0.05556
bk0: 4a 133983i bk1: 0a 134014i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 134014 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 133979 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134009 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000261167
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133984 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002089
n_activity=394 dram_eff=0.07107
bk0: 16a 133992i bk1: 12a 133992i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000209 
total_CMD = 134014 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 133946 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133984 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134005 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.97e-05
n_activity=181 dram_eff=0.0442
bk0: 8a 133989i bk1: 0a 134014i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 134014 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 133981 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134005 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000141776
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133996 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001194
n_activity=312 dram_eff=0.05128
bk0: 4a 133989i bk1: 12a 133992i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000119 
total_CMD = 134014 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 133952 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133996 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.47714e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=133988 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001791
n_activity=440 dram_eff=0.05455
bk0: 12a 133983i bk1: 12a 133986i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000179 
total_CMD = 134014 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 133931 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 133988 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000537257
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134001 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=195 dram_eff=0.06154
bk0: 0a 134014i bk1: 12a 133983i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 134014 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 133971 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134001 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.70048e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134000 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=281 dram_eff=0.0427
bk0: 8a 133992i bk1: 4a 133989i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 134014 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 133955 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134000 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000134314
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=134014 n_nop=134000 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.954e-05
n_activity=298 dram_eff=0.04027
bk0: 8a 133989i bk1: 4a 133989i bk2: 0a 134014i bk3: 0a 134014i bk4: 0a 134014i bk5: 0a 134014i bk6: 0a 134014i bk7: 0a 134014i bk8: 0a 134014i bk9: 0a 134014i bk10: 0a 134014i bk11: 0a 134014i bk12: 0a 134014i bk13: 0a 134014i bk14: 0a 134014i bk15: 0a 134014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000090 
total_CMD = 134014 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 133952 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134014 
n_nop = 134000 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0001567

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9010
icnt_total_pkts_simt_to_mem=9010
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9010
Req_Network_cycles = 30266
Req_Network_injected_packets_per_cycle =       0.2977 
Req_Network_conflicts_per_cycle =       0.4771
Req_Network_conflicts_per_cycle_util =      11.3530
Req_Bank_Level_Parallism =       7.0833
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6303
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2166

Reply_Network_injected_packets_num = 9010
Reply_Network_cycles = 30266
Reply_Network_injected_packets_per_cycle =        0.2977
Reply_Network_conflicts_per_cycle =        0.0190
Reply_Network_conflicts_per_cycle_util =       0.3406
Reply_Bank_Level_Parallism =       5.3282
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0181
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0065
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3783 (cycle/sec)
gpgpu_silicon_slowdown = 299233x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-3-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 14583
gpu_sim_insn = 4443674
gpu_ipc =     304.7160
gpu_tot_sim_cycle = 44849
gpu_tot_sim_insn = 13331022
gpu_tot_ipc =     297.2423
gpu_tot_issued_cta = 192
gpu_occupancy = 23.6758% 
gpu_tot_occupancy = 23.6912% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3089
partiton_level_parallism_total  =       0.3013
partiton_level_parallism_util =       6.7440
partiton_level_parallism_util_total  =       6.1460
L2_BW  =      11.1904 GB/Sec
L2_BW_total  =      10.9159 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 331, Miss = 308, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[1]: Access = 333, Miss = 312, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 304
	L1D_cache_core[2]: Access = 317, Miss = 294, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[3]: Access = 315, Miss = 294, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[4]: Access = 313, Miss = 290, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[5]: Access = 317, Miss = 296, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[6]: Access = 321, Miss = 298, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 341
	L1D_cache_core[7]: Access = 319, Miss = 298, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 335
	L1D_cache_core[8]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 327
	L1D_cache_core[9]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[10]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[11]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 226
	L1D_cache_core[12]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 248
	L1D_cache_core[13]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 228
	L1D_cache_core[14]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[15]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 225
	L1D_cache_core[16]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[17]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[18]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 313
	L1D_cache_core[19]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[20]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 235
	L1D_cache_core[21]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[22]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 260
	L1D_cache_core[23]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 223
	L1D_cache_core[24]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 271
	L1D_cache_core[25]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 285
	L1D_cache_core[26]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 337
	L1D_cache_core[27]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 336
	L1D_cache_core[28]: Access = 286, Miss = 268, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[29]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[30]: Access = 274, Miss = 256, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 237
	L1D_cache_core[31]: Access = 274, Miss = 258, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[32]: Access = 276, Miss = 258, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 199
	L1D_cache_core[33]: Access = 278, Miss = 262, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 265
	L1D_cache_core[34]: Access = 294, Miss = 276, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[35]: Access = 301, Miss = 284, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 306
	L1D_cache_core[36]: Access = 308, Miss = 288, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[37]: Access = 301, Miss = 282, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[38]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[39]: Access = 279, Miss = 260, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[40]: Access = 276, Miss = 256, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[41]: Access = 277, Miss = 258, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[42]: Access = 282, Miss = 262, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[43]: Access = 289, Miss = 270, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[44]: Access = 306, Miss = 286, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 315
	L1D_cache_core[45]: Access = 307, Miss = 288, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 311
	L1D_total_cache_accesses = 13515
	L1D_total_cache_misses = 12636
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 12753
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7620
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 879

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12753
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
761, 891, 995, 1212, 1212, 1125, 969, 813, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 16290048
gpgpu_n_tot_w_icount = 509064
gpgpu_n_stall_shd_mem = 2931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12636
gpgpu_n_mem_write_global = 879
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 2931
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2931
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:227306	W0_Idle:656126	W0_Scoreboard:2685992	W1:0	W2:0	W3:1176	W4:2313	W5:2268	W6:8568	W7:2100	W8:12831	W9:2100	W10:9408	W11:1008	W12:14646	W13:1008	W14:10422	W15:0	W16:20250	W17:0	W18:6678	W19:72	W20:17484	W21:72	W22:4182	W23:150	W24:19569	W25:150	W26:4122	W27:162	W28:15057	W29:84	W30:0	W31:0	W32:336816
single_issue_nums: WS0:124536	WS1:129024	WS2:127152	WS3:128352	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101088 {8:12636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35160 {40:879,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 505440 {40:12636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7032 {8:879,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 466 
avg_icnt2mem_latency = 180 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 3 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1644 	8538 	2956 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1880 	2898 	6532 	1840 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10889 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        968      1043    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         813    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        663      1027    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        732      1039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        846       699    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        874      1078    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        948       846    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        895       639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        749    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        836       851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        784    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        916       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1048       895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        887       917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        799       975    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198569 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.56e-05
n_activity=355 dram_eff=0.04789
bk0: 5a 198566i bk1: 12a 198563i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000086 
total_CMD = 198588 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 198524 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198569 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.532e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198579 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.028e-05
n_activity=143 dram_eff=0.05594
bk0: 0a 198588i bk1: 8a 198560i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 198588 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 198552 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198579 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00018128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198570 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.057e-05
n_activity=312 dram_eff=0.05128
bk0: 8a 198566i bk1: 8a 198566i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000081 
total_CMD = 198588 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 198529 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198570 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198573 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.546e-05
n_activity=270 dram_eff=0.04815
bk0: 9a 198558i bk1: 4a 198563i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000065 
total_CMD = 198588 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 198520 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198573 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198578 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.028e-05
n_activity=223 dram_eff=0.03587
bk0: 4a 198566i bk1: 4a 198566i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 198588 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 198536 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198578 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198566 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001007
n_activity=375 dram_eff=0.05333
bk0: 12a 198563i bk1: 8a 198560i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 198588 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 198515 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198566 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000276955
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198574 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.043e-05
n_activity=188 dram_eff=0.06383
bk0: 8a 198557i bk1: 4a 198563i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000060 
total_CMD = 198588 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 198521 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198574 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322275
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198570 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.057e-05
n_activity=322 dram_eff=0.04969
bk0: 8a 198560i bk1: 8a 198566i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000081 
total_CMD = 198588 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 198522 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198570 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00013596
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198583 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.014e-05
n_activity=72 dram_eff=0.05556
bk0: 4a 198557i bk1: 0a 198588i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 198588 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 198553 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198583 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000176244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198558 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000141
n_activity=394 dram_eff=0.07107
bk0: 16a 198566i bk1: 12a 198566i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000141 
total_CMD = 198588 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 198520 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198558 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000141 
Either_Row_CoL_Bus_Util = 0.000151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198579 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.028e-05
n_activity=181 dram_eff=0.0442
bk0: 8a 198563i bk1: 0a 198588i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000040 
total_CMD = 198588 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 198555 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198579 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.56755e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198570 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.057e-05
n_activity=312 dram_eff=0.05128
bk0: 4a 198563i bk1: 12a 198566i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000081 
total_CMD = 198588 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 198526 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198570 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.02133e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198562 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001209
n_activity=440 dram_eff=0.05455
bk0: 12a 198557i bk1: 12a 198560i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 198588 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 198505 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198562 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00036256
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198575 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.043e-05
n_activity=195 dram_eff=0.06154
bk0: 0a 198588i bk1: 12a 198557i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 198588 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 198545 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198575 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.54622e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198574 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.043e-05
n_activity=281 dram_eff=0.0427
bk0: 8a 198566i bk1: 4a 198563i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 198588 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 198529 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198574 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.06399e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=198588 n_nop=198574 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.043e-05
n_activity=298 dram_eff=0.04027
bk0: 8a 198563i bk1: 4a 198563i bk2: 0a 198588i bk3: 0a 198588i bk4: 0a 198588i bk5: 0a 198588i bk6: 0a 198588i bk7: 0a 198588i bk8: 0a 198588i bk9: 0a 198588i bk10: 0a 198588i bk11: 0a 198588i bk12: 0a 198588i bk13: 0a 198588i bk14: 0a 198588i bk15: 0a 198588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000060 
total_CMD = 198588 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 198526 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198588 
n_nop = 198574 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105747

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13515
icnt_total_pkts_simt_to_mem=13515
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13515
Req_Network_cycles = 44849
Req_Network_injected_packets_per_cycle =       0.3013 
Req_Network_conflicts_per_cycle =       0.4925
Req_Network_conflicts_per_cycle_util =      11.3845
Req_Bank_Level_Parallism =       6.9665
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6570
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1493

Reply_Network_injected_packets_num = 13515
Reply_Network_cycles = 44849
Reply_Network_injected_packets_per_cycle =        0.3013
Reply_Network_conflicts_per_cycle =        0.0128
Reply_Network_conflicts_per_cycle_util =       0.2442
Reply_Bank_Level_Parallism =       5.7291
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0122
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3737 (cycle/sec)
gpgpu_silicon_slowdown = 302916x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-4-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 14828
gpu_sim_insn = 4443674
gpu_ipc =     299.6813
gpu_tot_sim_cycle = 59677
gpu_tot_sim_insn = 17774696
gpu_tot_ipc =     297.8484
gpu_tot_issued_cta = 256
gpu_occupancy = 23.6159% 
gpu_tot_occupancy = 23.6728% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3038
partiton_level_parallism_total  =       0.3020
partiton_level_parallism_util =       6.9201
partiton_level_parallism_util_total  =       6.3228
L2_BW  =      11.0055 GB/Sec
L2_BW_total  =      10.9382 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 408, Miss = 380, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 365
	L1D_cache_core[1]: Access = 393, Miss = 368, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[2]: Access = 386, Miss = 358, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 295
	L1D_cache_core[3]: Access = 400, Miss = 374, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[4]: Access = 406, Miss = 378, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[5]: Access = 410, Miss = 384, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[6]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 438
	L1D_cache_core[7]: Access = 412, Miss = 386, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[8]: Access = 428, Miss = 398, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[9]: Access = 422, Miss = 394, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 417
	L1D_cache_core[10]: Access = 398, Miss = 370, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 347
	L1D_cache_core[11]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[12]: Access = 404, Miss = 376, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 389
	L1D_cache_core[13]: Access = 406, Miss = 380, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 369
	L1D_cache_core[14]: Access = 396, Miss = 368, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 342
	L1D_cache_core[15]: Access = 389, Miss = 364, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 334
	L1D_cache_core[16]: Access = 414, Miss = 386, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[17]: Access = 422, Miss = 396, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[18]: Access = 424, Miss = 396, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 426
	L1D_cache_core[19]: Access = 426, Miss = 400, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[20]: Access = 410, Miss = 382, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 364
	L1D_cache_core[21]: Access = 408, Miss = 382, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 400
	L1D_cache_core[22]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 345
	L1D_cache_core[23]: Access = 377, Miss = 352, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[24]: Access = 390, Miss = 362, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 379
	L1D_cache_core[25]: Access = 404, Miss = 378, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 408
	L1D_cache_core[26]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 432
	L1D_cache_core[27]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 433
	L1D_cache_core[28]: Access = 379, Miss = 356, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 392
	L1D_cache_core[29]: Access = 371, Miss = 350, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 354
	L1D_cache_core[30]: Access = 351, Miss = 328, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 316
	L1D_cache_core[31]: Access = 334, Miss = 314, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[32]: Access = 345, Miss = 322, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[33]: Access = 363, Miss = 342, Miss_rate = 0.942, Pending_hits = 0, Reservation_fails = 346
	L1D_cache_core[34]: Access = 387, Miss = 364, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[35]: Access = 394, Miss = 372, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 393
	L1D_cache_core[36]: Access = 401, Miss = 376, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[37]: Access = 394, Miss = 370, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 398
	L1D_cache_core[38]: Access = 359, Miss = 334, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 326
	L1D_cache_core[39]: Access = 339, Miss = 316, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[40]: Access = 345, Miss = 320, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 338
	L1D_cache_core[41]: Access = 362, Miss = 338, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 335
	L1D_cache_core[42]: Access = 375, Miss = 350, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 377
	L1D_cache_core[43]: Access = 382, Miss = 358, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 385
	L1D_cache_core[44]: Access = 399, Miss = 374, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 419
	L1D_cache_core[45]: Access = 400, Miss = 376, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 400
	L1D_total_cache_accesses = 18020
	L1D_total_cache_misses = 16848
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 17102
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17102
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1032, 1214, 1370, 1616, 1616, 1500, 1292, 1084, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 21720064
gpgpu_n_tot_w_icount = 678752
gpgpu_n_stall_shd_mem = 3908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16848
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 3908
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3908
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:302690	W0_Idle:863394	W0_Scoreboard:3549940	W1:0	W2:0	W3:1568	W4:3084	W5:3024	W6:11424	W7:2800	W8:17108	W9:2800	W10:12544	W11:1344	W12:19528	W13:1344	W14:13896	W15:0	W16:27000	W17:0	W18:8904	W19:96	W20:23312	W21:96	W22:5576	W23:200	W24:26092	W25:200	W26:5496	W27:216	W28:20076	W29:112	W30:0	W31:0	W32:449088
single_issue_nums: WS0:166048	WS1:172032	WS2:169536	WS3:171136	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 134784 {8:16848,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46880 {40:1172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 673920 {40:16848,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9376 {8:1172,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 439 
avg_icnt2mem_latency = 177 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2314 	12273 	3056 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2528 	3777 	8722 	2628 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15394 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1178      1302    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1047    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        845      1293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        936      1306    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1084       902    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1104      1327    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1189      1064    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1130       816    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        970    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1062      1077    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        991    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1130      1044    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1282      1114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         974    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1127      1170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1002      1216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264227 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.433e-05
n_activity=355 dram_eff=0.04789
bk0: 5a 264224i bk1: 12a 264221i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 264246 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 264182 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264227 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.40592e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264237 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.027e-05
n_activity=143 dram_eff=0.05594
bk0: 0a 264246i bk1: 8a 264218i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 264246 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 264210 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264237 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264228 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.055e-05
n_activity=312 dram_eff=0.05128
bk0: 8a 264224i bk1: 8a 264224i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000061 
total_CMD = 264246 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 264187 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264228 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264231 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.92e-05
n_activity=270 dram_eff=0.04815
bk0: 9a 264216i bk1: 4a 264221i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000049 
total_CMD = 264246 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 264178 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264231 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000166512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264236 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.027e-05
n_activity=223 dram_eff=0.03587
bk0: 4a 264224i bk1: 4a 264224i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 264246 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 264194 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264236 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264224 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.569e-05
n_activity=375 dram_eff=0.05333
bk0: 12a 264221i bk1: 8a 264218i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000076 
total_CMD = 264246 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 264173 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264224 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000208139
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264232 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=188 dram_eff=0.06383
bk0: 8a 264215i bk1: 4a 264221i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000045 
total_CMD = 264246 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 264179 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264232 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264228 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.055e-05
n_activity=322 dram_eff=0.04969
bk0: 8a 264218i bk1: 8a 264224i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 264246 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 264180 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264228 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000102178
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264241 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.514e-05
n_activity=72 dram_eff=0.05556
bk0: 4a 264215i bk1: 0a 264246i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000015 
total_CMD = 264246 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 264211 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264241 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000132452
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264216 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000106
n_activity=394 dram_eff=0.07107
bk0: 16a 264224i bk1: 12a 264224i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000106 
total_CMD = 264246 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 264178 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264216 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264237 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.027e-05
n_activity=181 dram_eff=0.0442
bk0: 8a 264221i bk1: 0a 264246i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 264246 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 264213 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264237 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.19027e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264228 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.055e-05
n_activity=312 dram_eff=0.05128
bk0: 4a 264221i bk1: 12a 264224i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000061 
total_CMD = 264246 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 264184 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264228 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.27061e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264220 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.082e-05
n_activity=440 dram_eff=0.05455
bk0: 12a 264215i bk1: 12a 264218i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000091 
total_CMD = 264246 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 264163 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264220 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000272473
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264233 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=195 dram_eff=0.06154
bk0: 0a 264246i bk1: 12a 264215i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 264246 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 264203 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264233 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.91966e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264232 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=281 dram_eff=0.0427
bk0: 8a 264224i bk1: 4a 264221i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 264246 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 264187 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264232 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.81183e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=264246 n_nop=264232 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.541e-05
n_activity=298 dram_eff=0.04027
bk0: 8a 264221i bk1: 4a 264221i bk2: 0a 264246i bk3: 0a 264246i bk4: 0a 264246i bk5: 0a 264246i bk6: 0a 264246i bk7: 0a 264246i bk8: 0a 264246i bk9: 0a 264246i bk10: 0a 264246i bk11: 0a 264246i bk12: 0a 264246i bk13: 0a 264246i bk14: 0a 264246i bk15: 0a 264246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000045 
total_CMD = 264246 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 264184 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 264246 
n_nop = 264232 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.94714e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18020
icnt_total_pkts_simt_to_mem=18020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 18020
Req_Network_cycles = 59677
Req_Network_injected_packets_per_cycle =       0.3020 
Req_Network_conflicts_per_cycle =       0.4921
Req_Network_conflicts_per_cycle_util =      11.3338
Req_Bank_Level_Parallism =       6.9548
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6640
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1145

Reply_Network_injected_packets_num = 18020
Reply_Network_cycles = 59677
Reply_Network_injected_packets_per_cycle =        0.3020
Reply_Network_conflicts_per_cycle =        0.0097
Reply_Network_conflicts_per_cycle_util =       0.1914
Reply_Bank_Level_Parallism =       5.9867
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0092
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3729 (cycle/sec)
gpgpu_silicon_slowdown = 303566x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-5-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 14825
gpu_sim_insn = 4443674
gpu_ipc =     299.7419
gpu_tot_sim_cycle = 74502
gpu_tot_sim_insn = 22218370
gpu_tot_ipc =     298.2252
gpu_tot_issued_cta = 320
gpu_occupancy = 23.6769% 
gpu_tot_occupancy = 23.6736% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3039
partiton_level_parallism_total  =       0.3023
partiton_level_parallism_util =       7.0945
partiton_level_parallism_util_total  =       6.4634
L2_BW  =      11.0077 GB/Sec
L2_BW_total  =      10.9520 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[1]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[2]: Access = 463, Miss = 430, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 374
	L1D_cache_core[3]: Access = 460, Miss = 430, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 383
	L1D_cache_core[4]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[5]: Access = 495, Miss = 464, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[6]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[7]: Access = 505, Miss = 474, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[8]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 534
	L1D_cache_core[9]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[10]: Access = 475, Miss = 442, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 396
	L1D_cache_core[11]: Access = 464, Miss = 434, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[12]: Access = 473, Miss = 440, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[13]: Access = 491, Miss = 460, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 444
	L1D_cache_core[14]: Access = 489, Miss = 456, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 439
	L1D_cache_core[15]: Access = 482, Miss = 452, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 436
	L1D_cache_core[16]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[17]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 523
	L1D_cache_core[18]: Access = 501, Miss = 468, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[19]: Access = 486, Miss = 456, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 456
	L1D_cache_core[20]: Access = 479, Miss = 446, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 402
	L1D_cache_core[21]: Access = 493, Miss = 462, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 491
	L1D_cache_core[22]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 449
	L1D_cache_core[23]: Access = 470, Miss = 440, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 407
	L1D_cache_core[24]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 478
	L1D_cache_core[25]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 499
	L1D_cache_core[26]: Access = 521, Miss = 486, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 551
	L1D_cache_core[27]: Access = 515, Miss = 482, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[28]: Access = 491, Miss = 458, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 482
	L1D_cache_core[29]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 494
	L1D_cache_core[30]: Access = 481, Miss = 448, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 457
	L1D_cache_core[31]: Access = 466, Miss = 436, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 424
	L1D_cache_core[32]: Access = 465, Miss = 432, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 386
	L1D_cache_core[33]: Access = 474, Miss = 444, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[34]: Access = 507, Miss = 474, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 529
	L1D_cache_core[35]: Access = 515, Miss = 484, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 522
	L1D_cache_core[36]: Access = 517, Miss = 484, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[37]: Access = 519, Miss = 488, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 537
	L1D_cache_core[38]: Access = 487, Miss = 454, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 459
	L1D_cache_core[39]: Access = 468, Miss = 438, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 429
	L1D_cache_core[40]: Access = 459, Miss = 426, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[41]: Access = 462, Miss = 432, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 371
	L1D_cache_core[42]: Access = 483, Miss = 450, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 485
	L1D_cache_core[43]: Access = 497, Miss = 466, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 503
	L1D_cache_core[44]: Access = 492, Miss = 462, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 512
	L1D_cache_core[45]: Access = 493, Miss = 464, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 497
	L1D_total_cache_accesses = 22525
	L1D_total_cache_misses = 21060
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 21387
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1465
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1465

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21387
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1303, 1537, 1745, 2020, 2020, 1875, 1615, 1355, 542, 646, 750, 808, 649, 620, 568, 516, 
gpgpu_n_tot_thrd_icount = 27150080
gpgpu_n_tot_w_icount = 848440
gpgpu_n_stall_shd_mem = 4885
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21060
gpgpu_n_mem_write_global = 1465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 4885
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4885
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:379774	W0_Idle:1073768	W0_Scoreboard:4409266	W1:0	W2:0	W3:1960	W4:3855	W5:3780	W6:14280	W7:3500	W8:21385	W9:3500	W10:15680	W11:1680	W12:24410	W13:1680	W14:17370	W15:0	W16:33750	W17:0	W18:11130	W19:120	W20:29140	W21:120	W22:6970	W23:250	W24:32615	W25:250	W26:6870	W27:270	W28:25095	W29:140	W30:0	W31:0	W32:561360
single_issue_nums: WS0:207560	WS1:215040	WS2:211920	WS3:213920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 168480 {8:21060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 58600 {40:1465,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 842400 {40:21060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11720 {8:1465,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 422 
avg_icnt2mem_latency = 174 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2972 	16058 	3118 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3175 	4789 	10883 	3313 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19899 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1383      1561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1029      1556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1140      1572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1321      1098    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1328      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1426      1277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1364       991    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1185    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1283      1297    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1195    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1337      1247    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1512      1328    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none        1176    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1362      1416    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1200      1463    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329873 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.153e-05
n_activity=355 dram_eff=0.04789
bk0: 5a 329870i bk1: 12a 329867i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000052 
total_CMD = 329892 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 329828 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329873 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.72817e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329883 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.425e-05
n_activity=143 dram_eff=0.05594
bk0: 0a 329892i bk1: 8a 329864i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 329892 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 329856 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329883 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000109127
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329874 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.85e-05
n_activity=312 dram_eff=0.05128
bk0: 8a 329870i bk1: 8a 329870i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000049 
total_CMD = 329892 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 329833 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329874 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329877 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.941e-05
n_activity=270 dram_eff=0.04815
bk0: 9a 329862i bk1: 4a 329867i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 329892 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 329824 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329877 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000133377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329882 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.425e-05
n_activity=223 dram_eff=0.03587
bk0: 4a 329870i bk1: 4a 329870i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 329892 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 329840 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329882 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329870 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.063e-05
n_activity=375 dram_eff=0.05333
bk0: 12a 329867i bk1: 8a 329864i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 329892 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 329819 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329870 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000166721
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329878 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.638e-05
n_activity=188 dram_eff=0.06383
bk0: 8a 329861i bk1: 4a 329867i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000036 
total_CMD = 329892 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 329825 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329878 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194003
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329874 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.85e-05
n_activity=322 dram_eff=0.04969
bk0: 8a 329864i bk1: 8a 329870i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000049 
total_CMD = 329892 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 329826 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329874 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.1845e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329887 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.213e-05
n_activity=72 dram_eff=0.05556
bk0: 4a 329861i bk1: 0a 329892i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000012 
total_CMD = 329892 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 329857 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329887 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000012 
Either_Row_CoL_Bus_Util = 0.000015 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000106095
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329862 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.488e-05
n_activity=394 dram_eff=0.07107
bk0: 16a 329870i bk1: 12a 329870i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000085 
total_CMD = 329892 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 329824 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329862 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329883 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.425e-05
n_activity=181 dram_eff=0.0442
bk0: 8a 329867i bk1: 0a 329892i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000024 
total_CMD = 329892 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 329859 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329883 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.75946e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329874 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.85e-05
n_activity=312 dram_eff=0.05128
bk0: 4a 329867i bk1: 12a 329870i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000049 
total_CMD = 329892 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 329830 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329874 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.81878e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329866 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.275e-05
n_activity=440 dram_eff=0.05455
bk0: 12a 329861i bk1: 12a 329864i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 329892 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 329809 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329866 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000218253
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329879 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.638e-05
n_activity=195 dram_eff=0.06154
bk0: 0a 329892i bk1: 12a 329861i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 329892 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 329849 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329879 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.94068e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329878 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.638e-05
n_activity=281 dram_eff=0.0427
bk0: 8a 329870i bk1: 4a 329867i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 329892 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 329833 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329878 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.45633e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=329892 n_nop=329878 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.638e-05
n_activity=298 dram_eff=0.04027
bk0: 8a 329867i bk1: 4a 329867i bk2: 0a 329892i bk3: 0a 329892i bk4: 0a 329892i bk5: 0a 329892i bk6: 0a 329892i bk7: 0a 329892i bk8: 0a 329892i bk9: 0a 329892i bk10: 0a 329892i bk11: 0a 329892i bk12: 0a 329892i bk13: 0a 329892i bk14: 0a 329892i bk15: 0a 329892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 329892 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 329830 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 329892 
n_nop = 329878 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.36572e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22525
icnt_total_pkts_simt_to_mem=22525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22525
Req_Network_cycles = 74502
Req_Network_injected_packets_per_cycle =       0.3023 
Req_Network_conflicts_per_cycle =       0.4893
Req_Network_conflicts_per_cycle_util =      11.3010
Req_Bank_Level_Parallism =       6.9823
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6601
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0936

Reply_Network_injected_packets_num = 22525
Reply_Network_cycles = 74502
Reply_Network_injected_packets_per_cycle =        0.3023
Reply_Network_conflicts_per_cycle =        0.0077
Reply_Network_conflicts_per_cycle_util =       0.1580
Reply_Bank_Level_Parallism =       6.1797
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0073
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3725 (cycle/sec)
gpgpu_silicon_slowdown = 303892x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-6-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 14583
gpu_sim_insn = 4443674
gpu_ipc =     304.7160
gpu_tot_sim_cycle = 89085
gpu_tot_sim_insn = 26662044
gpu_tot_ipc =     299.2877
gpu_tot_issued_cta = 384
gpu_occupancy = 23.6595% 
gpu_tot_occupancy = 23.6713% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3089
partiton_level_parallism_total  =       0.3034
partiton_level_parallism_util =       7.2428
partiton_level_parallism_util_total  =       6.5814
L2_BW  =      11.1904 GB/Sec
L2_BW_total  =      10.9910 GB/Sec
gpu_total_sim_rate=1110918

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[2]: Access = 593, Miss = 550, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[3]: Access = 592, Miss = 552, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[4]: Access = 595, Miss = 552, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[5]: Access = 606, Miss = 566, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[6]: Access = 627, Miss = 584, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 662
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 527
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 547
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 554
	L1D_cache_core[16]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 582
	L1D_cache_core[17]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[18]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 589
	L1D_cache_core[19]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 560
	L1D_cache_core[20]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 474
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[24]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[25]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 586
	L1D_cache_core[26]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 648
	L1D_cache_core[27]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 630
	L1D_cache_core[28]: Access = 568, Miss = 530, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 565
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 516
	L1D_cache_core[32]: Access = 558, Miss = 520, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[33]: Access = 567, Miss = 532, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 557
	L1D_cache_core[34]: Access = 600, Miss = 562, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 633
	L1D_cache_core[35]: Access = 608, Miss = 572, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[36]: Access = 594, Miss = 556, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 497
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[40]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[41]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 474
	L1D_cache_core[42]: Access = 576, Miss = 538, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 584
	L1D_cache_core[43]: Access = 590, Miss = 554, Miss_rate = 0.939, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[44]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 599
	L1D_total_cache_accesses = 27030
	L1D_total_cache_misses = 25272
	L1D_total_cache_miss_rate = 0.9350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 25827
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1758
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25827
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1548, 1782, 1990, 2424, 2424, 2250, 1938, 1626, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 32580096
gpgpu_n_tot_w_icount = 1018128
gpgpu_n_stall_shd_mem = 5862
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25272
gpgpu_n_mem_write_global = 1758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 5862
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5862
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:454151	W0_Idle:1284536	W0_Scoreboard:5270861	W1:0	W2:0	W3:2352	W4:4626	W5:4536	W6:17136	W7:4200	W8:25662	W9:4200	W10:18816	W11:2016	W12:29292	W13:2016	W14:20844	W15:0	W16:40500	W17:0	W18:13356	W19:144	W20:34968	W21:144	W22:8364	W23:300	W24:39138	W25:300	W26:8244	W27:324	W28:30114	W29:168	W30:0	W31:0	W32:673632
single_issue_nums: WS0:249072	WS1:258048	WS2:254304	WS3:256704	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 202176 {8:25272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 70320 {40:1758,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1010880 {40:25272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 411 
avg_icnt2mem_latency = 172 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3652 	19751 	3250 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3836 	5790 	13051 	3988 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24404 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	10 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1592      1811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1210      1812    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1346      1828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1553      1291    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1552      1826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1668      1496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1600      1164    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1407    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1506      1520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1398    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1543      1455    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1737      1540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none        1378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1590      1663    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1402      1705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394446 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.31e-05
n_activity=355 dram_eff=0.04789
bk0: 5a 394443i bk1: 12a 394440i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 394465 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 394401 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394446 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.28157e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394456 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.028e-05
n_activity=143 dram_eff=0.05594
bk0: 0a 394465i bk1: 8a 394437i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 394465 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 394429 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394456 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.12629e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394447 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.056e-05
n_activity=312 dram_eff=0.05128
bk0: 8a 394443i bk1: 8a 394443i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000041 
total_CMD = 394465 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 394406 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394447 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394450 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.296e-05
n_activity=270 dram_eff=0.04815
bk0: 9a 394435i bk1: 4a 394440i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000033 
total_CMD = 394465 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 394397 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394450 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000033 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000111543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394455 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.028e-05
n_activity=223 dram_eff=0.03587
bk0: 4a 394443i bk1: 4a 394443i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 394465 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 394413 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394455 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000025 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394443 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.07e-05
n_activity=375 dram_eff=0.05333
bk0: 12a 394440i bk1: 8a 394437i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000051 
total_CMD = 394465 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 394392 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394443 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000139429
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394451 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.042e-05
n_activity=188 dram_eff=0.06383
bk0: 8a 394434i bk1: 4a 394440i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000030 
total_CMD = 394465 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 394398 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394451 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000162245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394447 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.056e-05
n_activity=322 dram_eff=0.04969
bk0: 8a 394437i bk1: 8a 394443i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000041 
total_CMD = 394465 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 394399 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394447 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.84471e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394460 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.014e-05
n_activity=72 dram_eff=0.05556
bk0: 4a 394434i bk1: 0a 394465i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000010 
total_CMD = 394465 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 394430 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394460 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000010 
Either_Row_CoL_Bus_Util = 0.000013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.87278e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394435 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.098e-05
n_activity=394 dram_eff=0.07107
bk0: 16a 394443i bk1: 12a 394443i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000071 
total_CMD = 394465 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 394397 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394435 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394456 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.028e-05
n_activity=181 dram_eff=0.0442
bk0: 8a 394440i bk1: 0a 394465i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000020 
total_CMD = 394465 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 394432 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394456 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.81665e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394447 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.056e-05
n_activity=312 dram_eff=0.05128
bk0: 4a 394440i bk1: 12a 394443i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000041 
total_CMD = 394465 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 394403 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394447 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.52105e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394439 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.084e-05
n_activity=440 dram_eff=0.05455
bk0: 12a 394434i bk1: 12a 394437i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 394465 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 394382 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394439 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000182526
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394452 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.042e-05
n_activity=195 dram_eff=0.06154
bk0: 0a 394465i bk1: 12a 394434i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 394465 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 394422 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394452 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.2956e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394451 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.042e-05
n_activity=281 dram_eff=0.0427
bk0: 8a 394443i bk1: 4a 394440i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 394465 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 394406 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394451 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.56314e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=394465 n_nop=394451 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.042e-05
n_activity=298 dram_eff=0.04027
bk0: 8a 394440i bk1: 4a 394440i bk2: 0a 394465i bk3: 0a 394465i bk4: 0a 394465i bk5: 0a 394465i bk6: 0a 394465i bk7: 0a 394465i bk8: 0a 394465i bk9: 0a 394465i bk10: 0a 394465i bk11: 0a 394465i bk12: 0a 394465i bk13: 0a 394465i bk14: 0a 394465i bk15: 0a 394465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 394465 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 394403 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 394465 
n_nop = 394451 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.32367e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=27030
icnt_total_pkts_simt_to_mem=27030
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27030
Req_Network_cycles = 89085
Req_Network_injected_packets_per_cycle =       0.3034 
Req_Network_conflicts_per_cycle =       0.4915
Req_Network_conflicts_per_cycle_util =      11.3797
Req_Bank_Level_Parallism =       7.0244
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6590
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0799

Reply_Network_injected_packets_num = 27030
Reply_Network_cycles = 89085
Reply_Network_injected_packets_per_cycle =        0.3034
Reply_Network_conflicts_per_cycle =        0.0065
Reply_Network_conflicts_per_cycle_util =       0.1350
Reply_Bank_Level_Parallism =       6.3347
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0061
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 1110918 (inst/sec)
gpgpu_simulation_rate = 3711 (cycle/sec)
gpgpu_silicon_slowdown = 305039x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
-kernel name = _Z14calculate_tempiPfS_iiiiffffff
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 3072
-nregs = 36
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f5e7d000000
-local mem base_addr = 0x00007f5e7b000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/hotspot-rodinia-2.0-ft/30_6_40___data_result_30_6_40_txt/traces/kernel-7-ctx_0x55b7e4c20df0.traceg.xz
launching kernel name: _Z14calculate_tempiPfS_iiiiffffff uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 9992
gpu_sim_insn = 3208432
gpu_ipc =     321.1001
gpu_tot_sim_cycle = 99077
gpu_tot_sim_insn = 29870476
gpu_tot_ipc =     301.4875
gpu_tot_issued_cta = 448
gpu_occupancy = 18.9527% 
gpu_tot_occupancy = 23.4029% 
max_total_param_size = 0
gpu_stall_dramfull = 8001
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1477
partiton_level_parallism_total  =       0.2877
partiton_level_parallism_util =       4.2414
partiton_level_parallism_util_total  =       6.3987
L2_BW  =       5.3509 GB/Sec
L2_BW_total  =      10.4222 GB/Sec
gpu_total_sim_rate=1194819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 613, Miss = 570, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 562
	L1D_cache_core[1]: Access = 612, Miss = 572, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 561
	L1D_cache_core[2]: Access = 609, Miss = 566, Miss_rate = 0.929, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[3]: Access = 614, Miss = 574, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 524
	L1D_cache_core[4]: Access = 617, Miss = 574, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 513
	L1D_cache_core[5]: Access = 624, Miss = 584, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 596
	L1D_cache_core[6]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 662
	L1D_cache_core[7]: Access = 626, Miss = 586, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[8]: Access = 637, Miss = 594, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[9]: Access = 640, Miss = 600, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 647
	L1D_cache_core[10]: Access = 603, Miss = 562, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 535
	L1D_cache_core[11]: Access = 593, Miss = 556, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 527
	L1D_cache_core[12]: Access = 587, Miss = 546, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[13]: Access = 591, Miss = 554, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 526
	L1D_cache_core[14]: Access = 597, Miss = 556, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 547
	L1D_cache_core[15]: Access = 597, Miss = 560, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 554
	L1D_cache_core[16]: Access = 649, Miss = 602, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 582
	L1D_cache_core[17]: Access = 673, Miss = 626, Miss_rate = 0.930, Pending_hits = 0, Reservation_fails = 626
	L1D_cache_core[18]: Access = 659, Miss = 610, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 595
	L1D_cache_core[19]: Access = 634, Miss = 588, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 560
	L1D_cache_core[20]: Access = 580, Miss = 542, Miss_rate = 0.934, Pending_hits = 0, Reservation_fails = 474
	L1D_cache_core[21]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[22]: Access = 552, Miss = 514, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[23]: Access = 555, Miss = 520, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 488
	L1D_cache_core[24]: Access = 652, Miss = 602, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 567
	L1D_cache_core[25]: Access = 692, Miss = 642, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 651
	L1D_cache_core[26]: Access = 716, Miss = 662, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 713
	L1D_cache_core[27]: Access = 694, Miss = 642, Miss_rate = 0.925, Pending_hits = 0, Reservation_fails = 642
	L1D_cache_core[28]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 565
	L1D_cache_core[29]: Access = 557, Miss = 522, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 532
	L1D_cache_core[30]: Access = 550, Miss = 512, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 525
	L1D_cache_core[31]: Access = 551, Miss = 516, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 516
	L1D_cache_core[32]: Access = 634, Miss = 584, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 489
	L1D_cache_core[33]: Access = 669, Miss = 620, Miss_rate = 0.927, Pending_hits = 0, Reservation_fails = 630
	L1D_cache_core[34]: Access = 702, Miss = 650, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 722
	L1D_cache_core[35]: Access = 694, Miss = 644, Miss_rate = 0.928, Pending_hits = 0, Reservation_fails = 677
	L1D_cache_core[36]: Access = 634, Miss = 596, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 576
	L1D_cache_core[37]: Access = 579, Miss = 544, Miss_rate = 0.940, Pending_hits = 0, Reservation_fails = 556
	L1D_cache_core[38]: Access = 556, Miss = 518, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 497
	L1D_cache_core[39]: Access = 553, Miss = 518, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 521
	L1D_cache_core[40]: Access = 612, Miss = 562, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[41]: Access = 635, Miss = 586, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 515
	L1D_cache_core[42]: Access = 656, Miss = 604, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 654
	L1D_cache_core[43]: Access = 658, Miss = 608, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 633
	L1D_cache_core[44]: Access = 644, Miss = 604, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[45]: Access = 608, Miss = 570, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 599
	L1D_total_cache_accesses = 28506
	L1D_total_cache_misses = 26544
	L1D_total_cache_miss_rate = 0.9312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 26356
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26356
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1962

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26356
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1747, 1981, 2189, 2623, 2623, 2449, 2137, 1825, 813, 969, 1125, 1212, 1053, 995, 813, 761, 
gpgpu_n_tot_thrd_icount = 36199872
gpgpu_n_tot_w_icount = 1131246
gpgpu_n_stall_shd_mem = 6212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26544
gpgpu_n_mem_write_global = 1962
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 6212
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6212
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:482609	W0_Idle:1370492	W0_Scoreboard:5531874	W1:196	W2:420	W3:2548	W4:5330	W5:4536	W6:17752	W7:4396	W8:25895	W9:4592	W10:19252	W11:2212	W12:29831	W13:2016	W14:21730	W15:0	W16:42600	W17:0	W18:14450	W19:144	W20:36614	W21:158	W22:9008	W23:328	W24:40515	W25:314	W26:8288	W27:324	W28:31390	W29:182	W30:30	W31:14	W32:767220
single_issue_nums: WS0:277088	WS1:287104	WS2:282464	WS3:284590	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212352 {8:26544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1962,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1061760 {40:26544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15696 {8:1962,}
maxmflatency = 1292 
max_icnt2mem_latency = 1075 
maxmrqlatency = 4 
max_icnt2sh_latency = 22 
averagemflatency = 404 
avg_icnt2mem_latency = 168 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:201 	8 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4273 	20606 	3250 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4436 	6633 	13084 	3988 	324 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	25880 	1408 	982 	236 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5712      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5497         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5502      5528         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5503      5713         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5547      5561         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5523      5492         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5508      5500         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5491      5559         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5515      5536         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5505         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5700      5491         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5491      5530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5502         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5544      5525         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5715      5510         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  5.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  9.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 16.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 226/28 = 8.071428
number of bytes read:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7232
Bmin_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes accessed:
dram[0]:       160       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       288       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       384       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       512       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       128       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       384       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7232
min_bank_accesses = 0!
chip skew: 896/128 = 7.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1650      1876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        1561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1257      1867    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1398      1887    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1600      1354    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1605      1885    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1727      1554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1652      1210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1464    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1559      1567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1458    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1590      1503    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1794      1588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none        1432    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1649      1721    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1442      1773    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1102      1126         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       655         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        923       979         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        858       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        722       747         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1113      1129         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        933       897         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        897       877         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        514         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1088      1092         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        914         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1068      1085         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1292      1286         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        910       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1037       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438691 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.875e-05
n_activity=355 dram_eff=0.04789
bk0: 5a 438688i bk1: 12a 438685i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000039 
total_CMD = 438710 
util_bw = 17 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 438646 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438691 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.05147e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438701 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.824e-05
n_activity=143 dram_eff=0.05594
bk0: 0a 438710i bk1: 8a 438682i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000018 
total_CMD = 438710 
util_bw = 8 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 438674 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438701 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.20588e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438692 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.647e-05
n_activity=312 dram_eff=0.05128
bk0: 8a 438688i bk1: 8a 438688i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016949
Bank_Level_Parallism_Col = 1.017544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017544 

BW Util details:
bwutil = 0.000036 
total_CMD = 438710 
util_bw = 16 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 438651 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438695 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.963e-05
n_activity=270 dram_eff=0.04815
bk0: 9a 438680i bk1: 4a 438685i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000030 
total_CMD = 438710 
util_bw = 13 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 438642 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438695 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000100294
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438700 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.824e-05
n_activity=223 dram_eff=0.03587
bk0: 4a 438688i bk1: 4a 438688i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000018 
total_CMD = 438710 
util_bw = 8 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 438658 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438700 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438688 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.559e-05
n_activity=375 dram_eff=0.05333
bk0: 12a 438685i bk1: 8a 438682i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000046 
total_CMD = 438710 
util_bw = 20 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 438637 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438688 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000125368
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438696 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.735e-05
n_activity=188 dram_eff=0.06383
bk0: 8a 438679i bk1: 4a 438685i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.014925
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000027 
total_CMD = 438710 
util_bw = 12 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 438643 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438696 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000145882
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438692 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.647e-05
n_activity=322 dram_eff=0.04969
bk0: 8a 438682i bk1: 8a 438688i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000036 
total_CMD = 438710 
util_bw = 16 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 438644 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=6.15441e-05
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438705 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.118e-06
n_activity=72 dram_eff=0.05556
bk0: 4a 438679i bk1: 0a 438710i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000009 
total_CMD = 438710 
util_bw = 4 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 438675 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438705 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000009 
Either_Row_CoL_Bus_Util = 0.000011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=7.97794e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438680 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.382e-05
n_activity=394 dram_eff=0.07107
bk0: 16a 438688i bk1: 12a 438688i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.000064 
total_CMD = 438710 
util_bw = 28 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 438642 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438680 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438701 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=1.824e-05
n_activity=181 dram_eff=0.0442
bk0: 8a 438685i bk1: 0a 438710i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000018 
total_CMD = 438710 
util_bw = 8 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 438677 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438701 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000021 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.33088e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438692 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=3.647e-05
n_activity=312 dram_eff=0.05128
bk0: 4a 438685i bk1: 12a 438688i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000036 
total_CMD = 438710 
util_bw = 16 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 438648 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438692 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000041 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.36765e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438684 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=5.471e-05
n_activity=440 dram_eff=0.05455
bk0: 12a 438679i bk1: 12a 438682i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000055 
total_CMD = 438710 
util_bw = 24 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 438627 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438684 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000164118
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438697 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.735e-05
n_activity=195 dram_eff=0.06154
bk0: 0a 438710i bk1: 12a 438679i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 438710 
util_bw = 12 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 438667 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438697 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.96323e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438696 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.735e-05
n_activity=281 dram_eff=0.0427
bk0: 8a 438688i bk1: 4a 438685i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 438710 
util_bw = 12 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 438651 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438696 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.10294e-05
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=438710 n_nop=438696 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=2.735e-05
n_activity=298 dram_eff=0.04027
bk0: 8a 438685i bk1: 4a 438685i bk2: 0a 438710i bk3: 0a 438710i bk4: 0a 438710i bk5: 0a 438710i bk6: 0a 438710i bk7: 0a 438710i bk8: 0a 438710i bk9: 0a 438710i bk10: 0a 438710i bk11: 0a 438710i bk12: 0a 438710i bk13: 0a 438710i bk14: 0a 438710i bk15: 0a 438710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 438710 
util_bw = 12 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 438648 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 438710 
n_nop = 438696 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.78676e-05

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28506
icnt_total_pkts_simt_to_mem=28506
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28506
Req_Network_cycles = 99077
Req_Network_injected_packets_per_cycle =       0.2877 
Req_Network_conflicts_per_cycle =       0.4501
Req_Network_conflicts_per_cycle_util =      10.6285
Req_Bank_Level_Parallism =       6.7936
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5991
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0723

Reply_Network_injected_packets_num = 28506
Reply_Network_cycles = 99077
Reply_Network_injected_packets_per_cycle =        0.2877
Reply_Network_conflicts_per_cycle =        0.0058
Reply_Network_conflicts_per_cycle_util =       0.1248
Reply_Bank_Level_Parallism =       6.1768
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0055
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0063
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 1194819 (inst/sec)
gpgpu_simulation_rate = 3963 (cycle/sec)
gpgpu_silicon_slowdown = 285642x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

