=====
SETUP
-1.468
13.761
12.293
clk24M_ibuf
0.000
0.982
tx_state_Z[2]
2.893
3.351
g0_5_cZ
4.681
5.713
data_b_10_sqmuxa_cZ
6.533
7.594
data_b_40_m8_47
8.013
9.112
data_b_40_d_cZ[3]
10.747
11.373
data_b_40_cZ[3]
12.662
13.761
data_b_Z[3]
13.761
=====
SETUP
-1.009
13.302
12.293
clk24M_ibuf
0.000
0.982
tx_state_Z[2]
2.893
3.351
g0_5_cZ
4.681
5.713
data_b_10_sqmuxa_cZ
6.533
7.594
data_b_40_m8_47
8.013
9.112
data_b_40_1_cZ[1]
10.577
11.399
data_b_40_cZ[1]
12.203
13.302
data_b_Z[1]
13.302
=====
SETUP
-0.972
13.265
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[6]
12.443
13.265
lo_cnt[1]_Z[6]
13.265
=====
SETUP
-0.972
13.265
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[5]
12.443
13.265
lo_cnt[1]_Z[5]
13.265
=====
SETUP
-0.939
13.231
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[0]_Z[2]
2.893
3.351
_l0.un1_lo_cnt[0]_a_4_cry_2_0
5.303
5.853
_l0.un1_lo_cnt[0]_a_4_cry_3_0
5.853
5.910
_l0.un1_lo_cnt[0]_a_4_cry_4_0
5.910
5.967
_l0.un1_lo_cnt[0]_a_4_cry_5_0
5.967
6.024
_l0.un1_lo_cnt[0]_a_4_cry_6_0
6.024
6.081
_l0.un1_lo_cnt[0]_a_4_cry_7_0
6.081
6.644
_l0.un1_lo_cnt[0]_0_I_26_cZ
7.933
8.755
_l0.un1_lo_cnt[0]_0_I_21_0
10.044
10.594
_l0.un1_lo_cnt[0]_0_I_33_0
10.594
10.651
_l0.un1_lo_cnt[0]_0_I_9_0
10.651
10.708
_l0.un1_lo_cnt[0]_0_I_39_0
10.708
10.765
r_lo_8_iv[0]
12.132
13.231
r_lo[0]
13.231
=====
SETUP
-0.927
13.220
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
r_lo_15_iv[1]
12.121
13.220
r_lo[1]
13.220
=====
SETUP
-0.919
13.212
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[11]
12.113
13.212
lo_cnt[1]_Z[11]
13.212
=====
SETUP
-0.919
13.212
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[8]
12.113
13.212
lo_cnt[1]_Z[8]
13.212
=====
SETUP
-0.919
13.212
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[9]
12.113
13.212
lo_cnt[1]_Z[9]
13.212
=====
SETUP
-0.860
13.153
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[3]
12.121
13.153
lo_cnt[1]_Z[3]
13.153
=====
SETUP
-0.772
13.065
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[7]
11.966
13.065
lo_cnt[1]_Z[7]
13.065
=====
SETUP
-0.772
13.065
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[4]
11.966
13.065
lo_cnt[1]_Z[4]
13.065
=====
SETUP
-0.341
12.634
12.293
clk24M_ibuf
0.000
0.982
tx_state_Z[5]
2.893
3.351
g0_17
4.852
5.884
g0_14
5.900
6.932
data_b_40_m5s2
7.907
8.939
data_b_40_m5_cZ[2]
9.765
10.797
data_b_40_cZ[2]
11.602
12.634
data_b_Z[2]
12.634
=====
SETUP
-0.325
12.617
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[10]
11.795
12.617
lo_cnt[1]_Z[10]
12.617
=====
SETUP
-0.283
12.576
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[0]
11.477
12.576
lo_cnt[1]_Z[0]
12.576
=====
SETUP
-0.221
12.514
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[2]
11.482
12.514
lo_cnt[1]_Z[2]
12.514
=====
SETUP
-0.221
12.514
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[1]_Z[5]
2.893
3.351
_l1.r_lo23_a_4_cry_5_0
5.477
6.027
_l1.r_lo23_a_4_cry_6_0
6.027
6.084
_l1.r_lo23_a_4_cry_7_0
6.084
6.141
_l1.r_lo23_a_4_cry_8_0
6.141
6.198
_l1.r_lo23_a_4_cry_9_0
6.198
6.761
_l1.r_lo23_NE_1_cZ
8.381
9.183
_l1.r_lo23_NE_cZ
9.602
10.634
lo_cnt[1]_lm_0[1]
11.482
12.514
lo_cnt[1]_Z[1]
12.514
=====
SETUP
-0.118
12.411
12.293
clk24M_ibuf
0.000
0.982
lo_cnt[2]_Z[6]
2.893
3.351
_l2.un1_lo_cnt[2]_a_4_cry_6_0
5.292
5.842
_l2.un1_lo_cnt[2]_a_4_cry_7_0
5.842
6.370
_l2.un1_lo_cnt[2]_0_I_26_cZ
6.789
7.821
_l2.un1_lo_cnt[2]_0_I_21_0
8.642
9.192
_l2.un1_lo_cnt[2]_0_I_33_0
9.192
9.249
_l2.un1_lo_cnt[2]_0_I_9_0
9.249
9.306
_l2.un1_lo_cnt[2]_0_I_39_0
9.306
9.363
r_lo_22_iv[2]
11.379
12.411
r_lo[2]
12.411
=====
SETUP
0.101
12.192
12.293
clk24M_ibuf
0.000
0.982
lo_cycle[0]_Z[0]
2.893
3.351
_l0.r_lo9_a_4_cry_0_0
4.973
5.931
_l0.r_lo9_a_4_cry_1_0
5.931
5.988
_l0.r_lo9_a_4_cry_2_0
5.988
6.045
_l0.r_lo9_a_4_cry_3_0
6.045
6.102
_l0.r_lo9_a_4_cry_4_0
6.102
6.159
_l0.r_lo9_a_4_cry_5_0
6.159
6.216
_l0.r_lo9_a_4_cry_6_0
6.216
6.273
_l0.r_lo9_a_4_cry_7_0
6.273
6.330
_l0.r_lo9_a_4_cry_8_0
6.330
6.387
_l0.r_lo9_a_4_cry_9_0
6.387
6.950
_l0.r_lo9_NE_1_cZ
7.771
8.573
_l0.r_lo9_NE_cZ
8.992
9.618
lo_cnt[0]_lm_0[8]
11.093
12.192
lo_cnt[0]_Z[8]
12.192
=====
SETUP
0.101
12.192
12.293
clk24M_ibuf
0.000
0.982
lo_cycle[0]_Z[0]
2.893
3.351
_l0.r_lo9_a_4_cry_0_0
4.973
5.931
_l0.r_lo9_a_4_cry_1_0
5.931
5.988
_l0.r_lo9_a_4_cry_2_0
5.988
6.045
_l0.r_lo9_a_4_cry_3_0
6.045
6.102
_l0.r_lo9_a_4_cry_4_0
6.102
6.159
_l0.r_lo9_a_4_cry_5_0
6.159
6.216
_l0.r_lo9_a_4_cry_6_0
6.216
6.273
_l0.r_lo9_a_4_cry_7_0
6.273
6.330
_l0.r_lo9_a_4_cry_8_0
6.330
6.387
_l0.r_lo9_a_4_cry_9_0
6.387
6.950
_l0.r_lo9_NE_1_cZ
7.771
8.573
_l0.r_lo9_NE_cZ
8.992
9.618
lo_cnt[0]_lm_0[5]
11.093
12.192
lo_cnt[0]_Z[5]
12.192
=====
SETUP
0.101
12.192
12.293
clk24M_ibuf
0.000
0.982
lo_cycle[0]_Z[0]
2.893
3.351
_l0.r_lo9_a_4_cry_0_0
4.973
5.931
_l0.r_lo9_a_4_cry_1_0
5.931
5.988
_l0.r_lo9_a_4_cry_2_0
5.988
6.045
_l0.r_lo9_a_4_cry_3_0
6.045
6.102
_l0.r_lo9_a_4_cry_4_0
6.102
6.159
_l0.r_lo9_a_4_cry_5_0
6.159
6.216
_l0.r_lo9_a_4_cry_6_0
6.216
6.273
_l0.r_lo9_a_4_cry_7_0
6.273
6.330
_l0.r_lo9_a_4_cry_8_0
6.330
6.387
_l0.r_lo9_a_4_cry_9_0
6.387
6.950
_l0.r_lo9_NE_1_cZ
7.771
8.573
_l0.r_lo9_NE_cZ
8.992
9.618
lo_cnt[0]_lm_0[2]
11.093
12.192
lo_cnt[0]_Z[2]
12.192
=====
SETUP
0.101
12.192
12.293
clk24M_ibuf
0.000
0.982
lo_cycle[0]_Z[0]
2.893
3.351
_l0.r_lo9_a_4_cry_0_0
4.973
5.931
_l0.r_lo9_a_4_cry_1_0
5.931
5.988
_l0.r_lo9_a_4_cry_2_0
5.988
6.045
_l0.r_lo9_a_4_cry_3_0
6.045
6.102
_l0.r_lo9_a_4_cry_4_0
6.102
6.159
_l0.r_lo9_a_4_cry_5_0
6.159
6.216
_l0.r_lo9_a_4_cry_6_0
6.216
6.273
_l0.r_lo9_a_4_cry_7_0
6.273
6.330
_l0.r_lo9_a_4_cry_8_0
6.330
6.387
_l0.r_lo9_a_4_cry_9_0
6.387
6.950
_l0.r_lo9_NE_1_cZ
7.771
8.573
_l0.r_lo9_NE_cZ
8.992
9.618
lo_cnt[0]_lm_0[0]
11.093
12.192
lo_cnt[0]_Z[0]
12.192
=====
SETUP
0.133
12.160
12.293
clk24M_ibuf
0.000
0.982
tx_state_Z[5]
2.893
3.351
g0_17
4.852
5.884
g0_7_5_sx_cZ
6.704
7.803
g0_0_sx_cZ
8.607
9.706
g0_0_cZ
9.712
10.811
data_b_40_cZ[0]
11.643
12.145
data_b_Z[0]
12.160
=====
SETUP
0.150
12.143
12.293
clk24M_ibuf
0.000
0.982
lo_cycle[0]_Z[0]
2.893
3.351
_l0.r_lo9_a_4_cry_0_0
4.973
5.931
_l0.r_lo9_a_4_cry_1_0
5.931
5.988
_l0.r_lo9_a_4_cry_2_0
5.988
6.045
_l0.r_lo9_a_4_cry_3_0
6.045
6.102
_l0.r_lo9_a_4_cry_4_0
6.102
6.159
_l0.r_lo9_a_4_cry_5_0
6.159
6.216
_l0.r_lo9_a_4_cry_6_0
6.216
6.273
_l0.r_lo9_a_4_cry_7_0
6.273
6.330
_l0.r_lo9_a_4_cry_8_0
6.330
6.387
_l0.r_lo9_a_4_cry_9_0
6.387
6.950
_l0.r_lo9_NE_1_cZ
7.771
8.573
_l0.r_lo9_NE_cZ
8.992
9.618
lo_cnt[0]_lm_0[10]
11.111
12.143
lo_cnt[0]_Z[10]
12.143
=====
SETUP
0.150
12.143
12.293
clk24M_ibuf
0.000
0.982
lo_cycle[0]_Z[0]
2.893
3.351
_l0.r_lo9_a_4_cry_0_0
4.973
5.931
_l0.r_lo9_a_4_cry_1_0
5.931
5.988
_l0.r_lo9_a_4_cry_2_0
5.988
6.045
_l0.r_lo9_a_4_cry_3_0
6.045
6.102
_l0.r_lo9_a_4_cry_4_0
6.102
6.159
_l0.r_lo9_a_4_cry_5_0
6.159
6.216
_l0.r_lo9_a_4_cry_6_0
6.216
6.273
_l0.r_lo9_a_4_cry_7_0
6.273
6.330
_l0.r_lo9_a_4_cry_8_0
6.330
6.387
_l0.r_lo9_a_4_cry_9_0
6.387
6.950
_l0.r_lo9_NE_1_cZ
7.771
8.573
_l0.r_lo9_NE_cZ
8.992
9.618
lo_cnt[0]_lm_0[9]
11.111
12.143
lo_cnt[0]_Z[9]
12.143
=====
HOLD
0.571
2.851
2.280
clk24M_ibuf
0.000
0.844
irx8/rdata_Z[8]
2.280
2.613
irx8/rdata_Z[7]
2.851
=====
HOLD
0.571
2.851
2.280
clk24M_ibuf
0.000
0.844
irx8/rdata_Z[5]
2.280
2.613
irx8/rdata_Z[4]
2.851
=====
HOLD
0.571
2.851
2.280
clk24M_ibuf
0.000
0.844
sig_cnt_work[1]_Z[2]
2.280
2.613
sig_cnt[1]_Z[2]
2.851
=====
HOLD
0.571
2.851
2.280
clk24M_ibuf
0.000
0.844
sig_cnt_work[1]_Z[0]
2.280
2.613
sig_cnt[1]_Z[0]
2.851
=====
HOLD
0.572
2.852
2.280
clk24M_ibuf
0.000
0.844
r_lo_cycle_Z[3]
2.280
2.613
lo_cycle[1]_Z[3]
2.852
=====
HOLD
0.572
2.852
2.280
clk24M_ibuf
0.000
0.844
r_lo_cycle_Z[2]
2.280
2.613
lo_cycle[1]_Z[2]
2.852
=====
HOLD
0.576
2.856
2.280
clk24M_ibuf
0.000
0.844
raw_cnt_work[0]_Z[11]
2.280
2.613
raw_cnt[0]_Z[11]
2.856
=====
HOLD
0.599
2.879
2.280
clk24M_ibuf
0.000
0.844
sig_cnt_work[1]_Z[14]
2.280
2.613
sig_cnt[1]_Z[14]
2.879
=====
HOLD
0.602
2.882
2.280
clk24M_ibuf
0.000
0.844
raw_cnt_work[0]_Z[8]
2.280
2.613
raw_cnt[0]_Z[8]
2.882
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[3].d/bcd_Z[0]
2.280
2.613
i0/genblk1[3].d/bcd_srsts_0_0[0]
2.616
2.988
i0/genblk1[3].d/bcd_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[2].d/bcd_Z[0]
2.280
2.613
i0/genblk1[2].d/bcd_srsts_0_0[0]
2.616
2.988
i0/genblk1[2].d/bcd_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
rx_f_receiving_Z[0]
2.280
2.613
rx_f_receiving10_cZ
2.616
2.988
rx_f_receiving_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[4].d/bcd_Z[0]
2.280
2.613
i0/genblk1[4].d/bcd_srsts_0_0[0]
2.616
2.988
i0/genblk1[4].d/bcd_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[1].d/bcd_Z[0]
2.280
2.613
i0/genblk1[1].d/bcd_srsts_0_0[0]
2.616
2.988
i0/genblk1[1].d/bcd_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[7].d/bcd_Z[0]
2.280
2.613
i0/genblk1[7].d/bcd_srsts_0_0[0]
2.616
2.988
i0/genblk1[7].d/bcd_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
itx8/n_bit_Z[0]
2.280
2.613
itx8/un1_n_bit_2_axbxc0_cZ
2.616
2.988
itx8/n_bit_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
itx8/n_bit_Z[3]
2.280
2.613
itx8/n_bit_0_cZ[3]
2.616
2.988
itx8/n_bit_Z[3]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[6].d/bcd_Z[0]
2.280
2.613
i0/genblk1[6].d/bcd_srsts_0_0[0]
2.616
2.988
i0/genblk1[6].d/bcd_Z[0]
2.988
=====
HOLD
0.708
2.988
2.280
clk24M_ibuf
0.000
0.844
f_send_Z
2.280
2.613
f_send_6_cZ
2.616
2.988
f_send_Z
2.988
=====
HOLD
0.709
2.989
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[0].d/bcd_Z[9]
2.280
2.613
i0/genblk1[0].d/N_76_i_cZ
2.617
2.989
i0/genblk1[0].d/bcd_Z[9]
2.989
=====
HOLD
0.709
2.989
2.280
clk24M_ibuf
0.000
0.844
itx8/n_bit_Z[2]
2.280
2.613
itx8/un1_n_bit_2_axbxc2_cZ
2.617
2.989
itx8/n_bit_Z[2]
2.989
=====
HOLD
0.709
2.989
2.280
clk24M_ibuf
0.000
0.844
bcd_state_Z[2]
2.280
2.613
bcd_state_6_0[2]
2.617
2.989
bcd_state_Z[2]
2.989
=====
HOLD
0.709
2.989
2.280
clk24M_ibuf
0.000
0.844
r_lo[0]
2.280
2.613
r_lo_8_iv[0]
2.617
2.989
r_lo[0]
2.989
=====
HOLD
0.709
2.989
2.280
clk24M_ibuf
0.000
0.844
i0/genblk1[5].d/bcd_Z[9]
2.280
2.613
i0/genblk1[5].d/N_76_i_0_cZ
2.617
2.989
i0/genblk1[5].d/bcd_Z[9]
2.989
=====
HOLD
0.709
2.989
2.280
clk24M_ibuf
0.000
0.844
r_lo[1]
2.280
2.613
r_lo_15_iv[1]
2.617
2.989
r_lo[1]
2.989
