TimeQuest Timing Analyzer report for snake_master
Wed Jan 26 23:10:43 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_1:clk_1_inst|flag'
 14. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sys_clk'
 16. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'sys_clk'
 19. Slow 1200mV 85C Model Hold: 'clk_1:clk_1_inst|flag'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1:clk_1_inst|flag'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'clk_1:clk_1_inst|flag'
 37. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'sys_clk'
 39. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'sys_clk'
 42. Slow 1200mV 0C Model Hold: 'clk_1:clk_1_inst|flag'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1:clk_1_inst|flag'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Setup: 'clk_1:clk_1_inst|flag'
 59. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Setup: 'sys_clk'
 61. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'sys_clk'
 64. Fast 1200mV 0C Model Hold: 'clk_1:clk_1_inst|flag'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1:clk_1_inst|flag'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; snake_master                                                       ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_1:clk_1_inst|flag                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { clk_1:clk_1_inst|flag }                                    ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 75.23 MHz  ; 75.23 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.85 MHz ; 159.85 MHz      ; sys_clk                                                  ;      ;
; 220.75 MHz ; 220.75 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 250.5 MHz  ; 250.5 MHz       ; clk_1:clk_1_inst|flag                                    ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.374 ; -27.308       ;
; clk_1:clk_1_inst|flag                                    ; -2.992 ; -55.027       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.735  ; 0.000         ;
; sys_clk                                                  ; 13.744 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; sys_clk                                                  ; 0.492 ; 0.000         ;
; clk_1:clk_1_inst|flag                                    ; 0.497 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_1:clk_1_inst|flag                                    ; -1.487 ; -32.714       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.721  ; 0.000         ;
; sys_clk                                                  ; 9.783  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.705 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -7.374 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.892      ;
; -7.275 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.793      ;
; -7.211 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 5.266      ;
; -7.170 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.682      ;
; -7.154 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.672      ;
; -7.142 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.654      ;
; -7.063 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.575      ;
; -7.024 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 5.094      ;
; -7.002 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.520      ;
; -6.971 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.483      ;
; -6.962 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.480      ;
; -6.905 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.898      ;
; -6.905 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.898      ;
; -6.889 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 5.408      ;
; -6.845 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.357      ;
; -6.806 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.799      ;
; -6.806 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.799      ;
; -6.799 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.311      ;
; -6.789 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.307      ;
; -6.782 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.423     ; 5.300      ;
; -6.724 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.411     ; 5.254      ;
; -6.723 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.411     ; 5.253      ;
; -6.685 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.678      ;
; -6.685 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.678      ;
; -6.683 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.670      ;
; -6.682 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.669      ;
; -6.673 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.660      ;
; -6.673 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.660      ;
; -6.607 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.119      ;
; -6.576 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.563      ;
; -6.575 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.562      ;
; -6.537 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 5.082      ;
; -6.536 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 5.081      ;
; -6.533 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.526      ;
; -6.533 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.526      ;
; -6.522 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 5.034      ;
; -6.502 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.489      ;
; -6.502 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.489      ;
; -6.493 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.486      ;
; -6.493 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.486      ;
; -6.420 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 5.414      ;
; -6.420 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 5.414      ;
; -6.369 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 4.439      ;
; -6.358 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.345      ;
; -6.357 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.344      ;
; -6.352 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 4.407      ;
; -6.330 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.317      ;
; -6.330 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.317      ;
; -6.320 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.313      ;
; -6.320 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.313      ;
; -6.313 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.306      ;
; -6.313 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 5.306      ;
; -6.138 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.125      ;
; -6.138 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.125      ;
; -6.124 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.900     ; 4.165      ;
; -6.035 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.022      ;
; -6.034 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 5.021      ;
; -5.897 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 4.442      ;
; -5.897 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 4.442      ;
; -5.865 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.411     ; 4.395      ;
; -5.864 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.411     ; 4.394      ;
; -5.811 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.871     ; 3.881      ;
; -5.752 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.429     ; 4.264      ;
; -5.514 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 4.012      ;
; -5.342 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 3.887      ;
; -5.342 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.396     ; 3.887      ;
; -5.322 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 3.820      ;
; -5.283 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 4.270      ;
; -5.283 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 4.270      ;
; -5.248 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 3.746      ;
; -5.068 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 3.566      ;
; -5.003 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 3.501      ;
; -4.851 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 3.349      ;
; -4.715 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.885     ; 2.771      ;
; -4.510 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 3.014      ;
; -4.444 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 2.948      ;
; -4.430 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 2.928      ;
; -4.387 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 2.891      ;
; -4.334 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.900     ; 2.375      ;
; -4.291 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.436     ; 2.796      ;
; -4.268 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 2.772      ;
; -4.258 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 2.756      ;
; -4.250 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.443     ; 2.748      ;
; -4.237 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 2.741      ;
; -4.233 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 2.737      ;
; -4.132 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.885     ; 2.188      ;
; -4.057 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 2.561      ;
; -3.959 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.885     ; 2.015      ;
; 26.708 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 13.233     ;
; 26.752 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 13.188     ;
; 26.886 ; vga_ctrl:vga_ctrl_inst|cnt_h[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 13.074     ;
; 26.893 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 13.048     ;
; 26.943 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 12.997     ;
; 27.036 ; vga_ctrl:vga_ctrl_inst|cnt_v[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 12.904     ;
; 27.039 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 12.902     ;
; 27.046 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 12.894     ;
; 27.073 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 12.867     ;
; 27.086 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 12.855     ;
; 27.202 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 12.738     ;
; 27.259 ; vga_ctrl:vga_ctrl_inst|cnt_v[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 12.681     ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_1:clk_1_inst|flag'                                                                                                                               ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.992 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.911      ;
; -2.979 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.898      ;
; -2.872 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.791      ;
; -2.872 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.791      ;
; -2.834 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.753      ;
; -2.796 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.715      ;
; -2.774 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.693      ;
; -2.763 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.682      ;
; -2.724 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.643      ;
; -2.714 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.633      ;
; -2.710 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.629      ;
; -2.709 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.539     ; 3.171      ;
; -2.701 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.620      ;
; -2.676 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.595      ;
; -2.674 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.593      ;
; -2.670 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.589      ;
; -2.667 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 4.026      ;
; -2.654 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.573      ;
; -2.644 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.563      ;
; -2.625 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.081     ; 3.545      ;
; -2.617 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.536      ;
; -2.612 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.531      ;
; -2.610 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.539     ; 3.072      ;
; -2.603 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.522      ;
; -2.599 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.518      ;
; -2.596 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.955      ;
; -2.582 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.539     ; 3.044      ;
; -2.582 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.501      ;
; -2.576 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.495      ;
; -2.571 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.490      ;
; -2.564 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.483      ;
; -2.544 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.099     ; 3.446      ;
; -2.534 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.453      ;
; -2.530 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.449      ;
; -2.517 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.436      ;
; -2.511 ; vga_pic:vga_pic_inst|snake_y[10]              ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.539     ; 2.973      ;
; -2.503 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.422      ;
; -2.496 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.855      ;
; -2.492 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.411      ;
; -2.489 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.848      ;
; -2.486 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.405      ;
; -2.485 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.404      ;
; -2.479 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.838      ;
; -2.438 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.357      ;
; -2.431 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.350      ;
; -2.419 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.769      ;
; -2.413 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.332      ;
; -2.410 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.329      ;
; -2.387 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 3.051      ;
; -2.379 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.081     ; 3.299      ;
; -2.376 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.295      ;
; -2.372 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.731      ;
; -2.357 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.707      ;
; -2.357 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.276      ;
; -2.351 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 3.015      ;
; -2.342 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.261      ;
; -2.331 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.250      ;
; -2.324 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.683      ;
; -2.320 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.239      ;
; -2.320 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.670      ;
; -2.319 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.678      ;
; -2.305 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.224      ;
; -2.289 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.208      ;
; -2.283 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.099     ; 3.185      ;
; -2.281 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.200      ;
; -2.276 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.195      ;
; -2.271 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.630      ;
; -2.267 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.617      ;
; -2.264 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.099     ; 3.166      ;
; -2.256 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.606      ;
; -2.252 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.171      ;
; -2.215 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.081     ; 3.135      ;
; -2.206 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.099     ; 3.108      ;
; -2.205 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.124      ;
; -2.204 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.081     ; 3.124      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[4]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[5]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[6]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.200 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[8]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.864      ;
; -2.199 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.549      ;
; -2.192 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.111      ;
; -2.183 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.102      ;
; -2.177 ; direction_gen:direction_gen_inst|direction[2] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.841      ;
; -2.177 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.096      ;
; -2.173 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.099     ; 3.075      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[4]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[5]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[6]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.164 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[8]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.327     ; 2.828      ;
; -2.157 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.507      ;
; -2.154 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.513      ;
; -2.153 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.082     ; 3.072      ;
; -2.139 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.358      ; 3.498      ;
; -2.128 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.349      ; 3.478      ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.735 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.537      ;
; 1.768 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.504      ;
; 1.828 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.901      ;
; 1.862 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.410      ;
; 1.900 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.372      ;
; 1.917 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.812      ;
; 2.075 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.197      ;
; 2.076 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.197      ;
; 2.078 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.195      ;
; 2.082 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.190      ;
; 2.178 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.550      ;
; 2.251 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.477      ;
; 2.437 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.291      ;
; 2.443 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.286      ;
; 2.474 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.143     ; 1.254      ;
; 2.475 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.142     ; 1.254      ;
; 4.923 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.998      ;
; 5.582 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 2.243      ;
; 5.671 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.249      ;
; 5.671 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 2.249      ;
; 5.823 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.098      ;
; 5.939 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.981      ;
; 5.941 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.979      ;
; 5.950 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.971      ;
; 5.951 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.970      ;
; 6.032 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.888      ;
; 6.034 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.886      ;
; 6.034 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.886      ;
; 6.035 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.885      ;
; 6.036 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.884      ;
; 6.036 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.884      ;
; 6.037 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.883      ;
; 6.152 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.769      ;
; 6.154 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.767      ;
; 6.154 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.767      ;
; 6.156 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.765      ;
; 6.157 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.764      ;
; 6.157 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.764      ;
; 6.160 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.761      ;
; 6.161 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.760      ;
; 6.161 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.760      ;
; 6.311 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.609      ;
; 6.314 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.606      ;
; 6.315 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.605      ;
; 6.318 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.602      ;
; 6.321 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.599      ;
; 6.325 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.595      ;
; 6.333 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.587      ;
; 6.394 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.431      ;
; 6.415 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.410      ;
; 6.473 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.447      ;
; 6.488 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.432      ;
; 6.488 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.432      ;
; 6.505 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.319      ;
; 6.511 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.409      ;
; 6.514 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.407      ;
; 6.515 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.309      ;
; 6.515 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.405      ;
; 6.528 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.297      ;
; 6.529 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.296      ;
; 6.532 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.293      ;
; 6.533 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.292      ;
; 6.535 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.385      ;
; 6.539 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.381      ;
; 6.549 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.276      ;
; 6.550 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.275      ;
; 6.552 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.273      ;
; 6.554 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.271      ;
; 6.563 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.261      ;
; 6.575 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.249      ;
; 6.579 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.176     ; 1.246      ;
; 6.582 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.242      ;
; 6.582 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.242      ;
; 6.593 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.231      ;
; 6.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.227      ;
; 6.607 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.217      ;
; 6.609 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.215      ;
; 6.609 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.215      ;
; 6.609 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.215      ;
; 6.610 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.214      ;
; 6.612 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.212      ;
; 6.630 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.194      ;
; 6.630 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.194      ;
; 6.638 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.186      ;
; 6.647 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.273      ;
; 6.648 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.272      ;
; 6.649 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.271      ;
; 6.649 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.271      ;
; 6.655 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.265      ;
; 6.655 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.265      ;
; 6.656 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.265      ;
; 6.659 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.262      ;
; 6.679 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.241      ;
; 6.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.205      ;
; 6.717 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.203      ;
; 6.750 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.170      ;
; 6.751 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.169      ;
; 6.761 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.159      ;
; 6.777 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.177     ; 1.047      ;
; 6.801 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.081     ; 1.119      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.176      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.770 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.150      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.778 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.142      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.810 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 6.110      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.893 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.080     ; 6.028      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.926 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.994      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 13.968 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.952      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.009 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.911      ;
; 14.010 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 5.925      ;
; 14.010 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 5.925      ;
; 14.010 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 5.925      ;
; 14.010 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.066     ; 5.925      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.025 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.895      ;
; 14.038 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.882      ;
; 14.038 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.882      ;
; 14.038 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.882      ;
; 14.038 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.882      ;
; 14.038 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.882      ;
; 14.038 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 5.882      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.433 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|game_over                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.722 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|apple_y[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.017      ;
; 0.729 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|apple_y[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.024      ;
; 0.746 ; vga_pic:vga_pic_inst|rand_y[10]                        ; vga_pic:vga_pic_inst|rand_y[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.750 ; vga_pic:vga_pic_inst|rand_x[11]                        ; vga_pic:vga_pic_inst|rand_x[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.750 ; vga_pic:vga_pic_inst|rand_y[11]                        ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.756 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|apple_y[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.051      ;
; 0.762 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|rand_y[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|rand_y[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.769 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|rand_x[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|rand_y[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|rand_x[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|rand_x[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|rand_x[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|rand_y[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|rand_x[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.779 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|pix_data[10]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.092      ;
; 0.786 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[1]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.794 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.086      ;
; 0.863 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|apple_y[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.158      ;
; 0.886 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|apple_x[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.181      ;
; 0.897 ; vga_pic:vga_pic_inst|rand_y[1]                         ; vga_pic:vga_pic_inst|apple_y[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.192      ;
; 0.901 ; vga_pic:vga_pic_inst|rand_y[5]                         ; vga_pic:vga_pic_inst|apple_y[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.196      ;
; 0.904 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|apple_x[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.199      ;
; 0.904 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|apple_y[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.199      ;
; 0.912 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|apple_x[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.207      ;
; 0.916 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.209      ;
; 0.920 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|apple_y[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.215      ;
; 0.925 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|apple_x[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.220      ;
; 0.925 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|apple_x[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.220      ;
; 0.950 ; vga_pic:vga_pic_inst|rand_x[10]                        ; vga_pic:vga_pic_inst|rand_x[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.244      ;
; 0.951 ; vga_pic:vga_pic_inst|rand_y[5]                         ; vga_pic:vga_pic_inst|rand_y[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.245      ;
; 0.970 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.262      ;
; 0.980 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.273      ;
; 0.981 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 1.026 ; vga_pic:vga_pic_inst|rand_y[1]                         ; vga_pic:vga_pic_inst|rand_y[1]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.320      ;
; 1.057 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|apple_x[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.352      ;
; 1.059 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.352      ;
; 1.066 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|apple_x[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.361      ;
; 1.087 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|apple_x[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.382      ;
; 1.100 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; vga_pic:vga_pic_inst|rand_y[10]                        ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.393      ;
; 1.107 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.116 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|apple_x[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.122 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|rand_y[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.416      ;
; 1.123 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|rand_y[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.415      ;
; 1.123 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|rand_x[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.123 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|rand_y[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|rand_x[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|rand_x[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|rand_y[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.126 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.128 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.424      ;
; 1.132 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|rand_x[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|rand_x[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|rand_x[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.135 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.136 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.430      ;
; 1.141 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.433      ;
; 1.141 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.493 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.787      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.572 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 0.988      ;
; 0.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.032      ;
; 0.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.033      ;
; 0.616 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.033      ;
; 0.617 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.033      ;
; 0.619 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.035      ;
; 0.632 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.048      ;
; 0.632 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.049      ;
; 0.633 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.050      ;
; 0.633 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.050      ;
; 0.634 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.050      ;
; 0.634 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.050      ;
; 0.635 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.051      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.052      ;
; 0.636 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.052      ;
; 0.639 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.056      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.059      ;
; 0.642 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.060      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.060      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.060      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.646 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.063      ;
; 0.647 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.648 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.064      ;
; 0.649 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.659 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.075      ;
; 0.659 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.075      ;
; 0.659 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.075      ;
; 0.707 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.000      ;
; 0.715 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.008      ;
; 0.716 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.009      ;
; 0.732 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.740 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.036      ;
; 0.751 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.167      ;
; 0.753 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 1.170      ;
; 0.761 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.836 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.129      ;
; 0.851 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.267      ;
; 0.854 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.147      ;
; 0.857 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.150      ;
; 0.861 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.184      ; 1.277      ;
; 0.863 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.156      ;
; 0.954 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.247      ;
; 0.981 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.274      ;
; 0.996 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.289      ;
; 1.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.486      ;
; 1.196 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.489      ;
; 1.198 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.491      ;
; 1.199 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.492      ;
; 1.201 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.494      ;
; 1.211 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.504      ;
; 1.217 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.510      ;
; 1.333 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.626      ;
; 1.333 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.626      ;
; 1.334 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.627      ;
; 1.334 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.627      ;
; 1.337 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.630      ;
; 1.337 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.630      ;
; 1.338 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.631      ;
; 1.352 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.645      ;
; 1.353 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.646      ;
; 1.459 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.752      ;
; 1.468 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.761      ;
; 1.469 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.762      ;
; 1.469 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.762      ;
; 1.470 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.763      ;
; 1.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.764      ;
; 1.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.764      ;
; 1.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.765      ;
; 1.474 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.767      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.492 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter3|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter1|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter2|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.742 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; clk_1:clk_1_inst|cnt[9]                                          ; clk_1:clk_1_inst|cnt[9]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; clk_1:clk_1_inst|cnt[7]                                          ; clk_1:clk_1_inst|cnt[7]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; clk_1:clk_1_inst|cnt[10]                                         ; clk_1:clk_1_inst|cnt[10]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; clk_1:clk_1_inst|cnt[23]                                         ; clk_1:clk_1_inst|cnt[23]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; clk_1:clk_1_inst|cnt[6]                                          ; clk_1:clk_1_inst|cnt[6]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; clk_1:clk_1_inst|cnt[8]                                          ; clk_1:clk_1_inst|cnt[8]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.043      ;
; 0.760 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.762 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clk_1:clk_1_inst|cnt[15]                                         ; clk_1:clk_1_inst|cnt[15]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; clk_1:clk_1_inst|cnt[17]                                         ; clk_1:clk_1_inst|cnt[17]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.054      ;
; 0.765 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.058      ;
; 0.772 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.065      ;
; 0.943 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.236      ;
; 1.097 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.390      ;
; 1.097 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.390      ;
; 1.098 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; clk_1:clk_1_inst|cnt[9]                                          ; clk_1:clk_1_inst|cnt[10]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.390      ;
; 1.098 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_1:clk_1_inst|flag'                                                                                                                               ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.497 ; vga_pic:vga_pic_inst|snake_x[11]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 0.808      ;
; 0.508 ; vga_pic:vga_pic_inst|snake_y[11]              ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 0.802      ;
; 0.667 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.418      ;
; 0.669 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.420      ;
; 0.678 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.420      ;
; 0.687 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.429      ;
; 0.701 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.452      ;
; 0.744 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.055      ;
; 0.748 ; vga_pic:vga_pic_inst|snake_y[10]              ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.059      ;
; 0.753 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.064      ;
; 0.763 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.059      ;
; 0.779 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.090      ;
; 0.785 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[1]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.080      ;
; 0.787 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.081      ;
; 0.787 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.081      ;
; 0.787 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.081      ;
; 0.791 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.542      ;
; 0.799 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.550      ;
; 0.800 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.542      ;
; 0.809 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.551      ;
; 0.809 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.551      ;
; 0.810 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[1]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.104      ;
; 0.816 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.567      ;
; 0.818 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.560      ;
; 0.849 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.591      ;
; 0.940 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.682      ;
; 0.940 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.682      ;
; 0.946 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.353      ; 1.541      ;
; 0.946 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[10] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.353      ; 1.541      ;
; 0.949 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.691      ;
; 0.953 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.704      ;
; 0.956 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.707      ;
; 0.962 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.713      ;
; 0.972 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.723      ;
; 0.980 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.722      ;
; 0.980 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.722      ;
; 0.989 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.731      ;
; 0.989 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.731      ;
; 1.070 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.821      ;
; 1.102 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.853      ;
; 1.111 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.853      ;
; 1.116 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.427      ;
; 1.117 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.411      ;
; 1.120 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.862      ;
; 1.124 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.436      ;
; 1.129 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.871      ;
; 1.132 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.443      ;
; 1.133 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.427      ;
; 1.135 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.429      ;
; 1.139 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.433      ;
; 1.139 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.433      ;
; 1.148 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.442      ;
; 1.148 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.442      ;
; 1.148 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.442      ;
; 1.149 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.443      ;
; 1.157 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.451      ;
; 1.157 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.451      ;
; 1.227 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.978      ;
; 1.233 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.539      ; 1.984      ;
; 1.239 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.099      ; 1.550      ;
; 1.242 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.984      ;
; 1.247 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.542      ;
; 1.251 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 1.993      ;
; 1.257 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.551      ;
; 1.260 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 2.002      ;
; 1.264 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.558      ;
; 1.269 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.530      ; 2.011      ;
; 1.270 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.564      ;
; 1.270 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.564      ;
; 1.270 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.564      ;
; 1.273 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.567      ;
; 1.279 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.573      ;
; 1.279 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.573      ;
; 1.279 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.573      ;
; 1.282 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[9]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.338      ; 1.862      ;
; 1.282 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[10] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.338      ; 1.862      ;
; 1.282 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[11] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.338      ; 1.862      ;
; 1.288 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.582      ;
; 1.288 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.582      ;
; 1.288 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.582      ;
; 1.289 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.583      ;
; 1.297 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.591      ;
; 1.297 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.591      ;
; 1.298 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.082      ; 1.592      ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_1:clk_1_inst|flag'                                                                ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; 0.250  ; 0.470        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; 0.256  ; 0.476        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; 0.314  ; 0.502        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; 0.335  ; 0.523        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; 0.342  ; 0.530        ; 0.188          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[3]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[11]|clk     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[1]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[2]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[3]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[4]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[5]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[6]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[8]|clk      ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[9]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[1]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[2]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[4]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[5]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[6]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[7]|clk      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[8]|clk      ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|outclk   ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[10]|clk     ;
; 0.474  ; 0.474        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[7]|clk      ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[10]|clk     ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[11]|clk     ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[9]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag|q                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[10]|clk     ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[11]|clk     ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[9]|clk      ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[10]|clk     ;
; 0.524  ; 0.524        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[7]|clk      ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[1]|clk      ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.721 ; 3.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.722 ; 3.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.838 ; 3.991        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.839 ; 3.992        ; 0.153          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.850 ; 4.008        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.851 ; 4.009        ; 0.158          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.868 ; 4.056        ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------+
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|flag                                            ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[0]                    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[1]                    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[2]                    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[3]                    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag     ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|key_flag     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|key_flag     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|key_flag     ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[10]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[12]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[13]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[14]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[16]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[18]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[19]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[20]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[21]                                         ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[3]                                          ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[5]                                          ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|game_over                             ;
; 19.705 ; 19.925       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                          ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_eaten                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1       ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1       ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[3]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[0]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]        ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2       ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]     ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[0]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[1]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[3]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4]        ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]   ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]   ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[11]                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[1]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[2]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[3]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[4]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[5]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[6]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[7]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[8]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[9]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[1]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[2]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[3]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[4]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[5]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[6]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[7]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[8]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                           ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[10]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[11]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[1]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[2]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[3]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[4]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[5]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[6]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[7]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[8]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[9]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[10]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[11]                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[1]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[2]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[3]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[4]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[5]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[6]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[7]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[8]                             ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[9]                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; 4.608 ; 4.774 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.949 ; 1.002 ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 0.693 ; 0.690 ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.914 ; 0.912 ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 1.190 ; 1.251 ; Rise       ; sys_clk                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; -2.674 ; -2.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.776  ; 0.631  ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 1.021  ; 0.929  ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.716  ; 0.600  ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 0.794  ; 0.659  ; Rise       ; sys_clk                                                  ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.606 ; 3.596 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.587 ; 3.576 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.577 ; 3.566 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.205 ; 3.196 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.205 ; 3.196 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.204 ; 3.195 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.176 ; 3.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.204 ; 3.195 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.186 ; 3.177 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.176 ; 3.167 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.149 ; 3.137 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.178 ; 3.166 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.159 ; 3.147 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.149 ; 3.137 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 81.17 MHz  ; 81.17 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 169.69 MHz ; 169.69 MHz      ; sys_clk                                                  ;      ;
; 235.85 MHz ; 235.85 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 271.22 MHz ; 271.22 MHz      ; clk_1:clk_1_inst|flag                                    ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.542 ; -24.362       ;
; clk_1:clk_1_inst|flag                                    ; -2.687 ; -49.015       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.880  ; 0.000         ;
; sys_clk                                                  ; 14.107 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.382 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; sys_clk                                                  ; 0.456 ; 0.000         ;
; clk_1:clk_1_inst|flag                                    ; 0.459 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_1:clk_1_inst|flag                                    ; -1.487 ; -32.714       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.719  ; 0.000         ;
; sys_clk                                                  ; 9.771  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.675 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -6.542 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 5.412      ;
; -6.463 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 5.333      ;
; -6.400 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 5.270      ;
; -6.329 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 5.194      ;
; -6.314 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 5.179      ;
; -6.299 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.504     ; 4.737      ;
; -6.207 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 5.077      ;
; -6.204 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 5.074      ;
; -6.182 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 5.047      ;
; -6.170 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.491     ; 4.621      ;
; -6.164 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 5.029      ;
; -6.110 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.426      ;
; -6.109 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.425      ;
; -6.106 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 4.976      ;
; -6.094 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 4.959      ;
; -6.075 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 4.945      ;
; -6.054 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.072     ; 4.924      ;
; -6.031 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.347      ;
; -6.030 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.346      ;
; -6.029 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 4.894      ;
; -5.968 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.284      ;
; -5.967 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.283      ;
; -5.897 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.208      ;
; -5.896 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.207      ;
; -5.882 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.193      ;
; -5.881 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.192      ;
; -5.867 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.058     ; 4.751      ;
; -5.866 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.058     ; 4.750      ;
; -5.856 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 4.721      ;
; -5.775 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.091      ;
; -5.774 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.090      ;
; -5.772 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.088      ;
; -5.771 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 5.087      ;
; -5.750 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.061      ;
; -5.749 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.060      ;
; -5.732 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.043      ;
; -5.731 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 5.042      ;
; -5.707 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 4.572      ;
; -5.705 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.602      ;
; -5.705 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.602      ;
; -5.674 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 4.990      ;
; -5.673 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 4.989      ;
; -5.662 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.973      ;
; -5.661 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.972      ;
; -5.649 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.491     ; 4.100      ;
; -5.643 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 4.959      ;
; -5.642 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 4.958      ;
; -5.622 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 4.938      ;
; -5.621 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.626     ; 4.937      ;
; -5.601 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.516     ; 4.027      ;
; -5.597 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.908      ;
; -5.596 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.907      ;
; -5.563 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.504     ; 4.001      ;
; -5.424 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.735      ;
; -5.423 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.734      ;
; -5.275 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.586      ;
; -5.274 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.585      ;
; -5.217 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.114      ;
; -5.216 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 4.113      ;
; -5.184 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.491     ; 3.635      ;
; -5.148 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.077     ; 4.013      ;
; -5.098 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.058     ; 3.982      ;
; -5.098 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.058     ; 3.982      ;
; -4.985 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 3.838      ;
; -4.808 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 3.661      ;
; -4.752 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 3.649      ;
; -4.751 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.045     ; 3.648      ;
; -4.748 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 3.601      ;
; -4.716 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.027      ;
; -4.715 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.631     ; 4.026      ;
; -4.515 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 3.368      ;
; -4.477 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 3.330      ;
; -4.353 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 3.206      ;
; -4.114 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.503     ; 2.553      ;
; -4.003 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.861      ;
; -3.908 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.766      ;
; -3.898 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.756      ;
; -3.865 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 2.718      ;
; -3.787 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.645      ;
; -3.783 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 2.636      ;
; -3.768 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.516     ; 2.194      ;
; -3.753 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.611      ;
; -3.752 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.610      ;
; -3.722 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.580      ;
; -3.688 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 2.541      ;
; -3.588 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.503     ; 2.027      ;
; -3.587 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 2.445      ;
; -3.446 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.503     ; 1.885      ;
; 27.680 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 12.269     ;
; 27.687 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 12.263     ;
; 27.813 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 12.137     ;
; 27.845 ; vga_ctrl:vga_ctrl_inst|cnt_h[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 12.123     ;
; 27.864 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 12.085     ;
; 27.957 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 11.992     ;
; 27.963 ; vga_ctrl:vga_ctrl_inst|cnt_v[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 11.986     ;
; 27.981 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 11.968     ;
; 27.986 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 11.964     ;
; 28.034 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 11.916     ;
; 28.107 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 11.842     ;
; 28.184 ; vga_ctrl:vga_ctrl_inst|cnt_v[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.053     ; 11.765     ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_1:clk_1_inst|flag'                                                                                                                                ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.687 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.616      ;
; -2.680 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.609      ;
; -2.550 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.479      ;
; -2.537 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.466      ;
; -2.532 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.461      ;
; -2.491 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.420      ;
; -2.490 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.419      ;
; -2.473 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.500     ; 2.975      ;
; -2.448 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.377      ;
; -2.436 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.365      ;
; -2.422 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.351      ;
; -2.414 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.343      ;
; -2.402 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.331      ;
; -2.381 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.310      ;
; -2.376 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.305      ;
; -2.375 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.304      ;
; -2.354 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.283      ;
; -2.349 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.500     ; 2.851      ;
; -2.346 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.275      ;
; -2.343 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.682      ;
; -2.341 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.270      ;
; -2.339 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.268      ;
; -2.336 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.675      ;
; -2.330 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.259      ;
; -2.327 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.256      ;
; -2.314 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.243      ;
; -2.312 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.241      ;
; -2.296 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.225      ;
; -2.289 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.218      ;
; -2.273 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.500     ; 2.775      ;
; -2.262 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.191      ;
; -2.261 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.190      ;
; -2.252 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.181      ;
; -2.250 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.090     ; 3.162      ;
; -2.246 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.175      ;
; -2.232 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.161      ;
; -2.223 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.562      ;
; -2.205 ; vga_pic:vga_pic_inst|snake_y[10]              ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.500     ; 2.707      ;
; -2.201 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.130      ;
; -2.196 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.535      ;
; -2.186 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.525      ;
; -2.182 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.111      ;
; -2.179 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.108      ;
; -2.174 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.103      ;
; -2.173 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.842      ;
; -2.165 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.094      ;
; -2.143 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.812      ;
; -2.137 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.066      ;
; -2.137 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.066      ;
; -2.109 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.038      ;
; -2.109 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.038      ;
; -2.108 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.447      ;
; -2.103 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.434      ;
; -2.100 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.431      ;
; -2.096 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.025      ;
; -2.091 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.020      ;
; -2.086 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.425      ;
; -2.081 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.010      ;
; -2.077 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 3.006      ;
; -2.073 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.412      ;
; -2.061 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.990      ;
; -2.058 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.090     ; 2.970      ;
; -2.051 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.390      ;
; -2.030 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.959      ;
; -2.030 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.361      ;
; -2.024 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.355      ;
; -2.018 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.090     ; 2.930      ;
; -1.999 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.090     ; 2.911      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[4]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[5]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[6]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[8]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.996 ; direction_gen:direction_gen_inst|direction[2] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.665      ;
; -1.982 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.911      ;
; -1.982 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.090     ; 2.894      ;
; -1.977 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.906      ;
; -1.967 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.896      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[4]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[5]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[6]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.966 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[8]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.323     ; 2.635      ;
; -1.964 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.295      ;
; -1.964 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.893      ;
; -1.961 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.890      ;
; -1.961 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.890      ;
; -1.952 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.283      ;
; -1.938 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.277      ;
; -1.925 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.854      ;
; -1.922 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.851      ;
; -1.910 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.241      ;
; -1.906 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.835      ;
; -1.902 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.337      ; 3.241      ;
; -1.891 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.329      ; 3.222      ;
; -1.888 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.073     ; 2.817      ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.880 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.456      ;
; 1.943 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.393      ;
; 1.948 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.129     ; 1.799      ;
; 1.998 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.339      ;
; 2.044 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.129     ; 1.703      ;
; 2.061 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.276      ;
; 2.216 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.121      ;
; 2.220 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.117      ;
; 2.248 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.089      ;
; 2.249 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.088      ;
; 2.280 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.465      ;
; 2.376 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.131     ; 1.369      ;
; 2.539 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.207      ;
; 2.543 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.203      ;
; 2.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.147      ;
; 2.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.130     ; 1.146      ;
; 5.052 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 2.879      ;
; 5.718 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.155     ; 2.129      ;
; 5.813 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.117      ;
; 5.813 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 2.117      ;
; 5.942 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.071     ; 1.989      ;
; 6.069 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.861      ;
; 6.091 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.839      ;
; 6.110 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.820      ;
; 6.121 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.809      ;
; 6.122 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.808      ;
; 6.123 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.807      ;
; 6.124 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.806      ;
; 6.125 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.805      ;
; 6.126 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.804      ;
; 6.126 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.804      ;
; 6.129 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.801      ;
; 6.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.636      ;
; 6.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.634      ;
; 6.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.634      ;
; 6.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.633      ;
; 6.298 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.632      ;
; 6.299 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.631      ;
; 6.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.629      ;
; 6.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.629      ;
; 6.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.628      ;
; 6.430 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.500      ;
; 6.431 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.499      ;
; 6.432 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.498      ;
; 6.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.497      ;
; 6.436 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.494      ;
; 6.438 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.492      ;
; 6.439 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.491      ;
; 6.507 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.339      ;
; 6.511 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.335      ;
; 6.581 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.349      ;
; 6.616 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.314      ;
; 6.616 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.314      ;
; 6.630 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.300      ;
; 6.659 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.187      ;
; 6.668 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.178      ;
; 6.669 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.261      ;
; 6.671 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.259      ;
; 6.673 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.173      ;
; 6.674 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.172      ;
; 6.678 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.168      ;
; 6.679 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.167      ;
; 6.686 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.160      ;
; 6.688 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.242      ;
; 6.691 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.239      ;
; 6.694 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.152      ;
; 6.695 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.151      ;
; 6.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.149      ;
; 6.697 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.149      ;
; 6.698 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.148      ;
; 6.706 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.140      ;
; 6.732 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.114      ;
; 6.733 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.113      ;
; 6.743 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.103      ;
; 6.747 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.099      ;
; 6.753 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.093      ;
; 6.755 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.091      ;
; 6.755 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.091      ;
; 6.756 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.090      ;
; 6.757 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.089      ;
; 6.758 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.088      ;
; 6.771 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.075      ;
; 6.771 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.075      ;
; 6.778 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 1.068      ;
; 6.780 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.150      ;
; 6.781 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.149      ;
; 6.782 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.148      ;
; 6.782 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.148      ;
; 6.786 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.144      ;
; 6.786 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.144      ;
; 6.787 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.143      ;
; 6.789 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.141      ;
; 6.807 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.123      ;
; 6.844 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.086      ;
; 6.845 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.085      ;
; 6.857 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.156     ; 0.989      ;
; 6.870 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.060      ;
; 6.871 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.059      ;
; 6.872 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.058      ;
; 6.880 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.072     ; 1.050      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.107 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.822      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.123 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.806      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.150 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.779      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.162 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.768      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.263 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.667      ;
; 14.287 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.056     ; 5.659      ;
; 14.287 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.056     ; 5.659      ;
; 14.287 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.056     ; 5.659      ;
; 14.287 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.056     ; 5.659      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.331 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.598      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.346 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.583      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.385 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 5.545      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.422 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.507      ;
; 14.431 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.498      ;
; 14.431 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.498      ;
; 14.431 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.498      ;
; 14.431 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.498      ;
; 14.431 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.498      ;
; 14.431 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 5.498      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.382 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|game_over                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.645 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|apple_y[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.651 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|apple_y[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.696 ; vga_pic:vga_pic_inst|rand_y[10]                        ; vga_pic:vga_pic_inst|rand_y[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.699 ; vga_pic:vga_pic_inst|rand_y[11]                        ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; vga_pic:vga_pic_inst|rand_x[11]                        ; vga_pic:vga_pic_inst|rand_x[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.703 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|apple_y[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.972      ;
; 0.707 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|rand_y[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|rand_x[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|rand_y[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|rand_y[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|rand_x[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|rand_y[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.717 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|rand_x[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|rand_x[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|rand_x[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.727 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.997      ;
; 0.727 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|pix_data[10]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.014      ;
; 0.731 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.733 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[1]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.740 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.798 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|apple_y[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.067      ;
; 0.815 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|apple_x[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.086      ;
; 0.819 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|apple_x[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.090      ;
; 0.819 ; vga_pic:vga_pic_inst|rand_y[1]                         ; vga_pic:vga_pic_inst|apple_y[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.088      ;
; 0.821 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|apple_y[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.090      ;
; 0.825 ; vga_pic:vga_pic_inst|rand_y[5]                         ; vga_pic:vga_pic_inst|apple_y[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.094      ;
; 0.831 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|apple_x[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.102      ;
; 0.837 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|apple_x[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.108      ;
; 0.838 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|apple_x[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.109      ;
; 0.838 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|apple_y[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.107      ;
; 0.859 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.865 ; vga_pic:vga_pic_inst|rand_y[5]                         ; vga_pic:vga_pic_inst|rand_y[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.133      ;
; 0.871 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.138      ;
; 0.872 ; vga_pic:vga_pic_inst|rand_x[10]                        ; vga_pic:vga_pic_inst|rand_x[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.140      ;
; 0.873 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.875 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.918 ; vga_pic:vga_pic_inst|rand_y[1]                         ; vga_pic:vga_pic_inst|rand_y[1]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.186      ;
; 0.960 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|apple_x[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.231      ;
; 0.971 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|apple_x[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.242      ;
; 0.974 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|apple_x[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.245      ;
; 0.985 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.251      ;
; 0.987 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
; 0.992 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|apple_x[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.263      ;
; 1.011 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.281      ;
; 1.018 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.284      ;
; 1.020 ; vga_pic:vga_pic_inst|rand_y[10]                        ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|rand_y[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|rand_x[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.034 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|rand_x[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.035 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|rand_x[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.305      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.038 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|rand_y[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|rand_y[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.038 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.039 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|rand_x[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|rand_x[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|rand_x[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|rand_y[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.457 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.457 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.724      ;
; 0.469 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.511 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.888      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.955      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.955      ;
; 0.578 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.955      ;
; 0.580 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.957      ;
; 0.581 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.958      ;
; 0.595 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.972      ;
; 0.596 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.973      ;
; 0.596 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.973      ;
; 0.597 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.974      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.975      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.975      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.975      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.976      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.976      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.604 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.981      ;
; 0.607 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.984      ;
; 0.607 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.985      ;
; 0.608 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.985      ;
; 0.608 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.986      ;
; 0.612 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.989      ;
; 0.613 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.990      ;
; 0.618 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.995      ;
; 0.619 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.996      ;
; 0.619 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 0.996      ;
; 0.659 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.926      ;
; 0.668 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.936      ;
; 0.679 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.946      ;
; 0.683 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.060      ;
; 0.684 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.061      ;
; 0.688 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.691 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.713 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.732 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.753 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.130      ;
; 0.762 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.162      ; 1.139      ;
; 0.782 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.049      ;
; 0.802 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.069      ;
; 0.805 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.072      ;
; 0.808 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.075      ;
; 0.848 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.115      ;
; 0.870 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.137      ;
; 0.939 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.206      ;
; 1.080 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.347      ;
; 1.081 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.348      ;
; 1.083 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.350      ;
; 1.087 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.354      ;
; 1.087 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.354      ;
; 1.089 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.356      ;
; 1.090 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.357      ;
; 1.216 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.483      ;
; 1.217 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.484      ;
; 1.217 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.484      ;
; 1.219 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.486      ;
; 1.220 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.487      ;
; 1.221 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.488      ;
; 1.224 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.491      ;
; 1.238 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.505      ;
; 1.238 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.505      ;
; 1.305 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.572      ;
; 1.306 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.573      ;
; 1.306 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.573      ;
; 1.307 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.574      ;
; 1.308 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.575      ;
; 1.309 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.576      ;
; 1.309 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.576      ;
; 1.311 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.578      ;
; 1.330 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.597      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.456 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.724      ;
; 0.463 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter3|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.463 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter1|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.731      ;
; 0.465 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter2|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.733      ;
; 0.466 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.733      ;
; 0.690 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; clk_1:clk_1_inst|cnt[9]                                          ; clk_1:clk_1_inst|cnt[9]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; clk_1:clk_1_inst|cnt[7]                                          ; clk_1:clk_1_inst|cnt[7]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; clk_1:clk_1_inst|cnt[23]                                         ; clk_1:clk_1_inst|cnt[23]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; clk_1:clk_1_inst|cnt[8]                                          ; clk_1:clk_1_inst|cnt[8]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; clk_1:clk_1_inst|cnt[10]                                         ; clk_1:clk_1_inst|cnt[10]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; clk_1:clk_1_inst|cnt[6]                                          ; clk_1:clk_1_inst|cnt[6]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.967      ;
; 0.704 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; clk_1:clk_1_inst|cnt[15]                                         ; clk_1:clk_1_inst|cnt[15]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; clk_1:clk_1_inst|cnt[17]                                         ; clk_1:clk_1_inst|cnt[17]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.979      ;
; 0.721 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.989      ;
; 0.721 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.989      ;
; 0.723 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.991      ;
; 0.724 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.991      ;
; 0.852 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.119      ;
; 1.012 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; clk_1:clk_1_inst|cnt[9]                                          ; clk_1:clk_1_inst|cnt[10]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.280      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_1:clk_1_inst|flag'                                                                                                                                ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.459 ; vga_pic:vga_pic_inst|snake_x[11]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 0.744      ;
; 0.469 ; vga_pic:vga_pic_inst|snake_y[11]              ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.737      ;
; 0.600 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.295      ;
; 0.603 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.298      ;
; 0.611 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.298      ;
; 0.627 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.314      ;
; 0.640 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.335      ;
; 0.689 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 0.974      ;
; 0.695 ; vga_pic:vga_pic_inst|snake_y[10]              ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 0.980      ;
; 0.699 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 0.984      ;
; 0.701 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.396      ;
; 0.707 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.396      ;
; 0.712 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.980      ;
; 0.721 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 1.006      ;
; 0.722 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.417      ;
; 0.728 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.996      ;
; 0.729 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.997      ;
; 0.729 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.000      ;
; 0.732 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.000      ;
; 0.733 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.420      ;
; 0.734 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[1]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.002      ;
; 0.736 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.423      ;
; 0.736 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.423      ;
; 0.737 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.432      ;
; 0.756 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[1]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.024      ;
; 0.767 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.454      ;
; 0.831 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.518      ;
; 0.831 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.518      ;
; 0.843 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.538      ;
; 0.858 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.545      ;
; 0.861 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.556      ;
; 0.868 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.563      ;
; 0.870 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.565      ;
; 0.873 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.560      ;
; 0.874 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.561      ;
; 0.888 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.575      ;
; 0.889 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.576      ;
; 0.917 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.302      ; 1.444      ;
; 0.917 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[10] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.302      ; 1.444      ;
; 0.938 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.633      ;
; 0.992 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.687      ;
; 0.995 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.682      ;
; 0.996 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.683      ;
; 1.013 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.700      ;
; 1.021 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 1.306      ;
; 1.027 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.295      ;
; 1.033 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.301      ;
; 1.033 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.301      ;
; 1.036 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 1.321      ;
; 1.041 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 1.326      ;
; 1.042 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.314      ;
; 1.048 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.316      ;
; 1.049 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.317      ;
; 1.050 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.318      ;
; 1.051 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.319      ;
; 1.053 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.321      ;
; 1.053 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.321      ;
; 1.063 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.331      ;
; 1.064 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.332      ;
; 1.086 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.781      ;
; 1.088 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.500      ; 1.783      ;
; 1.089 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.776      ;
; 1.118 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.805      ;
; 1.119 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.806      ;
; 1.121 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.389      ;
; 1.128 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.396      ;
; 1.133 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.090      ; 1.418      ;
; 1.135 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.492      ; 1.822      ;
; 1.142 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.410      ;
; 1.147 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.417      ;
; 1.155 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.423      ;
; 1.166 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.434      ;
; 1.170 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.438      ;
; 1.171 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.439      ;
; 1.171 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.439      ;
; 1.172 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.440      ;
; 1.173 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.441      ;
; 1.175 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.443      ;
; 1.175 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.443      ;
; 1.185 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.453      ;
; 1.188 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.456      ;
; 1.189 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.073      ; 1.457      ;
; 1.199 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[9]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.289      ; 1.713      ;
; 1.199 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[10] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.289      ; 1.713      ;
; 1.199 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[11] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.289      ; 1.713      ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_1:clk_1_inst|flag'                                                                 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.217  ; 0.433        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; 0.217  ; 0.433        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; 0.217  ; 0.433        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.377  ; 0.561        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; 0.377  ; 0.561        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; 0.380  ; 0.564        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[1]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[2]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[3]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[4]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[5]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[6]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[7]|clk      ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[8]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[11]|clk     ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[1]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[2]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[3]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[4]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[5]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[6]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[8]|clk      ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[9]|clk      ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|outclk   ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[10]|clk     ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[11]|clk     ;
; 0.487  ; 0.487        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[9]|clk      ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[10]|clk     ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[7]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag|q                ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[10]|clk     ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[7]|clk      ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|outclk   ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[10]|clk     ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[11]|clk     ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[9]|clk      ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[1]|clk      ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.719 ; 3.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.832 ; 3.982        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.862 ; 4.017        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.863 ; 4.018        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.877 ; 4.061        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------+
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[0]                    ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[1]                    ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[2]                    ;
; 9.771 ; 9.987        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[3]                    ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|key_flag     ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|key_flag     ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|flag                                            ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag     ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|key_flag     ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[0]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[10]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[11]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[12]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[13]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[14]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[15]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[16]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[17]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[18]                                         ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[19]                                         ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 19.675 ; 19.891       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|game_over                             ;
; 19.675 ; 19.891       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                          ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2] ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2] ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1       ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2] ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1       ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_eaten                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[1]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[2]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[3]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[4]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[5]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[6]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[7]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[8]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[9]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[1]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[2]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[3]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[4]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[5]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[6]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[7]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[8]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[11]                          ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[10]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[11]                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[1]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[2]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[3]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[4]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[5]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[6]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[7]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[8]                             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[9]                             ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[3]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[0]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]     ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[0]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[1]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[3]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4]        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                           ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; 4.070 ; 4.403 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.951 ; 0.966 ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 0.720 ; 0.658 ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.918 ; 0.888 ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 1.157 ; 1.219 ; Rise       ; sys_clk                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; -2.337 ; -2.503 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.676  ; 0.501  ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 0.896  ; 0.796  ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.622  ; 0.481  ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 0.693  ; 0.526  ; Rise       ; sys_clk                                                  ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.326 ; 3.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.327 ; 3.295 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.345 ; 3.313 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.326 ; 3.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.317 ; 3.285 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.316 ; 3.287 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.297 ; 3.268 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.287 ; 3.258 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 2.968 ; 2.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.968 ; 2.935 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.967 ; 2.934 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.949 ; 2.916 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.939 ; 2.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.967 ; 2.934 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.948 ; 2.915 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.939 ; 2.906 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 2.941 ; 2.911 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 2.941 ; 2.911 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 2.940 ; 2.910 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 2.922 ; 2.892 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 2.912 ; 2.882 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 2.940 ; 2.910 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 2.921 ; 2.891 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 2.912 ; 2.882 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.824 ; -10.381       ;
; clk_1:clk_1_inst|flag                                    ; -0.650 ; -10.436       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.057  ; 0.000         ;
; sys_clk                                                  ; 17.256 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; sys_clk                                                  ; 0.197 ; 0.000         ;
; clk_1:clk_1_inst|flag                                    ; 0.201 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_1:clk_1_inst|flag                                    ; -1.000 ; -22.000       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.796  ; 0.000         ;
; sys_clk                                                  ; 9.434  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.773 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.824 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.541      ;
; -2.796 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.399     ; 2.324      ;
; -2.776 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.493      ;
; -2.760 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.475      ;
; -2.753 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.468      ;
; -2.740 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.455      ;
; -2.686 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.401      ;
; -2.658 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.375      ;
; -2.648 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.365      ;
; -2.636 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.545      ;
; -2.636 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.545      ;
; -2.630 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.394     ; 2.163      ;
; -2.624 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.341      ;
; -2.608 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.328      ;
; -2.608 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.328      ;
; -2.601 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.316      ;
; -2.592 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.309      ;
; -2.588 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.497      ;
; -2.588 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.497      ;
; -2.586 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.303      ;
; -2.572 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.479      ;
; -2.572 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.479      ;
; -2.565 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.280      ;
; -2.565 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.472      ;
; -2.565 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.472      ;
; -2.552 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.459      ;
; -2.552 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.459      ;
; -2.535 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.250      ;
; -2.498 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.405      ;
; -2.498 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.405      ;
; -2.497 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.210     ; 2.214      ;
; -2.470 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.379      ;
; -2.470 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.379      ;
; -2.460 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.369      ;
; -2.460 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.369      ;
; -2.448 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 2.163      ;
; -2.442 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.202     ; 2.167      ;
; -2.442 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.202     ; 2.167      ;
; -2.436 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.345      ;
; -2.436 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.345      ;
; -2.413 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.320      ;
; -2.413 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.320      ;
; -2.404 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.399     ; 1.932      ;
; -2.404 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.313      ;
; -2.404 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.313      ;
; -2.403 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.394     ; 1.936      ;
; -2.398 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.307      ;
; -2.398 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.307      ;
; -2.377 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.284      ;
; -2.377 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.284      ;
; -2.347 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.254      ;
; -2.347 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.254      ;
; -2.309 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.218      ;
; -2.309 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.018     ; 2.218      ;
; -2.285 ; vga_pic:vga_pic_inst|snake_y[7]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.406     ; 1.806      ;
; -2.260 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.167      ;
; -2.260 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 2.167      ;
; -2.216 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 1.936      ;
; -2.216 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 1.936      ;
; -2.215 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.202     ; 1.940      ;
; -2.215 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.202     ; 1.940      ;
; -2.129 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.394     ; 1.662      ;
; -2.080 ; vga_pic:vga_pic_inst|snake_y[3]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.788      ;
; -2.044 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.212     ; 1.759      ;
; -1.998 ; vga_pic:vga_pic_inst|snake_y[2]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.706      ;
; -1.941 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.202     ; 1.666      ;
; -1.941 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.202     ; 1.666      ;
; -1.940 ; vga_pic:vga_pic_inst|snake_y[6]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.648      ;
; -1.873 ; vga_pic:vga_pic_inst|snake_y[1]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.581      ;
; -1.856 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|game_over    ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 1.763      ;
; -1.856 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|pix_data[10] ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.020     ; 1.763      ;
; -1.821 ; vga_pic:vga_pic_inst|snake_y[5]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.529      ;
; -1.722 ; vga_pic:vga_pic_inst|snake_y[4]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.430      ;
; -1.687 ; vga_pic:vga_pic_inst|snake_x[9]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.401     ; 1.213      ;
; -1.594 ; vga_pic:vga_pic_inst|snake_x[5]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.304      ;
; -1.542 ; vga_pic:vga_pic_inst|snake_x[4]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.252      ;
; -1.532 ; vga_pic:vga_pic_inst|snake_x[2]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.242      ;
; -1.528 ; vga_pic:vga_pic_inst|snake_y[9]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.236      ;
; -1.497 ; vga_pic:vga_pic_inst|snake_y[8]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.205      ;
; -1.478 ; vga_pic:vga_pic_inst|snake_y[10] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.406     ; 0.999      ;
; -1.477 ; vga_pic:vga_pic_inst|snake_x[1]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.187      ;
; -1.474 ; vga_pic:vga_pic_inst|snake_x[3]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.184      ;
; -1.467 ; vga_pic:vga_pic_inst|snake_x[6]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.177      ;
; -1.448 ; vga_pic:vga_pic_inst|snake_x[7]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.158      ;
; -1.442 ; vga_pic:vga_pic_inst|snake_y[11] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.219     ; 1.150      ;
; -1.379 ; vga_pic:vga_pic_inst|snake_x[8]  ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 1.089      ;
; -1.371 ; vga_pic:vga_pic_inst|snake_x[11] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.401     ; 0.897      ;
; -1.299 ; vga_pic:vga_pic_inst|snake_x[10] ; vga_pic:vga_pic_inst|apple_eaten  ; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.401     ; 0.825      ;
; 34.291 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 5.674      ;
; 34.293 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.670      ;
; 34.340 ; vga_ctrl:vga_ctrl_inst|cnt_h[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.010     ; 5.637      ;
; 34.376 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.587      ;
; 34.394 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 5.571      ;
; 34.422 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 5.543      ;
; 34.434 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.529      ;
; 34.437 ; vga_ctrl:vga_ctrl_inst|cnt_v[10] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.526      ;
; 34.470 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.022     ; 5.495      ;
; 34.474 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.489      ;
; 34.485 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]  ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.478      ;
; 34.561 ; vga_ctrl:vga_ctrl_inst|cnt_v[11] ; vga_pic:vga_pic_inst|pix_data[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.024     ; 5.402      ;
+--------+----------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_1:clk_1_inst|flag'                                                                                                                                ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.650 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.600      ;
; -0.639 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.589      ;
; -0.635 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.585      ;
; -0.628 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.578      ;
; -0.626 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.576      ;
; -0.620 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.570      ;
; -0.612 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.562      ;
; -0.597 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.224     ; 1.360      ;
; -0.581 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.531      ;
; -0.572 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.522      ;
; -0.566 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.224     ; 1.329      ;
; -0.563 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.513      ;
; -0.559 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.689      ;
; -0.557 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.507      ;
; -0.554 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.504      ;
; -0.548 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.498      ;
; -0.545 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.495      ;
; -0.538 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.488      ;
; -0.532 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.482      ;
; -0.522 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.472      ;
; -0.519 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.469      ;
; -0.515 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.465      ;
; -0.514 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.464      ;
; -0.510 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.640      ;
; -0.509 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.459      ;
; -0.508 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.224     ; 1.271      ;
; -0.508 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.458      ;
; -0.508 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.458      ;
; -0.507 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.457      ;
; -0.502 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.452      ;
; -0.492 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.044     ; 1.435      ;
; -0.489 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.439      ;
; -0.488 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.438      ;
; -0.487 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.437      ;
; -0.485 ; vga_pic:vga_pic_inst|snake_y[10]              ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.224     ; 1.248      ;
; -0.485 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.615      ;
; -0.478 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.428      ;
; -0.470 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.420      ;
; -0.469 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.419      ;
; -0.467 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.594      ;
; -0.467 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.597      ;
; -0.463 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.413      ;
; -0.456 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.406      ;
; -0.454 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.404      ;
; -0.449 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.399      ;
; -0.447 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.577      ;
; -0.443 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.393      ;
; -0.440 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.570      ;
; -0.439 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.257      ;
; -0.427 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.557      ;
; -0.425 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.375      ;
; -0.422 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.240      ;
; -0.422 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.372      ;
; -0.419 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.546      ;
; -0.407 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.534      ;
; -0.396 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.346      ;
; -0.395 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.345      ;
; -0.394 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.344      ;
; -0.392 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.342      ;
; -0.390 ; direction_gen:direction_gen_inst|direction[2] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.208      ;
; -0.389 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.516      ;
; -0.389 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.339      ;
; -0.389 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.516      ;
; -0.381 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.331      ;
; -0.380 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.044     ; 1.323      ;
; -0.373 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.503      ;
; -0.372 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.502      ;
; -0.365 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.315      ;
; -0.364 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.314      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[4]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[5]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[6]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.363 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_x[8]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.181      ;
; -0.362 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.312      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[4]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[5]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[6]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.346 ; direction_gen:direction_gen_inst|direction[0] ; vga_pic:vga_pic_inst|snake_x[8]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.164      ;
; -0.343 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.293      ;
; -0.342 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.143      ; 1.472      ;
; -0.342 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.044     ; 1.285      ;
; -0.341 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.468      ;
; -0.336 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.286      ;
; -0.335 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.462      ;
; -0.333 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.283      ;
; -0.333 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.283      ;
; -0.329 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.044     ; 1.272      ;
; -0.325 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[3]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.143      ;
; -0.325 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; 0.140      ; 1.452      ;
; -0.325 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.275      ;
; -0.324 ; vga_pic:vga_pic_inst|snake_x[3]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 1.000        ; -0.037     ; 1.274      ;
; -0.319 ; direction_gen:direction_gen_inst|direction[2] ; vga_pic:vga_pic_inst|snake_x[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.137      ;
; -0.319 ; direction_gen:direction_gen_inst|direction[2] ; vga_pic:vga_pic_inst|snake_x[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 1.000        ; -0.159     ; 1.137      ;
+--------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.057 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.041     ; 0.651      ;
; 3.062 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.041     ; 0.646      ;
; 3.106 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.795      ;
; 3.117 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.784      ;
; 3.127 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.583      ;
; 3.132 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.039     ; 0.578      ;
; 3.209 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.500      ;
; 3.210 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.499      ;
; 3.214 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.495      ;
; 3.215 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.494      ;
; 3.264 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.041     ; 0.635      ;
; 3.275 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.041     ; 0.624      ;
; 3.372 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.528      ;
; 3.373 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.527      ;
; 3.383 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.517      ;
; 3.384 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; -0.040     ; 0.516      ;
; 6.650 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 1.301      ;
; 6.904 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 1.046      ;
; 6.904 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 1.046      ;
; 6.941 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.963      ;
; 7.034 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.916      ;
; 7.039 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.912      ;
; 7.040 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.910      ;
; 7.045 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.906      ;
; 7.069 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.882      ;
; 7.076 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.874      ;
; 7.078 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.872      ;
; 7.079 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.871      ;
; 7.081 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.869      ;
; 7.081 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.869      ;
; 7.082 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.868      ;
; 7.083 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.867      ;
; 7.137 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.814      ;
; 7.139 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.812      ;
; 7.139 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.812      ;
; 7.140 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.811      ;
; 7.141 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.810      ;
; 7.142 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.809      ;
; 7.144 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.807      ;
; 7.145 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.806      ;
; 7.145 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.806      ;
; 7.204 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.746      ;
; 7.205 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.745      ;
; 7.207 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.743      ;
; 7.207 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.743      ;
; 7.211 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.739      ;
; 7.213 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.737      ;
; 7.214 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.736      ;
; 7.283 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.621      ;
; 7.288 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.616      ;
; 7.321 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.630      ;
; 7.336 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.567      ;
; 7.336 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.614      ;
; 7.338 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.565      ;
; 7.338 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.612      ;
; 7.343 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.561      ;
; 7.343 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.561      ;
; 7.344 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.607      ;
; 7.345 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.559      ;
; 7.346 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.558      ;
; 7.349 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.601      ;
; 7.354 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.596      ;
; 7.356 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.548      ;
; 7.357 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.547      ;
; 7.360 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.544      ;
; 7.363 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.540      ;
; 7.364 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.540      ;
; 7.367 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.536      ;
; 7.368 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.535      ;
; 7.368 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.536      ;
; 7.369 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.534      ;
; 7.370 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.580      ;
; 7.370 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.580      ;
; 7.371 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.083     ; 0.533      ;
; 7.374 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.529      ;
; 7.376 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.527      ;
; 7.377 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.526      ;
; 7.378 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.525      ;
; 7.379 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.524      ;
; 7.380 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.523      ;
; 7.380 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.523      ;
; 7.393 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.510      ;
; 7.394 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.509      ;
; 7.394 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.509      ;
; 7.406 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.544      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.543      ;
; 7.407 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.544      ;
; 7.408 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.542      ;
; 7.408 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.542      ;
; 7.408 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.542      ;
; 7.411 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.036     ; 0.540      ;
; 7.424 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.526      ;
; 7.433 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.517      ;
; 7.440 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.510      ;
; 7.449 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.084     ; 0.454      ;
; 7.458 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.492      ;
; 7.459 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.491      ;
; 7.463 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.487      ;
; 7.469 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.037     ; 0.481      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.256 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.694      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.273 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.677      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.278 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.672      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.301 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.649      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.324 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.627      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.338 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.612      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.358 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.592      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 2.576      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 2.576      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 2.576      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag    ; direction_gen:direction_gen_inst|direction[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 2.576      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.381 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.569      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.402 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 2.548      ;
; 17.406 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.545      ;
; 17.406 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.545      ;
; 17.406 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.545      ;
; 17.406 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.545      ;
; 17.406 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.545      ;
; 17.406 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.545      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.178 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|game_over                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                       ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                        ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.275 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|apple_y[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.397      ;
; 0.278 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|apple_y[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.400      ;
; 0.290 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|apple_y[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.412      ;
; 0.299 ; vga_pic:vga_pic_inst|rand_y[10]                        ; vga_pic:vga_pic_inst|rand_y[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; vga_pic:vga_pic_inst|rand_y[11]                        ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; vga_pic:vga_pic_inst|rand_x[11]                        ; vga_pic:vga_pic_inst|rand_x[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|rand_y[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|rand_y[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|rand_x[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|rand_y[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|rand_y[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|rand_x[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|rand_x[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|rand_x[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|rand_x[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|pix_data[10]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.443      ;
; 0.317 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[1]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.335 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|apple_y[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.457      ;
; 0.338 ; vga_pic:vga_pic_inst|rand_y[1]                         ; vga_pic:vga_pic_inst|apple_y[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.460      ;
; 0.339 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|apple_x[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.341 ; vga_pic:vga_pic_inst|rand_y[5]                         ; vga_pic:vga_pic_inst|apple_y[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.463      ;
; 0.347 ; vga_pic:vga_pic_inst|rand_x[8]                         ; vga_pic:vga_pic_inst|apple_x[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.468      ;
; 0.347 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|apple_y[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.469      ;
; 0.348 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|apple_y[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.470      ;
; 0.350 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|apple_x[7]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.350 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|apple_x[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.354 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|apple_x[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.366 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.368 ; vga_pic:vga_pic_inst|rand_x[10]                        ; vga_pic:vga_pic_inst|rand_x[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.369 ; vga_pic:vga_pic_inst|rand_y[5]                         ; vga_pic:vga_pic_inst|rand_y[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.377 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.384 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.505      ;
; 0.384 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2   ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.505      ;
; 0.394 ; vga_pic:vga_pic_inst|rand_y[1]                         ; vga_pic:vga_pic_inst|rand_y[1]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.414 ; vga_pic:vga_pic_inst|rand_x[9]                         ; vga_pic:vga_pic_inst|apple_x[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.415 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|apple_x[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.536      ;
; 0.424 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.545      ;
; 0.426 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|apple_x[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.547      ;
; 0.438 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|apple_x[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.559      ;
; 0.443 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.448 ; vga_pic:vga_pic_inst|rand_y[10]                        ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.455 ; vga_pic:vga_pic_inst|rand_x[3]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; vga_pic:vga_pic_inst|rand_y[4]                         ; vga_pic:vga_pic_inst|rand_y[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; vga_pic:vga_pic_inst|rand_y[2]                         ; vga_pic:vga_pic_inst|rand_y[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; vga_pic:vga_pic_inst|rand_y[7]                         ; vga_pic:vga_pic_inst|rand_y[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; vga_pic:vga_pic_inst|rand_y[3]                         ; vga_pic:vga_pic_inst|rand_y[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; vga_pic:vga_pic_inst|rand_x[6]                         ; vga_pic:vga_pic_inst|rand_x[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_pic:vga_pic_inst|rand_y[8]                         ; vga_pic:vga_pic_inst|rand_y[9]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; vga_pic:vga_pic_inst|rand_x[4]                         ; vga_pic:vga_pic_inst|rand_x[5]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga_pic:vga_pic_inst|game_over                         ; vga_pic:vga_pic_inst|pix_data[11]                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.389      ;
; 0.460 ; vga_pic:vga_pic_inst|rand_x[5]                         ; vga_pic:vga_pic_inst|rand_x[6]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3] ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                        ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.464 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[10]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[2]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                       ; vga_ctrl:vga_ctrl_inst|cnt_h[11]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; vga_pic:vga_pic_inst|rand_x[1]                         ; vga_pic:vga_pic_inst|rand_x[3]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[10]                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; vga_pic:vga_pic_inst|rand_y[9]                         ; vga_pic:vga_pic_inst|rand_y[11]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vga_pic:vga_pic_inst|rand_x[2]                         ; vga_pic:vga_pic_inst|rand_x[4]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vga_pic:vga_pic_inst|rand_y[6]                         ; vga_pic:vga_pic_inst|rand_y[7]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; vga_pic:vga_pic_inst|rand_x[7]                         ; vga_pic:vga_pic_inst|rand_x[8]                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
+-------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.382      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.222 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.414      ;
; 0.222 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.414      ;
; 0.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.414      ;
; 0.223 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.415      ;
; 0.224 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.416      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.424      ;
; 0.232 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.424      ;
; 0.233 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.425      ;
; 0.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.426      ;
; 0.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.425      ;
; 0.234 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.426      ;
; 0.235 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.426      ;
; 0.236 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.428      ;
; 0.236 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.427      ;
; 0.236 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.428      ;
; 0.240 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.432      ;
; 0.241 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.433      ;
; 0.242 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.433      ;
; 0.243 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.434      ;
; 0.244 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.436      ;
; 0.244 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.436      ;
; 0.245 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.437      ;
; 0.245 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.436      ;
; 0.245 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.436      ;
; 0.252 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.449      ;
; 0.257 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.261 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.453      ;
; 0.290 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.410      ;
; 0.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.301 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.496      ;
; 0.305 ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]            ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.497      ;
; 0.315 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.348 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.352 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.473      ;
; 0.356 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.359 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.480      ;
; 0.368 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.489      ;
; 0.373 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4] ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.494      ;
; 0.402 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.523      ;
; 0.484 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.605      ;
; 0.485 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.487 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.608      ;
; 0.490 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.611      ;
; 0.490 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.611      ;
; 0.492 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.613      ;
; 0.492 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.613      ;
; 0.548 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.669      ;
; 0.548 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.669      ;
; 0.549 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.670      ;
; 0.550 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.671      ;
; 0.551 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.672      ;
; 0.552 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.673      ;
; 0.553 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.674      ;
; 0.553 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.674      ;
; 0.554 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.675      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.721      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.722      ;
; 0.601 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.722      ;
; 0.602 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]         ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.724      ;
+-------+---------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.197 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.205 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter3|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter1|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter2|key_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; clk_1:clk_1_inst|cnt[7]                                          ; clk_1:clk_1_inst|cnt[7]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; clk_1:clk_1_inst|cnt[9]                                          ; clk_1:clk_1_inst|cnt[9]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; clk_1:clk_1_inst|cnt[10]                                         ; clk_1:clk_1_inst|cnt[10]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; clk_1:clk_1_inst|cnt[8]                                          ; clk_1:clk_1_inst|cnt[8]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; clk_1:clk_1_inst|cnt[23]                                         ; clk_1:clk_1_inst|cnt[23]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; clk_1:clk_1_inst|cnt[6]                                          ; clk_1:clk_1_inst|cnt[6]                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; clk_1:clk_1_inst|cnt[15]                                         ; clk_1:clk_1_inst|cnt[15]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clk_1:clk_1_inst|cnt[17]                                         ; clk_1:clk_1_inst|cnt[17]                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.432      ;
; 0.365 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.486      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[7]  ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
; 0.445 ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.566      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_1:clk_1_inst|flag'                                                                                                                                ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.201 ; vga_pic:vga_pic_inst|snake_x[11]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.329      ;
; 0.204 ; vga_pic:vga_pic_inst|snake_y[11]              ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.325      ;
; 0.276 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.584      ;
; 0.277 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.585      ;
; 0.281 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.586      ;
; 0.284 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.589      ;
; 0.292 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.600      ;
; 0.297 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.425      ;
; 0.300 ; vga_pic:vga_pic_inst|snake_y[10]              ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.428      ;
; 0.303 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.428      ;
; 0.315 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.443      ;
; 0.316 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[1]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.439      ;
; 0.328 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[1]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.449      ;
; 0.330 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.638      ;
; 0.332 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.640      ;
; 0.333 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.638      ;
; 0.336 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.641      ;
; 0.336 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.641      ;
; 0.345 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.653      ;
; 0.347 ; vga_pic:vga_pic_inst|snake_x[8]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.652      ;
; 0.360 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.665      ;
; 0.368 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[7]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.129      ; 0.611      ;
; 0.368 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[10] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.129      ; 0.611      ;
; 0.399 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.704      ;
; 0.399 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.704      ;
; 0.402 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.707      ;
; 0.408 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.716      ;
; 0.410 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.718      ;
; 0.411 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.719      ;
; 0.421 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.729      ;
; 0.423 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.728      ;
; 0.423 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.728      ;
; 0.426 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.731      ;
; 0.426 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.731      ;
; 0.453 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vga_pic:vga_pic_inst|snake_x[7]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.575      ;
; 0.461 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.769      ;
; 0.462 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.590      ;
; 0.463 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vga_pic:vga_pic_inst|snake_x[10]              ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.591      ;
; 0.465 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; vga_pic:vga_pic_inst|snake_x[9]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.593      ;
; 0.466 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[3]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vga_pic:vga_pic_inst|snake_y[9]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.588      ;
; 0.475 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[2]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.785      ;
; 0.478 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.599      ;
; 0.478 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.783      ;
; 0.489 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.794      ;
; 0.492 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.797      ;
; 0.506 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[9]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.124      ; 0.744      ;
; 0.506 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[10] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.124      ; 0.744      ;
; 0.506 ; direction_gen:direction_gen_inst|direction[3] ; vga_pic:vga_pic_inst|snake_x[11] ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; 0.124      ; 0.744      ;
; 0.512 ; vga_pic:vga_pic_inst|snake_y[7]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.044      ; 0.640      ;
; 0.516 ; vga_pic:vga_pic_inst|snake_y[4]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; vga_pic:vga_pic_inst|snake_x[6]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; vga_pic:vga_pic_inst|snake_y[8]               ; vga_pic:vga_pic_inst|snake_y[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.641      ;
; 0.527 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; vga_pic:vga_pic_inst|snake_y[6]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; vga_pic:vga_pic_inst|snake_y[3]               ; vga_pic:vga_pic_inst|snake_y[6]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.653      ;
; 0.539 ; vga_pic:vga_pic_inst|snake_y[2]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.847      ;
; 0.540 ; vga_pic:vga_pic_inst|snake_y[1]               ; vga_pic:vga_pic_inst|snake_y[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.224      ; 0.848      ;
; 0.541 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[7]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; vga_pic:vga_pic_inst|snake_x[5]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[10] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.846      ;
; 0.541 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[4]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.663      ;
; 0.544 ; vga_pic:vga_pic_inst|snake_x[4]               ; vga_pic:vga_pic_inst|snake_x[8]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.665      ;
; 0.544 ; vga_pic:vga_pic_inst|snake_x[2]               ; vga_pic:vga_pic_inst|snake_x[11] ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.221      ; 0.849      ;
; 0.544 ; vga_pic:vga_pic_inst|snake_x[1]               ; vga_pic:vga_pic_inst|snake_x[5]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.665      ;
; 0.545 ; vga_pic:vga_pic_inst|snake_y[5]               ; vga_pic:vga_pic_inst|snake_y[9]  ; clk_1:clk_1_inst|flag ; clk_1:clk_1_inst|flag ; 0.000        ; 0.037      ; 0.666      ;
; 0.555 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[1]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; -0.058     ; 0.611      ;
; 0.555 ; direction_gen:direction_gen_inst|direction[1] ; vga_pic:vga_pic_inst|snake_y[2]  ; sys_clk               ; clk_1:clk_1_inst|flag ; 0.000        ; -0.058     ; 0.611      ;
+-------+-----------------------------------------------+----------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_1:clk_1_inst|flag'                                                                 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[3]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[1]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[2]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[4]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[5]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[6]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[7]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[8]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[11] ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[1]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[2]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[3]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[4]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[5]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[6]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[8]  ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[9]  ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[10] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[11] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_x[9]  ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[10] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic:vga_pic_inst|snake_y[7]  ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[10]|clk     ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[7]|clk      ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[10]|clk     ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[11]|clk     ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[9]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[1]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[2]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[3]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[4]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[5]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[6]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[7]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[8]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[11]|clk     ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[1]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[2]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[3]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[4]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[5]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[6]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[8]|clk      ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_y[9]|clk      ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|inclk[0] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag|q                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|inclk[0] ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; clk_1_inst|flag~clkctrl|outclk   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[3]|clk      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[1]|clk      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[2]|clk      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[4]|clk      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[5]|clk      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; clk_1:clk_1_inst|flag ; Rise       ; vga_pic_inst|snake_x[6]|clk      ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.796 ; 3.980        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.797 ; 3.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                                                                                   ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                                                                                   ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                                                                                   ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|data_rise_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|data_rise_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|data_rise_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[2]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[0]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[1]                                                                                           ;
; 3.800 ; 4.016        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[2]                                                                                           ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.829 ; 3.979        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.830 ; 3.980        ; 0.150          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
; 3.864 ; 4.019        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI ;
; 3.864 ; 4.019        ; 0.155          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+------------------------------------------------------------------+
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[0]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[10]                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[11]                                         ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[1]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[2]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[3]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[4]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[5]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[6]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[7]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[8]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[9]                                          ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[0]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[1]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[2]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[3]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[4]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[5]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[6]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[7]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[8]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[9]  ;
; 9.434 ; 9.618        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|key_flag     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[12]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[13]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[14]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[15]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[16]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[17]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[18]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[19]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[20]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[21]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[22]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[23]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|cnt[24]                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; clk_1:clk_1_inst|flag                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[0]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[10] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[11] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[12] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[13] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[14] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[15] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[16] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[17] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[18] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[19] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[1]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[2]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[3]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[4]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[5]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[6]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[7]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[8]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|cnt_20ms[9]  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter0|key_flag     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[10] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[11] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[12] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[13] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[14] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[15] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[16] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[17] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[18] ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter2|cnt_20ms[19] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[0]                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[1]                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[2]                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|direction[3]                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[0]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[10] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[11] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[12] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[13] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[14] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[15] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[16] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[17] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[18] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[19] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[1]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[2]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[3]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[4]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[5]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[6]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[7]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[8]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|cnt_20ms[9]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter1|key_flag     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[0]  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[10] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[11] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[12] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[13] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[14] ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; direction_gen:direction_gen_inst|key_filter:filter3|cnt_20ms[15] ;
+-------+--------------+----------------+-----------------+---------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------+
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|game_over                             ;
; 19.773 ; 19.957       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                          ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                            ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                            ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                            ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[0]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[1]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[2]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[3]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|cnt[4]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[1]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[6]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[8]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[9]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[3]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[0]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[0]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[1]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[2]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[3]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|cnt[4]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[0]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[6]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[7]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[8]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[9]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[3]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[2]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[0]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[1]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[2]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[3]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|cnt[4]        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[1]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[7]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[8]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[9]   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[3]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[10]                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[11]                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[1]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[2]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[3]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[4]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[5]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[6]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[7]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[8]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_x[9]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[1]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[2]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[3]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[4]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[5]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[6]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[7]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|apple_y[8]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[11]                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[10]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[11]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[1]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[2]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[3]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[4]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[5]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[6]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[7]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[8]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_x[9]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[10]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[11]                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[1]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[2]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[3]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[4]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[5]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[6]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[7]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[8]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rand_y[9]                             ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                            ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; 2.271 ; 2.499 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.308 ; 0.718 ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 0.183 ; 0.603 ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.315 ; 0.697 ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 0.445 ; 0.822 ; Rise       ; sys_clk                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; -1.362 ; -1.634 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.396  ; 0.043  ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 0.515  ; 0.152  ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.362  ; 0.017  ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 0.401  ; 0.045  ; Rise       ; sys_clk                                                  ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.735 ; 1.780 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.735 ; 1.780 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.734 ; 1.779 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.715 ; 1.760 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.705 ; 1.750 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.754 ; 1.802 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.754 ; 1.802 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.734 ; 1.782 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.735 ; 1.783 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.753 ; 1.801 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.734 ; 1.782 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.725 ; 1.773 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.528 ; 1.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -7.374  ; 0.178 ; N/A      ; N/A     ; -1.487              ;
;  clk_1:clk_1_inst|flag                                    ; -2.992  ; 0.201 ; N/A      ; N/A     ; -1.487              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.374  ; 0.178 ; N/A      ; N/A     ; 19.675              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.735   ; 0.186 ; N/A      ; N/A     ; 3.719               ;
;  sys_clk                                                  ; 13.744  ; 0.197 ; N/A      ; N/A     ; 9.434               ;
; Design-wide TNS                                           ; -82.335 ; 0.0   ; 0.0      ; 0.0     ; -32.714             ;
;  clk_1:clk_1_inst|flag                                    ; -55.027 ; 0.000 ; N/A      ; N/A     ; -32.714             ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -27.308 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; 4.608 ; 4.774 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.951 ; 1.002 ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 0.720 ; 0.690 ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.918 ; 0.912 ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 1.190 ; 1.251 ; Rise       ; sys_clk                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+
; sys_rst_n ; sys_clk    ; -1.362 ; -1.634 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; key1      ; sys_clk    ; 0.776  ; 0.631  ; Rise       ; sys_clk                                                  ;
; key2      ; sys_clk    ; 1.021  ; 0.929  ; Rise       ; sys_clk                                                  ;
; key3      ; sys_clk    ; 0.716  ; 0.600  ; Rise       ; sys_clk                                                  ;
; key4      ; sys_clk    ; 0.794  ; 0.659  ; Rise       ; sys_clk                                                  ;
+-----------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.635 ; 3.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.634 ; 3.624 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.616 ; 3.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.606 ; 3.596 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 3.606 ; 3.595 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 3.587 ; 3.576 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 3.605 ; 3.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 3.586 ; 3.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 3.577 ; 3.566 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; tmds_clk_n      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.529 ; 1.573 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.528 ; 1.572 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.509 ; 1.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.499 ; 1.543 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_n      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_clk_p      ; sys_clk    ; 1.547 ; 1.594 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_n[*]  ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_n[2] ; sys_clk    ; 1.528 ; 1.575 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; tmds_data_p[*]  ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[0] ; sys_clk    ; 1.546 ; 1.593 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[1] ; sys_clk    ; 1.527 ; 1.574 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  tmds_data_p[2] ; sys_clk    ; 1.518 ; 1.565 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ddc_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ddc_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key4                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ddc_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ddc_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_p     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_1:clk_1_inst|flag                                    ; clk_1:clk_1_inst|flag                                    ; 264      ; 0        ; 0        ; 0        ;
; sys_clk                                                  ; clk_1:clk_1_inst|flag                                    ; 110      ; 0        ; 0        ; 0        ;
; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 550      ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 15844    ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
; sys_clk                                                  ; sys_clk                                                  ; 3347     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_1:clk_1_inst|flag                                    ; clk_1:clk_1_inst|flag                                    ; 264      ; 0        ; 0        ; 0        ;
; sys_clk                                                  ; clk_1:clk_1_inst|flag                                    ; 110      ; 0        ; 0        ; 0        ;
; clk_1:clk_1_inst|flag                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 550      ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 15844    ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 78       ; 0        ; 16       ; 0        ;
; sys_clk                                                  ; sys_clk                                                  ; 3347     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 330   ; 330  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jan 26 23:10:40 2022
Info: Command: quartus_sta snake_master -c snake_master
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'snake_master.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_1:clk_1_inst|flag clk_1:clk_1_inst|flag
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.374       -27.308 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.992       -55.027 clk_1:clk_1_inst|flag 
    Info (332119):     1.735         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.744         0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.433         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.492         0.000 sys_clk 
    Info (332119):     0.497         0.000 clk_1:clk_1_inst|flag 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -32.714 clk_1:clk_1_inst|flag 
    Info (332119):     3.721         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.783         0.000 sys_clk 
    Info (332119):    19.705         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.542       -24.362 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.687       -49.015 clk_1:clk_1_inst|flag 
    Info (332119):     1.880         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.107         0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.382         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.456         0.000 sys_clk 
    Info (332119):     0.459         0.000 clk_1:clk_1_inst|flag 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -32.714 clk_1:clk_1_inst|flag 
    Info (332119):     3.719         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.771         0.000 sys_clk 
    Info (332119):    19.675         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.824
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.824       -10.381 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.650       -10.436 clk_1:clk_1_inst|flag 
    Info (332119):     3.057         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    17.256         0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.197         0.000 sys_clk 
    Info (332119):     0.201         0.000 clk_1:clk_1_inst|flag 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -22.000 clk_1:clk_1_inst|flag 
    Info (332119):     3.796         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.434         0.000 sys_clk 
    Info (332119):    19.773         0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Wed Jan 26 23:10:43 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


