<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 15 02:06:15 2025

C:/lscc/diamond/3.12/ispfpga\bin\nt64\par -f win10_test_mipi_v2_impl1.p2t
win10_test_mipi_v2_impl1_map.ncd win10_test_mipi_v2_impl1.dir
win10_test_mipi_v2_impl1.prf -gui -msgset
C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/promote.xml


Preference file: win10_test_mipi_v2_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            1.013        0            0.021        0            12           Completed
* : Design saved.

Total (real) run time for 1-seed: 12 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;win10_test_mipi_v2_impl1_map.ncd&quot;
Tue Jul 15 02:06:15 2025


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/prj/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:SLVS_MIPI_LVCMOS_OUTPUT=0 win10_test_mipi_v2_impl1_map.ncd win10_test_mipi_v2_impl1.dir/5_1.ncd win10_test_mipi_v2_impl1.prf
Preference file: win10_test_mipi_v2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file win10_test_mipi_v2_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LIF-MD6000
Package:     CKFBGA80
Performance: 6
Loading device for application par from file &apos;sn5w6000.nph&apos; in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 41.1.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      27/39           69% used
                     27/37           72% bonded
   IOLOGIC           18/39           46% used

   SLICE           1162/2968         39% used

   GSR                1/1           100% used
   EBR               11/20           55% used
   PLL                1/1           100% used
   PLLREFCS           1/1           100% used
   MIPIDPHY           1/2            50% used
   ABPIO              6/20           30% used


Number of Signals: 2856
Number of Connections: 8087

Pin Constraint Summary:
   24 out of 27 pins locked (88% locked).

The following 3 signals are selected to use the primary clock routing resources:
    sys_clk_c (driver: pll_sys_clk_inst/PLLInst_0, clk/ce/sr load #: 337/0/0)
    rxhsbyteclk (driver: mipi_rx_inst/Inst_MIPIDPHYA, clk/ce/sr load #: 18/0/0)
    jtck[0] (driver: JTAG_TCK, clk/ce/sr load #: 263/0/0)


Signal key1_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
..........................
Placer score = 493370.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  486408
Finished Placer Phase 2.  REAL time: 6 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  GR_PCLK    : 0 out of 2 (0%)
  PLL        : 1 out of 1 (100%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 14 (0%)
  CLKDIV     : 0 out of 4 (0%)
  MIPIDPHY   : 1 out of 2 (50%)

Global Clocks:
  PRIMARY &quot;sys_clk_c&quot; from CLKOP on comp &quot;pll_sys_clk_inst/PLLInst_0&quot; on PLL site &quot;PLL&quot;, clk load = 337, ce load = 0, sr load = 0
  PRIMARY &quot;rxhsbyteclk&quot; from HSBYTECLKD on comp &quot;mipi_rx_inst/Inst_MIPIDPHYA&quot; on site &quot;MIPIDPHY0&quot;, clk load = 18, ce load = 0, sr load = 0
  PRIMARY &quot;jtck[0]&quot; from comp &quot;JTAG_TCK&quot; on CLK_PIN site &quot;K2 (PB47)&quot;, clk load = 263, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)

Edge Clocks:

  No edge clock selected.





_
I/O Usage Summary (final):
   27 out of 39 (69.2%) PIO sites used.
   27 out of 37 (73.0%) bonded PIO sites used.
   Number of PIO comps: 27; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 3 / 7 ( 42%)   | 2.5V       | -          | -          |
| 1        | 14 / 14 (100%) | 2.5V       | -          | -          |
| 2        | 10 / 16 ( 62%) | 2.5V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 6 secs 

Dumping design to file win10_test_mipi_v2_impl1.dir/5_1.ncd.

WARNING - par: CDONE is shared with comp &apos;sys_clk_div2&apos; on site &apos;J2&apos;. Ensure this pin is not driven low until after configuration.
0 connections routed; 8087 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 02:06:22 07/15/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 02:06:22 07/15/25

Start NBR section for initial routing at 02:06:22 07/15/25
Level 1, iteration 1
70(0.02%) conflicts; 6577(81.33%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.167ns/0.000ns; real time: 8 secs 
Level 2, iteration 1
25(0.01%) conflicts; 6515(80.56%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.105ns/0.000ns; real time: 8 secs 
Level 3, iteration 1
101(0.03%) conflicts; 4817(59.56%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 8 secs 
Level 4, iteration 1
213(0.07%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 02:06:24 07/15/25
Level 1, iteration 1
19(0.01%) conflicts; 241(2.98%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.027ns/0.000ns; real time: 9 secs 
Level 2, iteration 1
16(0.01%) conflicts; 240(2.97%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.027ns/0.000ns; real time: 9 secs 
Level 3, iteration 1
15(0.01%) conflicts; 228(2.82%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
76(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
29(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 4
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 5
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 6
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 7
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 9
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 9 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 10 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 02:06:25 07/15/25
Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;hold &gt;: 0.016ns/0.000ns; real time: 11 secs 
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.993ns/0.000ns; real time: 11 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 0.993ns/0.000ns; real time: 11 secs 

Start NBR section for re-routing at 02:06:26 07/15/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 1.013ns/0.000ns; real time: 11 secs 

Start NBR section for post-routing at 02:06:26 07/15/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 1.012ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 11 secs 
Total REAL time: 12 secs 
Completely routed.
End of route.  8087 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file win10_test_mipi_v2_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 1.013
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.021
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 11 secs 
Total REAL time to completion: 12 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
