--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
33 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! apath/InstrCounter_addsub0000<0>  LICE_X94Y54.AMUX  SLICE_X94Y54.A5  !
 ! apath/InstrCounter_addsub0000<1>  LICE_X94Y54.BMUX  SLICE_X94Y54.B5  !
 ! apath/InstrCounter_addsub0000<2>  LICE_X94Y54.CMUX  SLICE_X94Y54.C5  !
 ! apath/InstrCounter_addsub0000<3>  LICE_X94Y54.DMUX  SLICE_X94Y54.D5  !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X76Y51.B    SLICE_X76Y51.B1  !
 ! apath/InstrCounter_addsub0000<4>  LICE_X94Y55.AMUX  SLICE_X94Y55.A5  !
 ! apath/InstrCounter_addsub0000<5>  LICE_X94Y55.BMUX  SLICE_X94Y55.B5  !
 ! apath/InstrCounter_addsub0000<6>  LICE_X94Y55.CMUX  SLICE_X94Y55.C1  !
 ! apath/InstrCounter_addsub0000<7>  LICE_X94Y55.DMUX  SLICE_X94Y55.D5  !
 ! apath/InstrCounter_addsub0000<8>  LICE_X94Y56.AMUX  SLICE_X94Y56.A5  !
 ! apath/InstrCounter_addsub0000<9>  LICE_X94Y56.BMUX  SLICE_X94Y56.B5  !
 ! path/InstrCounter_addsub0000<10>  LICE_X94Y56.CMUX  SLICE_X94Y56.C5  !
 ! path/InstrCounter_addsub0000<11>  LICE_X94Y56.DMUX  SLICE_X94Y56.D5  !
 ! path/InstrCounter_addsub0000<12>  LICE_X94Y57.AMUX  SLICE_X94Y57.A3  !
 ! path/InstrCounter_addsub0000<13>  LICE_X94Y57.BMUX  SLICE_X94Y57.B5  !
 ! path/InstrCounter_addsub0000<14>  LICE_X94Y57.CMUX  SLICE_X94Y57.C1  !
 ! path/InstrCounter_addsub0000<15>  LICE_X94Y57.DMUX  SLICE_X94Y57.D5  !
 ! path/InstrCounter_addsub0000<16>  LICE_X94Y58.AMUX  SLICE_X94Y58.A5  !
 ! path/InstrCounter_addsub0000<17>  LICE_X94Y58.BMUX  SLICE_X94Y58.B5  !
 ! path/InstrCounter_addsub0000<18>  LICE_X94Y58.CMUX  SLICE_X94Y58.C1  !
 ! path/InstrCounter_addsub0000<19>  LICE_X94Y58.DMUX  SLICE_X94Y58.D5  !
 ! path/InstrCounter_addsub0000<20>  LICE_X94Y59.AMUX  SLICE_X94Y59.A5  !
 ! path/InstrCounter_addsub0000<21>  LICE_X94Y59.BMUX  SLICE_X94Y59.B5  !
 ! path/InstrCounter_addsub0000<22>  LICE_X94Y59.CMUX  SLICE_X94Y59.C1  !
 ! path/InstrCounter_addsub0000<23>  LICE_X94Y59.DMUX  SLICE_X94Y59.D5  !
 ! path/InstrCounter_addsub0000<24>  LICE_X94Y60.AMUX  SLICE_X94Y60.A5  !
 ! path/InstrCounter_addsub0000<25>  LICE_X94Y60.BMUX  SLICE_X94Y60.B5  !
 ! path/InstrCounter_addsub0000<26>  LICE_X94Y60.CMUX  SLICE_X94Y60.C5  !
 ! path/InstrCounter_addsub0000<27>  LICE_X94Y60.DMUX  SLICE_X94Y60.D5  !
 ! path/InstrCounter_addsub0000<28>  LICE_X94Y61.AMUX  SLICE_X94Y61.A5  !
 ! path/InstrCounter_addsub0000<29>  LICE_X94Y61.BMUX  SLICE_X94Y61.B5  !
 ! path/InstrCounter_addsub0000<30>  LICE_X94Y61.CMUX  SLICE_X94Y61.C5  !
 ! path/InstrCounter_addsub0000<31>  LICE_X94Y61.DMUX  SLICE_X94Y61.D3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.709ns.
--------------------------------------------------------------------------------
Slack:                  -0.109ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Error:      0.709ns delay exceeds   0.600ns timing constraint by 0.109ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y274.DATAIN                 0.709  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.703ns.
--------------------------------------------------------------------------------
Slack:                  -0.103ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Error:      0.703ns delay exceeds   0.600ns timing constraint by 0.103ns
From                              To                                Delay(ns)
SLICE_X0Y128.DQ                   IODELAY_X0Y244.DATAIN                 0.703  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y51.DQ                    IODELAY_X0Y102.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.371ns.
--------------------------------------------------------------------------------
Slack:                  0.229ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.371ns delay meets   0.600ns timing constraint by 0.229ns
From                              To                                Delay(ns)
SLICE_X0Y50.DQ                    IODELAY_X0Y100.DATAIN                 0.371  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.702ns.
--------------------------------------------------------------------------------
Slack:                  -0.102ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Error:      0.702ns delay exceeds   0.600ns timing constraint by 0.102ns
From                              To                                Delay(ns)
SLICE_X0Y31.DQ                    IODELAY_X0Y75.DATAIN                  0.702  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y29.DQ                    IODELAY_X0Y58.DATAIN                  0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>"         
MAXDELAY = 0.6 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.716ns.
--------------------------------------------------------------------------------
Slack:                  -0.116ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Error:      0.716ns delay exceeds   0.600ns timing constraint by 0.116ns
From                              To                                Delay(ns)
SLICE_X0Y48.DQ                    IODELAY_X0Y87.DATAIN                  0.716  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.SR                      0.803  
IODELAY_X0Y274.DATAOUT            ILOGIC_X0Y274.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.SR                      0.993  
IODELAY_X0Y244.DATAOUT            ILOGIC_X0Y244.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.993ns.
--------------------------------------------------------------------------------
Slack:                  -0.143ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Error:      0.993ns delay exceeds   0.850ns timing constraint by 0.143ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.993  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.SR                       0.803  
IODELAY_X0Y75.DATAOUT             ILOGIC_X0Y75.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.805  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/
gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.SR                       0.803  
IODELAY_X0Y87.DATAOUT             ILOGIC_X0Y87.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT1
  Logical resource: user_clk_pll/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT2
  Logical resource: user_clk_pll/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: clk0
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: user_clk_pll/CLKOUT3
  Logical resource: user_clk_pll/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.877ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.877ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.716   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (2.161ns logic, 0.716ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.709   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.870ns (2.161ns logic, 0.709ns route)
                                                         (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.703   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.864ns (2.161ns logic, 0.703ns route)
                                                         (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.702   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (2.161ns logic, 0.702ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (2.161ns logic, 0.529ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.371   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.338   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tidockd               0.352   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.532ns (2.161ns logic, 0.371ns route)
                                                         (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y102.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y51.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y102.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y102.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y102.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y102.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y100.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y50.DQ         Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_en_dqs_ff
    IODELAY_X0Y100.DATAIN  net (fanout=1)        0.342   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
    IODELAY_X0Y100.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y100.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y100.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.618ns (2.276ns logic, 0.342ns route)
                                                         (86.9% logic, 13.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y58.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y29.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y58.DATAIN net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y58.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y58.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y58.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.276ns logic, 0.487ns route)
                                                       (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y75.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_en_dqs_ff
    IODELAY_X0Y75.DATAIN net (fanout=1)        0.646   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
    IODELAY_X0Y75.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y75.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y75.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (2.276ns logic, 0.646ns route)
                                                       (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y244.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.923ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y128.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_en_dqs_ff
    IODELAY_X0Y244.DATAIN  net (fanout=1)        0.647   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
    IODELAY_X0Y244.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y244.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y244.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.923ns (2.276ns logic, 0.647ns route)
                                                         (77.9% logic, 22.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y274.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y131.DQ        Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y274.DATAIN  net (fanout=1)        0.653   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y274.DATAOUT Tioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y274.DDLY     net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y274.CLK      Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.929ns (2.276ns logic, 0.653ns route)
                                                         (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y87.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y48.DQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_en_dqs_ff
    IODELAY_X0Y87.DATAIN net (fanout=1)        0.658   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
    IODELAY_X0Y87.DATAOUTTioddo_DATAIN         1.728   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y87.DDLY    net (fanout=2)        0.000   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y87.CLK     Tiockdd     (-Th)    -0.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (2.276ns logic, 0.658ns route)
                                                       (77.6% logic, 22.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         2.4 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.086ns.
 Maximum delay is   2.067ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y253.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.983   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.098ns logic, 0.983ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y253.CE1    net (fanout=8)        0.983   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y253.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.057ns (1.074ns logic, 0.983ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y252.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.983   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (1.098ns logic, 0.983ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.245 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y252.CE1    net (fanout=8)        0.983   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y252.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.057ns (1.074ns logic, 0.983ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y251.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (1.098ns logic, 0.978ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.260 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y251.CE1    net (fanout=8)        0.978   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y251.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.074ns logic, 0.978ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y119.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y119.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y119.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y118.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.098ns logic, 0.969ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y118.CE1    net (fanout=8)        0.969   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y118.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.074ns logic, 0.969ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y249.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.932   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (1.098ns logic, 0.932ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      2.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.272 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y249.CE1    net (fanout=8)        0.932   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y249.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (1.074ns logic, 0.932ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y269.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.769ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.671   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (1.098ns logic, 0.671ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.745ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (0.260 - 0.311)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y274.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y269.CE1    net (fanout=8)        0.671   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y269.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (1.074ns logic, 0.671ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y112.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.902ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.804   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (1.098ns logic, 0.804ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.281 - 0.196)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y112.CE1    net (fanout=8)        0.804   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y112.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (1.074ns logic, 0.804ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y116.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLK    Tice1ck               0.581   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.098ns logic, 0.772ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          2.400ns
  Data Path Delay:      1.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y116.CE1    net (fanout=8)        0.772   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y116.CLKB   Tice1ck               0.557   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (1.074ns logic, 0.772ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         2.4 ns;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y86.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.206   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.737ns logic, 0.206ns route)
                                                       (78.2% logic, 21.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.969ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.303 - 0.281)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y87.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y86.CE1     net (fanout=8)        0.206   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<0>
    ILOGIC_X0Y86.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.763ns logic, 0.206ns route)
                                                       (78.7% logic, 21.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.737ns logic, 0.212ns route)
                                                       (77.7% logic, 22.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y74.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y75.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y74.CE1     net (fanout=8)        0.212   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y74.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.763ns logic, 0.212ns route)
                                                       (78.3% logic, 21.7% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.073ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.073ns (0.737ns logic, 0.336ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y109.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.072ns (0.279 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y109.CE1    net (fanout=8)        0.336   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y109.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.763ns logic, 0.336ns route)
                                                       (69.4% logic, 30.6% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.332   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.737ns logic, 0.332ns route)
                                                       (68.9% logic, 31.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y265.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y265.CE1    net (fanout=8)        0.332   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<6>
    ILOGIC_X0Y265.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.763ns logic, 0.332ns route)
                                                       (69.7% logic, 30.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.737ns logic, 0.314ns route)
                                                       (70.1% logic, 29.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y104.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.245 - 0.207)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y104.CE1    net (fanout=8)        0.314   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
    ILOGIC_X0Y104.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.763ns logic, 0.314ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLKB    Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.737ns logic, 0.346ns route)
                                                       (68.1% logic, 31.9% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y64.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y58.Q1      Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y64.CE1     net (fanout=8)        0.346   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y64.CLK     Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.763ns logic, 0.346ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y105.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.062ns (0.245 - 0.183)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y105.CE1    net (fanout=8)        0.348   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<3>
    ILOGIC_X0Y105.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y245.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y244.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y245.CE1    net (fanout=8)        0.324   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y245.CLKB   Tickce1     (-Th)    -0.261   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.737ns logic, 0.324ns route)
                                                       (69.5% logic, 30.5% route)
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y245.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.087ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.021ns (0.311 - 0.290)
  Source Clock:         mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y244.Q1     Tickq                 0.476   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y245.CE1    net (fanout=8)        0.324   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y245.CLK    Tickce1     (-Th)    -0.287   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/stg1_out_fall_sg1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.087ns (0.763ns logic, 0.324ns route)
                                                       (70.2% logic, 29.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7465500923746 paths analyzed, 8511 endpoints analyzed, 1241 failing endpoints
 1241 timing errors detected. (1240 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is  80.188ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_26_31 (SLICE_X83Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_26_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.414ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.330 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y90.DX      net (fanout=31)       0.609   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_26_31
                                                       CPU/the_datapath/the_regfile/the_registers_26_31
    -------------------------------------------------  ---------------------------
    Total                                     39.414ns (19.575ns logic, 19.839ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_26_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.640ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.330 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y90.DX      net (fanout=31)       0.609   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_26_31
                                                       CPU/the_datapath/the_regfile/the_registers_26_31
    -------------------------------------------------  ---------------------------
    Total                                     38.640ns (19.192ns logic, 19.448ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_26_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.583ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.330 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_26_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y90.DX      net (fanout=31)       0.609   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_26_31
                                                       CPU/the_datapath/the_regfile/the_registers_26_31
    -------------------------------------------------  ---------------------------
    Total                                     38.583ns (19.144ns logic, 19.439ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_27_31 (SLICE_X85Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_27_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.416ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.421ns (3.332 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_27_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X85Y90.DX      net (fanout=31)       0.611   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X85Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_regfile/the_registers_27_31
    -------------------------------------------------  ---------------------------
    Total                                     39.416ns (19.575ns logic, 19.841ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_27_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.642ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.421ns (3.332 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_27_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X85Y90.DX      net (fanout=31)       0.611   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X85Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_regfile/the_registers_27_31
    -------------------------------------------------  ---------------------------
    Total                                     38.642ns (19.192ns logic, 19.450ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_27_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.585ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.421ns (3.332 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_27_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X85Y90.DX      net (fanout=31)       0.611   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X85Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_27_31
                                                       CPU/the_datapath/the_regfile/the_registers_27_31
    -------------------------------------------------  ---------------------------
    Total                                     38.585ns (19.144ns logic, 19.441ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_16_31 (SLICE_X83Y89.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_16_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.412ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.330 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_16_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y89.DX      net (fanout=31)       0.607   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/the_regfile/the_registers_16_31
    -------------------------------------------------  ---------------------------
    Total                                     39.412ns (19.575ns logic, 19.837ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_16_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.638ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.330 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_16_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y89.DX      net (fanout=31)       0.607   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/the_regfile/the_registers_16_31
    -------------------------------------------------  ---------------------------
    Total                                     38.638ns (19.192ns logic, 19.446ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_16_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.581ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.423ns (3.330 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_16_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y89.DX      net (fanout=31)       0.607   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_16_31
                                                       CPU/the_datapath/the_regfile/the_registers_16_31
    -------------------------------------------------  ---------------------------
    Total                                     38.581ns (19.144ns logic, 19.437ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_10_31 (SLICE_X82Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_10_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.434ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (3.355 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_10_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X82Y90.DX      net (fanout=31)       0.629   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X82Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/the_regfile/the_registers_10_31
    -------------------------------------------------  ---------------------------
    Total                                     39.434ns (19.575ns logic, 19.859ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_10_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.660ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (3.355 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_10_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X82Y90.DX      net (fanout=31)       0.629   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X82Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/the_regfile/the_registers_10_31
    -------------------------------------------------  ---------------------------
    Total                                     38.660ns (19.192ns logic, 19.468ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_10_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.603ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (3.355 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_10_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X82Y90.DX      net (fanout=31)       0.629   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X82Y90.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_10_31
                                                       CPU/the_datapath/the_regfile/the_registers_10_31
    -------------------------------------------------  ---------------------------
    Total                                     38.603ns (19.144ns logic, 19.459ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_18_31 (SLICE_X83Y87.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.419ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.412ns (3.341 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y87.DX      net (fanout=31)       0.614   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y87.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     39.419ns (19.575ns logic, 19.844ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.645ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.412ns (3.341 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y87.DX      net (fanout=31)       0.614   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y87.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.645ns (19.192ns logic, 19.453ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_18_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.588ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.412ns (3.341 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_18_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y87.DX      net (fanout=31)       0.614   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y87.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_18_31
                                                       CPU/the_datapath/the_regfile/the_registers_18_31
    -------------------------------------------------  ---------------------------
    Total                                     38.588ns (19.144ns logic, 19.444ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_29_31 (SLICE_X79Y88.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.398ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.432ns (3.321 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y88.DX      net (fanout=31)       0.593   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y88.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     39.398ns (19.575ns logic, 19.823ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.624ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.432ns (3.321 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y88.DX      net (fanout=31)       0.593   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y88.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.624ns (19.192ns logic, 19.432ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_29_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.567ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.432ns (3.321 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_29_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y88.DX      net (fanout=31)       0.593   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y88.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_29_31
                                                       CPU/the_datapath/the_regfile/the_registers_29_31
    -------------------------------------------------  ---------------------------
    Total                                     38.567ns (19.144ns logic, 19.423ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_13_31 (SLICE_X82Y89.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.432ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (3.355 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X82Y89.DX      net (fanout=31)       0.627   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X82Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     39.432ns (19.575ns logic, 19.857ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.658ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (3.355 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X82Y89.DX      net (fanout=31)       0.627   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X82Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     38.658ns (19.192ns logic, 19.466ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_13_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.601ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.398ns (3.355 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_13_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X82Y89.DX      net (fanout=31)       0.627   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X82Y89.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_13_31
                                                       CPU/the_datapath/the_regfile/the_registers_13_31
    -------------------------------------------------  ---------------------------
    Total                                     38.601ns (19.144ns logic, 19.457ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_12_31 (SLICE_X84Y90.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.404ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.421ns (3.332 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X84Y90.DX      net (fanout=31)       0.606   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X84Y90.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     39.404ns (19.568ns logic, 19.836ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.630ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.421ns (3.332 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X84Y90.DX      net (fanout=31)       0.606   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X84Y90.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     38.630ns (19.185ns logic, 19.445ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_12_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.573ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.421ns (3.332 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_12_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X84Y90.DX      net (fanout=31)       0.606   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X84Y90.CLK     Tdick                -0.005   CPU/the_datapath/the_regfile/the_registers_12_31
                                                       CPU/the_datapath/the_regfile/the_registers_12_31
    -------------------------------------------------  ---------------------------
    Total                                     38.573ns (19.137ns logic, 19.436ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_14_31 (SLICE_X83Y88.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.402ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.417ns (3.336 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y88.DX      net (fanout=31)       0.597   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y88.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     39.402ns (19.575ns logic, 19.827ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.628ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.417ns (3.336 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y88.DX      net (fanout=31)       0.597   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y88.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     38.628ns (19.192ns logic, 19.436ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_14_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.571ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.417ns (3.336 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_14_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X83Y88.DX      net (fanout=31)       0.597   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X83Y88.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_14_31
                                                       CPU/the_datapath/the_regfile/the_registers_14_31
    -------------------------------------------------  ---------------------------
    Total                                     38.571ns (19.144ns logic, 19.427ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_regfile/the_registers_4_31 (SLICE_X79Y92.DX), 120259084524 paths
--------------------------------------------------------------------------------
Slack (setup path):     -30.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      39.391ns (Levels of Logic = 42)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.426ns (3.327 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y92.DX      net (fanout=31)       0.586   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y92.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     39.391ns (19.575ns logic, 19.816ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.617ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.426ns (3.327 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<4>
    SLICE_X94Y55.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<4>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y92.DX      net (fanout=31)       0.586   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y92.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     38.617ns (19.192ns logic, 19.425ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -29.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/the_regfile/the_registers_4_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      38.560ns (Levels of Logic = 41)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.426ns (3.327 - 3.753)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/the_regfile/the_registers_4_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B6      net (fanout=22)       0.459   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X95Y55.B       Tilo                  0.094   count_r<0>
                                                       CPU/the_datapath/CycleCounter_or00001
    SLICE_X94Y54.A3      net (fanout=71)       0.730   CPU/the_datapath/CycleCounter_or0000
    SLICE_X94Y54.AMUX    Topaa                 0.383   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.A5      net (fanout=1)        0.391   CPU/the_datapath/InstrCounter_addsub0000<0>
    SLICE_X94Y54.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<0>1
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<1>
    SLICE_X94Y54.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<1>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.C5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<2>
    SLICE_X94Y54.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<2>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y54.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<3>
    SLICE_X94Y54.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
                                                       CPU/the_datapath/InstrCounter<3>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<3>
    SLICE_X94Y55.BMUX    Tcinb                 0.335   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<5>
    SLICE_X94Y55.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<5>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<6>
    SLICE_X94Y55.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<6>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y55.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<7>
    SLICE_X94Y55.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
                                                       CPU/the_datapath/InstrCounter<7>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<7>
    SLICE_X94Y56.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.A5      net (fanout=2)        0.404   CPU/the_datapath/InstrCounter_addsub0000<8>
    SLICE_X94Y56.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<8>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<9>
    SLICE_X94Y56.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<9>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<10>
    SLICE_X94Y56.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<10>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y56.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<11>
    SLICE_X94Y56.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
                                                       CPU/the_datapath/InstrCounter<11>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<11>
    SLICE_X94Y57.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.A3      net (fanout=2)        0.469   CPU/the_datapath/InstrCounter_addsub0000<12>
    SLICE_X94Y57.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<12>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<13>
    SLICE_X94Y57.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<13>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.C1      net (fanout=2)        0.745   CPU/the_datapath/InstrCounter_addsub0000<14>
    SLICE_X94Y57.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<14>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y57.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<15>
    SLICE_X94Y57.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
                                                       CPU/the_datapath/InstrCounter<15>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<15>
    SLICE_X94Y58.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<16>
    SLICE_X94Y58.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<16>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<17>
    SLICE_X94Y58.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<17>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<18>
    SLICE_X94Y58.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<18>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y58.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<19>
    SLICE_X94Y58.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
                                                       CPU/the_datapath/InstrCounter<19>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<19>
    SLICE_X94Y59.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<20>
    SLICE_X94Y59.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<20>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.B5      net (fanout=2)        0.547   CPU/the_datapath/InstrCounter_addsub0000<21>
    SLICE_X94Y59.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<21>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.C1      net (fanout=2)        0.740   CPU/the_datapath/InstrCounter_addsub0000<22>
    SLICE_X94Y59.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<22>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y59.D5      net (fanout=2)        0.406   CPU/the_datapath/InstrCounter_addsub0000<23>
    SLICE_X94Y59.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
                                                       CPU/the_datapath/InstrCounter<23>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<23>
    SLICE_X94Y60.AMUX    Tcina                 0.271   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<24>
    SLICE_X94Y60.BMUX    Topab                 0.495   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<24>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.B5      net (fanout=2)        0.544   CPU/the_datapath/InstrCounter_addsub0000<25>
    SLICE_X94Y60.CMUX    Topbc                 0.673   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<25>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.C5      net (fanout=2)        0.540   CPU/the_datapath/InstrCounter_addsub0000<26>
    SLICE_X94Y60.DMUX    Topcd                 0.523   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<26>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y60.D5      net (fanout=2)        0.411   CPU/the_datapath/InstrCounter_addsub0000<27>
    SLICE_X94Y60.COUT    Topcyd                0.392   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
                                                       CPU/the_datapath/InstrCounter<27>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.CIN     net (fanout=1)        0.000   CPU/the_datapath/Madd_InstrCounter_addsub0000_cy<27>
    SLICE_X94Y61.AMUX    Tcina                 0.271   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.A5      net (fanout=2)        0.400   CPU/the_datapath/InstrCounter_addsub0000<28>
    SLICE_X94Y61.BMUX    Topab                 0.495   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<28>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.B5      net (fanout=2)        0.548   CPU/the_datapath/InstrCounter_addsub0000<29>
    SLICE_X94Y61.CMUX    Topbc                 0.673   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<29>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X94Y61.C5      net (fanout=2)        0.549   CPU/the_datapath/InstrCounter_addsub0000<30>
    SLICE_X94Y61.DMUX    Topcd                 0.523   CPU/the_datapath/InstrCounter_addsub0000<31>
                                                       CPU/the_datapath/InstrCounter<30>11
                                                       CPU/the_datapath/Madd_InstrCounter_addsub0000_xor<31>
    SLICE_X88Y74.A4      net (fanout=2)        1.358   CPU/the_datapath/InstrCounter_addsub0000<31>
    SLICE_X88Y74.AMUX    Tilo                  0.362   CPU/the_datapath/WriteData_Reg<28>53
                                                       CPU/the_datapath/WriteData_Reg<31>1191
                                                       CPU/the_datapath/WriteData_Reg<31>119_f7
    SLICE_X81Y90.C6      net (fanout=1)        1.063   CPU/the_datapath/WriteData_Reg<31>119
    SLICE_X81Y90.C       Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_25_31
                                                       CPU/the_datapath/WriteData_Reg<31>120
    SLICE_X79Y92.DX      net (fanout=31)       0.586   CPU/the_datapath/WriteData_Reg<31>
    SLICE_X79Y92.CLK     Tdick                 0.002   CPU/the_datapath/the_regfile/the_registers_4_31
                                                       CPU/the_datapath/the_regfile/the_registers_4_31
    -------------------------------------------------  ---------------------------
    Total                                     38.560ns (19.144ns logic, 19.416ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/resetReg (SLICE_X93Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/resetReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.276ns (3.767 - 3.491)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/resetReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y58.A6      net (fanout=22)       0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X93Y58.CLK     Tah         (-Th)     0.197   CPU/the_datapath/resetReg
                                                       _or00001
                                                       CPU/the_datapath/resetReg
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.236ns logic, 0.282ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (SLICE_X89Y103.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg (FF)
  Destination:          mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.148 - 0.137)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg to mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y103.CQ     Tcko                  0.433   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
    SLICE_X89Y103.DX     net (fanout=2)        0.156   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_reg
    SLICE_X89Y103.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
                                                       mem_arch/ddr2_addr_fifo/BU2/U0/gbiv5.bi/rstbt/wr_rst_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.214ns logic, 0.156ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/CTselreg (SLICE_X86Y53.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          CPU/the_datapath/CTselreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.246ns (3.737 - 3.491)
  Source Clock:         clkdiv0_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.264ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to CPU/the_datapath/CTselreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y56.CQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X86Y53.A5      net (fanout=22)       0.655   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X86Y53.CLK     Tah         (-Th)     0.197   CPU/the_datapath/CTselreg
                                                       CPU/the_controller/CTsel1
                                                       CPU/the_datapath/CTselreg
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.236ns logic, 0.655ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb (SLICE_X56Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg (FF)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.485 - 0.444)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y78.AQ      Tcko                  0.414   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
                                                       mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
    SLICE_X56Y78.AX      net (fanout=2)        0.291   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_reg
    SLICE_X56Y78.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
                                                       mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/rstbt/rd_rst_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.178ns logic, 0.291ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_7 (SLICE_X82Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_7 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.626 - 0.553)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_7 to CPU/the_datapath/PC_IF_RA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y64.DQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<7>
                                                       CPU/the_datapath/the_PC/the_pc_7
    SLICE_X82Y64.D6      net (fanout=3)        0.285   CPU/the_datapath/the_PC/the_pc<7>
    SLICE_X82Y64.CLK     Tah         (-Th)     0.195   CPU/the_datapath/PC_IF_RA<7>
                                                       CPU/the_datapath/PC_IF<7>1
                                                       CPU/the_datapath/PC_IF_RA_7
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.219ns logic, 0.285ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_6 (SLICE_X82Y64.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_6 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.626 - 0.553)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_6 to CPU/the_datapath/PC_IF_RA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y64.CQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<7>
                                                       CPU/the_datapath/the_PC/the_pc_6
    SLICE_X82Y64.C6      net (fanout=3)        0.286   CPU/the_datapath/the_PC/the_pc<6>
    SLICE_X82Y64.CLK     Tah         (-Th)     0.195   CPU/the_datapath/PC_IF_RA<7>
                                                       CPU/the_datapath/PC_IF<6>1
                                                       CPU/the_datapath/PC_IF_RA_6
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.219ns logic, 0.286ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y14.ADDRBU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_6 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.668 - 0.513)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_6 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y74.BQ         Tcko                  0.414   mem_arch/icache/addr_hold<8>
                                                          mem_arch/icache/addr_hold_6
    RAMB36_X2Y14.ADDRBU7    net (fanout=10)       0.470   mem_arch/icache/addr_hold<6>
    RAMB36_X2Y14.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.590ns (0.120ns logic, 0.470ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAMB36_X2Y14.ADDRBU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/addr_hold_11 (FF)
  Destination:          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.668 - 0.471)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/addr_hold_11 to mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.CQ         Tcko                  0.433   mem_arch/icache/addr_hold<12>
                                                          mem_arch/icache/addr_hold_11
    RAMB36_X2Y14.ADDRBU12   net (fanout=10)       0.494   mem_arch/icache/addr_hold<11>
    RAMB36_X2Y14.CLKBWRCLKU Trckc_ADDR  (-Th)     0.294   mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                          mem_arch/icache/cache_data/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.633ns (0.139ns logic, 0.494ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_12 (SLICE_X79Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_12 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.577 - 0.534)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_12 to CPU/the_datapath/PC_IF_RA_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y66.BQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<14>
                                                       CPU/the_datapath/the_PC/the_pc_12
    SLICE_X79Y66.A6      net (fanout=3)        0.264   CPU/the_datapath/the_PC/the_pc<12>
    SLICE_X79Y66.CLK     Tah         (-Th)     0.197   CPU/the_datapath/PC_IF_RA<15>
                                                       CPU/the_datapath/PC_IF<12>1
                                                       CPU/the_datapath/PC_IF_RA_12
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.217ns logic, 0.264ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/icache/active_data_line_167 (SLICE_X37Y75.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/icache/first_read_39 (FF)
  Destination:          mem_arch/icache/active_data_line_167 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.572 - 0.527)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/icache/first_read_39 to mem_arch/icache/active_data_line_167
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y75.DQ      Tcko                  0.414   mem_arch/icache/first_read<39>
                                                       mem_arch/icache/first_read_39
    SLICE_X37Y75.D6      net (fanout=2)        0.267   mem_arch/icache/first_read<39>
    SLICE_X37Y75.CLK     Tah         (-Th)     0.195   mem_arch/icache/active_data_line<167>
                                                       mem_arch/icache/active_data_line_mux0000<167>1
                                                       mem_arch/icache/active_data_line_167
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.219ns logic, 0.267ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: CPU/the_datapath/the_bios/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X30Y77.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X30Y77.CX      net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X30Y77.CLK     Tdick                -0.005   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.466ns logic, 0.851ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (SLICE_X31Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.557 - 0.560)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_15
    SLICE_X31Y75.AX      net (fanout=1)        0.861   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
    SLICE_X31Y75.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.442ns logic, 0.861ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (SLICE_X42Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    SLICE_X42Y73.CX      net (fanout=1)        0.824   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<1>
    SLICE_X42Y73.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.454ns logic, 0.824ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (SLICE_X42Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    SLICE_X42Y75.CX      net (fanout=1)        0.821   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<13>
    SLICE_X42Y75.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (SLICE_X31Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    SLICE_X31Y75.CX      net (fanout=1)        0.492   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<17>
    SLICE_X31Y75.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_18
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.454ns logic, 0.492ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (SLICE_X43Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.130 - 0.167)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    SLICE_X43Y73.AX      net (fanout=1)        0.467   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
    SLICE_X43Y73.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.442ns logic, 0.467ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X42Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.162 - 0.144)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X42Y75.AX      net (fanout=1)        0.510   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X42Y75.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.442ns logic, 0.510ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (SLICE_X43Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    SLICE_X43Y73.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<5>
    SLICE_X43Y73.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X43Y74.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X43Y74.CX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X43Y74.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.454ns logic, 0.479ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (SLICE_X43Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.134 - 0.140)
  Source Clock:         clk200_g rising at 0.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    SLICE_X43Y74.AX      net (fanout=1)        0.479   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
    SLICE_X43Y74.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.442ns logic, 0.479ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X30Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.152 - 0.136)
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X30Y77.AX      net (fanout=1)        0.290   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X30Y77.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.178ns logic, 0.290ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X31Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X31Y75.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X31Y75.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X43Y73.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X43Y73.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X30Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.154 - 0.141)
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X30Y78.DX      net (fanout=1)        0.276   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X30Y78.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.203ns logic, 0.276ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X30Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X30Y77.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X30Y77.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<23>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (SLICE_X43Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_6
    SLICE_X43Y73.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<6>
    SLICE_X43Y73.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<7>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (SLICE_X43Y74.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_10
    SLICE_X43Y74.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<10>
    SLICE_X43Y74.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<11>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (SLICE_X42Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_0
    SLICE_X42Y73.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<0>
    SLICE_X42Y73.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (SLICE_X42Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_12
    SLICE_X42Y75.BX      net (fanout=1)        0.303   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<12>
    SLICE_X42Y75.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<15>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (SLICE_X42Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200_g rising at 5.000ns
  Destination Clock:    clk200_g rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2 to mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y73.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_2
    SLICE_X42Y73.DX      net (fanout=1)        0.304   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<2>
    SLICE_X42Y73.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<3>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.195ns logic, 0.304ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk200 = PERIOD TIMEGRP "clk200" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk200_buf/I0
  Logical resource: clk200_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clk200
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16/SR
  Location pin: SLICE_X31Y75.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r<19>/SR
  Logical resource: mem_arch/ddr2/u_ddr2_infrastructure/rst200_sync_r_16/SR
  Location pin: SLICE_X31Y75.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4062 paths analyzed, 2426 endpoints analyzed, 13 failing endpoints
 13 timing errors detected. (5 setup errors, 8 hold errors, 0 component switching limit errors)
 Minimum period is   5.962ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y10.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.250 - 0.278)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6         net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y10.ENBWRENL   net (fanout=4)        1.836   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y10.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.824ns (1.602ns logic, 4.222ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.259 - 0.278)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6         net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y10.ENBWRENL   net (fanout=4)        1.836   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y10.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.824ns (1.602ns logic, 4.222ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 1)
  Clock Path Skew:      -0.125ns (1.487 - 1.612)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A5         net (fanout=1)        2.003   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y10.ENBWRENL   net (fanout=4)        1.836   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y10.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.441ns (1.602ns logic, 3.839ns route)
                                                          (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y9.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.250 - 0.278)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6        net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y9.ENBWRENL   net (fanout=4)        1.784   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        5.772ns (1.602ns logic, 4.170ns route)
                                                         (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6        net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y9.ENBWRENL   net (fanout=4)        1.784   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y9.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        5.772ns (1.602ns logic, 4.170ns route)
                                                         (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 1)
  Clock Path Skew:      -0.125ns (1.487 - 1.612)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y21.FULL      Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A5        net (fanout=1)        2.003   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<4>
    SLICE_X29Y79.A         Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y9.ENBWRENL   net (fanout=4)        1.784   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y9.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                         mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ---------------------------------------------------  ---------------------------
    Total                                        5.389ns (1.602ns logic, 3.787ns route)
                                                         (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y21.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.489 - 1.608)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6         net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        1.539   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.527ns (1.602ns logic, 3.925ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (1.499 - 1.608)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6         net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        1.539   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.527ns (1.602ns logic, 3.925ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.110ns (1.489 - 1.599)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y10.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A4         net (fanout=1)        2.077   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y21.ENBWRENL   net (fanout=4)        1.539   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y21.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[4].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         5.218ns (1.602ns logic, 3.616ns route)
                                                          (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAMB36_X1Y15.ENBWRENL), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.195ns (1.413 - 1.608)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6         net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        0.820   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.808ns (1.602ns logic, 3.206ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (1.417 - 1.608)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y9.FULL        Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[1].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A6         net (fanout=1)        2.386   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<1>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        0.820   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKU Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.808ns (1.602ns logic, 3.206ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Destination:          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.499ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (1.413 - 1.599)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36 to mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y10.FULL       Trcko_FULL            1.030   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[3].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    SLICE_X29Y79.A4         net (fanout=1)        2.077   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/ful<3>
    SLICE_X29Y79.A          Tilo                  0.094   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i1
    RAMB36_X1Y15.ENBWRENL   net (fanout=4)        0.820   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/wr_ack_i
    RAMB36_X1Y15.CLKBWRCLKL Trcck_WREN            0.478   mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
                                                          mem_arch/ddr2_read_fifo/BU2/U0/gbiv5.bi/v5_fifo.fblk/gextw[2].inst_extd/gonep.inst_prim/gfn72.sngfifo36
    ----------------------------------------------------  ---------------------------
    Total                                         4.499ns (1.602ns logic, 2.897ns route)
                                                          (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (SLICE_X17Y92.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.231ns (3.405 - 3.636)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X13Y124.A6     net (fanout=32)       2.117   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X13Y124.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_fall1
    SLICE_X17Y92.CX      net (fanout=2)        1.949   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
    SLICE_X17Y92.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (0.569ns logic, 4.066ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.349ns (Levels of Logic = 1)
  Clock Path Skew:      -0.388ns (1.301 - 1.689)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y124.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X13Y124.A5     net (fanout=2)        0.852   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg3b_out_fall
    SLICE_X13Y124.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_fall1
    SLICE_X17Y92.CX      net (fanout=2)        1.949   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
    SLICE_X17Y92.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (0.548ns logic, 2.801ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.388ns (1.301 - 1.689)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y124.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X13Y124.A4     net (fanout=2)        0.809   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/stg2a_out_fall
    SLICE_X13Y124.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/rd_data_fall1
    SLICE_X17Y92.CX      net (fanout=2)        1.949   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<48>
    SLICE_X17Y92.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.548ns logic, 2.758ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (SLICE_X12Y71.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (3.409 - 3.555)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C6      net (fanout=4)        1.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.AX      net (fanout=8)        1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.006ns logic, 3.598ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.305 - 1.387)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D4      net (fanout=4)        1.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.AX      net (fanout=8)        1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (0.912ns logic, 3.128ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.305 - 1.335)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X33Y85.C4      net (fanout=3)        0.736   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.AX      net (fanout=8)        1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.027ns logic, 2.747ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (SLICE_X12Y71.BX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (3.409 - 3.555)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C6      net (fanout=4)        1.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.BX      net (fanout=8)        1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.006ns logic, 3.598ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.040ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.305 - 1.387)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D4      net (fanout=4)        1.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.BX      net (fanout=8)        1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (0.912ns logic, 3.128ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.774ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (1.305 - 1.335)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X33Y85.C4      net (fanout=3)        0.736   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.BX      net (fanout=8)        1.785   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y71.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.774ns (1.027ns logic, 2.747ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (SLICE_X8Y73.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.129ns (3.426 - 3.555)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C6      net (fanout=4)        1.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X8Y73.AX       net (fanout=8)        1.740   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X8Y73.CLK      Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (1.006ns logic, 3.553ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (1.322 - 1.387)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D4      net (fanout=4)        1.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X8Y73.AX       net (fanout=8)        1.740   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X8Y73.CLK      Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.912ns logic, 3.083ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (1.322 - 1.335)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X33Y85.C4      net (fanout=3)        0.736   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X8Y73.AX       net (fanout=8)        1.740   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X8Y73.CLK      Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.027ns logic, 2.702ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (SLICE_X12Y70.AX), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.152ns (3.403 - 3.555)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y105.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C6      net (fanout=4)        1.587   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y70.AX      net (fanout=8)        1.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y70.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (1.006ns logic, 3.440ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.299 - 1.387)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y103.AQ     Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D4      net (fanout=4)        1.343   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y70.AX      net (fanout=8)        1.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y70.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.882ns (0.912ns logic, 2.970ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (1.299 - 1.335)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    SLICE_X33Y85.C4      net (fanout=3)        0.736   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
    SLICE_X33Y85.C       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in_SW0
    SLICE_X33Y85.D5      net (fanout=1)        0.226   N53
    SLICE_X33Y85.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y70.AX      net (fanout=8)        1.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_in
    SLICE_X12Y70.CLK     Tds                   0.368   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.027ns logic, 2.589ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (SLICE_X18Y92.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (3.426 - 3.636)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X12Y125.B6     net (fanout=32)       1.757   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X12Y125.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X18Y92.CX      net (fanout=2)        2.040   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X18Y92.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (0.569ns logic, 3.797ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.325ns (1.322 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X12Y125.B4     net (fanout=2)        1.222   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_fall
    SLICE_X12Y125.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X18Y92.CX      net (fanout=2)        2.040   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X18Y92.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (0.569ns logic, 3.262ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 1)
  Clock Path Skew:      -0.325ns (1.322 - 1.647)
  Source Clock:         clk0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 5.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X12Y125.B5     net (fanout=2)        1.026   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/stg2a_out_fall
    SLICE_X12Y125.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq/rd_data_fall1
    SLICE_X18Y92.CX      net (fanout=2)        2.040   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<49>
    SLICE_X18Y92.CLK     Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_bit1_r_6
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (0.569ns logic, 3.066ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (SLICE_X24Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.739 - 3.484)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_1
    SLICE_X24Y46.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<1>
    SLICE_X24Y46.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[1].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.661 - 3.409)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[29].u_ff_gate_dly
    SLICE_X12Y89.A6      net (fanout=1)        0.268   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<29>
    SLICE_X12Y89.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (SLICE_X24Y46.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.739 - 3.484)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_2
    SLICE_X24Y46.CX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<2>
    SLICE_X24Y46.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.184ns logic, 0.282ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (SLICE_X24Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.739 - 3.484)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_3
    SLICE_X24Y46.DX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
    SLICE_X24Y46.CLK     Tckdi       (-Th)     0.230   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.184ns logic, 0.282ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (3.665 - 3.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y71.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X12Y71.A6      net (fanout=1)        0.270   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X12Y71.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.195ns logic, 0.270ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (SLICE_X24Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.739 - 3.484)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X24Y46.AX      net (fanout=2)        0.292   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<0>
    SLICE_X24Y46.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.178ns logic, 0.292ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y90.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.661 - 3.409)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y90.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<35>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[34].u_ff_gate_dly
    SLICE_X12Y90.C6      net (fanout=1)        0.274   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<34>
    SLICE_X12Y90.CLK     Tah         (-Th)     0.217   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.197ns logic, 0.274ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (SLICE_X30Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.242ns (3.597 - 3.355)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y84.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_2
    SLICE_X30Y85.AX      net (fanout=15)       0.292   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done<2>
    SLICE_X30Y85.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.178ns logic, 0.292ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y89.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.661 - 3.409)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[28].u_ff_gate_dly
    SLICE_X12Y89.A5      net (fanout=1)        0.358   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<28>
    SLICE_X12Y89.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<5>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[5].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.195ns logic, 0.358ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X12Y71.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.250ns (3.665 - 3.415)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk0_g rising at 0.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y71.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X12Y71.A5      net (fanout=1)        0.358   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<8>
    SLICE_X12Y71.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.195ns logic, 0.358ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0 = PERIOD TIMEGRP "clk0" TS_USER_CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: DDR2_CS_B_OBUF/REV
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_oddr_dqs/N3/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/N1/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 926 paths analyzed, 790 endpoints analyzed, 274 failing endpoints
 274 timing errors detected. (274 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.400ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61 (SLICE_X9Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.169ns (3.528 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y103.SR      net (fanout=16)       1.131   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.091ns logic, 2.098ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.424 - 1.448)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y103.SR      net (fanout=16)       1.131   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_61
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.091ns logic, 1.982ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62 (SLICE_X9Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.169ns (3.528 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y103.SR      net (fanout=16)       1.131   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.091ns logic, 2.098ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.424 - 1.448)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y103.SR      net (fanout=16)       1.131   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_62
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.091ns logic, 1.982ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63 (SLICE_X9Y103.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63 (FF)
  Requirement:          1.250ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.169ns (3.528 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y103.SR      net (fanout=16)       1.131   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.091ns logic, 2.098ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (1.424 - 1.448)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y103.SR      net (fanout=16)       1.131   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y103.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<63>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_63
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (1.091ns logic, 1.982ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (SLICE_X11Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.902ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.275ns (3.422 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y88.SR      net (fanout=16)       0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X11Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.091ns logic, 1.811ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.629 - 0.707)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y88.SR      net (fanout=16)       0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X11Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_18
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.091ns logic, 1.695ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (SLICE_X11Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.902ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.275ns (3.422 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y88.SR      net (fanout=16)       0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X11Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (1.091ns logic, 1.811ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.629 - 0.707)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y88.SR      net (fanout=16)       0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X11Y88.CLK     Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_19
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.091ns logic, 1.695ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (SLICE_X11Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.900ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.275ns (3.422 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y88.SR      net (fanout=16)       0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X11Y88.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (1.089ns logic, 1.811ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.629 - 0.707)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X11Y88.SR      net (fanout=16)       0.844   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X11Y88.CLK     Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_17
    -------------------------------------------------  ---------------------------
    Total                                      2.784ns (1.089ns logic, 1.695ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (SLICE_X8Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.892ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.426 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X8Y88.SR       net (fanout=16)       0.834   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X8Y88.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (1.091ns logic, 1.801ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.633 - 0.707)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X8Y88.SR       net (fanout=16)       0.834   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X8Y88.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_38
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (1.091ns logic, 1.685ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (SLICE_X8Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.426 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X8Y88.SR       net (fanout=16)       0.834   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X8Y88.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.089ns logic, 1.801ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.774ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.633 - 0.707)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X8Y88.SR       net (fanout=16)       0.834   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X8Y88.CLK      Tsrck                 0.545   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_39
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (1.089ns logic, 1.685ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (SLICE_X8Y88.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.426 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y94.C6       net (fanout=155)      0.967   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X8Y88.SR       net (fanout=16)       0.834   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X8Y88.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.088ns logic, 1.801ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.633 - 0.707)
  Source Clock:         clk90_g rising at 1.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.207ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y95.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X6Y94.C5       net (fanout=1)        0.851   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X6Y94.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X8Y88.SR       net (fanout=16)       0.834   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X8Y88.CLK      Tsrck                 0.544   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<39>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_37
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (1.088ns logic, 1.685ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9 (SLICE_X9Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9 (FF)
  Requirement:          1.250ns
  Data Path Delay:      2.796ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.271ns (3.426 - 3.697)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clk90_g rising at 1.250ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y98.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X7Y93.C6       net (fanout=155)      0.927   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X7Y93.C        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv1_INV_0
    SLICE_X9Y88.SR       net (fanout=4)        0.778   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/phy_init_data_sel_inv
    SLICE_X9Y88.CLK      Tsrck                 0.547   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r<11>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_mask_r_9
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (1.091ns logic, 1.705ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6 (SLICE_X4Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (1.553 - 1.355)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X4Y59.BX       net (fanout=7)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X4Y59.CLK      Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.172ns logic, 0.298ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5 (SLICE_X4Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (1.553 - 1.355)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23 to mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y60.AQ       Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_23
    SLICE_X4Y59.AX       net (fanout=7)        0.298   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<23>
    SLICE_X4Y59.CLK      Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.178ns logic, 0.298ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (SLICE_X10Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.163 - 0.126)
  Source Clock:         clk90_g falling at 8.750ns
  Destination Clock:    clk90_g falling at 8.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y87.AQ      Tcko                  0.409   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X10Y87.AX      net (fanout=1)        0.311   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce_r
    SLICE_X10Y87.CLK     Tckdi       (-Th)     0.224   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.185ns logic, 0.311ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (SLICE_X14Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.707 - 0.637)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y96.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0
    SLICE_X14Y95.A6      net (fanout=8)        0.315   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<0>
    SLICE_X14Y95.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<11>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.217ns logic, 0.315ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X23Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y67.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X23Y67.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X23Y67.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (SLICE_X14Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.707 - 0.637)
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y96.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_0
    SLICE_X14Y95.B6      net (fanout=8)        0.321   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<0>
    SLICE_X14Y95.CLK     Tah         (-Th)     0.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_mux0000<0>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (0.218ns logic, 0.321ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (SLICE_X8Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y61.AQ       Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X8Y61.BX       net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift21
    SLICE_X8Y61.CLK      Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift23
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift22
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (SLICE_X16Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y63.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X16Y63.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift17
    SLICE_X16Y63.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift20
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift18
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (SLICE_X20Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y67.AQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X20Y67.BX      net (fanout=1)        0.285   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift9
    SLICE_X20Y67.CLK     Tckdi       (-Th)     0.242   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift12
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift10
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (SLICE_X23Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90_g rising at 6.250ns
  Destination Clock:    clk90_g rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7 to mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y67.CQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X23Y67.DX      net (fanout=1)        0.284   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift7
    SLICE_X23Y67.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
                                                       mem_arch/ddr2/u_ddr2_infrastructure/rst_tmp_shift8
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk90 = PERIOD TIMEGRP "clk90" TS_USER_CLK / 2 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y66.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y68.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 2.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/dq_out/SR
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y72.SR
  Clock network: mem_arch/ddr2/u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11123 paths analyzed, 3915 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   9.438ns.
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (SLICE_X12Y103.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.411ns (3.518 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y119.D4     net (fanout=2)        2.404   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
    SLICE_X11Y119.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.DX     net (fanout=2)        1.102   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X12Y103.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (0.560ns logic, 3.506ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.411ns (3.518 - 3.929)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y138.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y119.D6     net (fanout=2)        1.209   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg2a_out_rise
    SLICE_X11Y119.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.DX     net (fanout=2)        1.102   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X12Y103.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.560ns logic, 2.311ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.414 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y119.D5     net (fanout=32)       2.228   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y119.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.DX     net (fanout=2)        1.102   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<59>
    SLICE_X12Y103.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (0.560ns logic, 3.330ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (SLICE_X11Y101.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 1)
  Clock Path Skew:      -0.403ns (3.528 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X9Y120.D1      net (fanout=2)        1.962   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg2a_out_rise
    SLICE_X9Y120.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X11Y101.CX     net (fanout=2)        1.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X11Y101.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.548ns logic, 3.408ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.403ns (3.528 - 3.931)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y132.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X9Y120.D5      net (fanout=2)        1.733   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/stg3b_out_rise
    SLICE_X9Y120.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X11Y101.CX     net (fanout=2)        1.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X11Y101.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (0.548ns logic, 3.179ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (1.424 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X9Y120.D2      net (fanout=32)       2.399   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X9Y120.D       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq/rd_data_rise1
    SLICE_X11Y101.CX     net (fanout=2)        1.446   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<50>
    SLICE_X11Y101.CLK    Tdick                 0.004   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_50
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (0.569ns logic, 3.845ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (SLICE_X12Y103.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (3.518 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y112.A3     net (fanout=2)        2.163   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
    SLICE_X11Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6_or0000
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.AX     net (fanout=2)        1.122   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X12Y103.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (0.532ns logic, 3.285ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (3.518 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y112.A6     net (fanout=2)        1.550   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_rise
    SLICE_X11Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6_or0000
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.AX     net (fanout=2)        1.122   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X12Y103.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.532ns logic, 2.672ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.414 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y112.A5     net (fanout=32)       1.360   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y112.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6_or0000
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.AX     net (fanout=2)        1.122   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<56>
    SLICE_X12Y103.CLK    Tdick                -0.012   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (0.553ns logic, 2.482ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (SLICE_X12Y103.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (3.518 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y119.A5     net (fanout=2)        1.940   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
    SLICE_X11Y119.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.CX     net (fanout=2)        1.112   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X12Y103.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (0.539ns logic, 3.052ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (3.518 - 3.957)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y137.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y119.A6     net (fanout=2)        1.489   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg2a_out_rise
    SLICE_X11Y119.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.CX     net (fanout=2)        1.112   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X12Y103.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (0.539ns logic, 2.601ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.414 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y119.A4     net (fanout=32)       2.196   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y119.A      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dqs<6>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/rd_data_rise1
    SLICE_X12Y103.CX     net (fanout=2)        1.112   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<58>
    SLICE_X12Y103.CLK    Tdick                -0.005   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_58
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (0.560ns logic, 3.308ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (SLICE_X11Y96.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.430 - 3.964)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X10Y98.A1      net (fanout=2)        2.312   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg2a_out_rise
    SLICE_X10Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X11Y96.AX      net (fanout=2)        0.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
    SLICE_X11Y96.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (0.536ns logic, 2.939ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.534ns (3.430 - 3.964)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X10Y98.A5      net (fanout=2)        1.648   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
    SLICE_X10Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X11Y96.AX      net (fanout=2)        0.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
    SLICE_X11Y96.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.536ns logic, 2.275ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.637 - 0.633)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X10Y98.A4      net (fanout=32)       1.250   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X10Y98.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_rise1
    SLICE_X11Y96.AX      net (fanout=2)        0.627   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<40>
    SLICE_X11Y96.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (0.557ns logic, 1.877ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40 (SLICE_X13Y97.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.527ns (3.437 - 3.964)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X9Y102.A3      net (fanout=2)        2.370   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_fall
    SLICE_X9Y102.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_fall1
    SLICE_X13Y97.AX      net (fanout=2)        0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<40>
    SLICE_X13Y97.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.536ns logic, 2.891ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 1)
  Clock Path Skew:      -0.527ns (3.437 - 3.964)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y120.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X9Y102.A5      net (fanout=2)        1.413   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/stg2a_out_fall
    SLICE_X9Y102.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_fall1
    SLICE_X13Y97.AX      net (fanout=2)        0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<40>
    SLICE_X13Y97.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.536ns logic, 1.934ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.644 - 0.633)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y102.A4      net (fanout=32)       1.303   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y102.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<60>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/rd_data_fall1
    SLICE_X13Y97.AX      net (fanout=2)        0.521   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<40>
    SLICE_X13Y97.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<43>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_40
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.557ns logic, 1.824ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (SLICE_X11Y101.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.528 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.BQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X8Y120.A2      net (fanout=2)        1.641   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg2a_out_rise
    SLICE_X8Y120.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1
    SLICE_X11Y101.DX     net (fanout=2)        1.243   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
    SLICE_X11Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (0.546ns logic, 2.884ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 1)
  Clock Path Skew:      -0.410ns (3.528 - 3.938)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y133.DQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X8Y120.A1      net (fanout=2)        1.588   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/stg3b_out_rise
    SLICE_X8Y120.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1
    SLICE_X11Y101.DX     net (fanout=2)        1.243   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
    SLICE_X11Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.546ns logic, 2.831ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (1.424 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[6].u_ff_rd_data_sel
    SLICE_X8Y120.A4      net (fanout=32)       2.171   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<6>
    SLICE_X8Y120.A       Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq/rd_data_rise1
    SLICE_X11Y101.DX     net (fanout=2)        1.243   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_rise<51>
    SLICE_X11Y101.CLK    Tdick                 0.002   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<51>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_51
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.567ns logic, 3.414ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (SLICE_X13Y103.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.405ns (3.518 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.AQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X21Y124.B4     net (fanout=2)        1.560   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg2a_out_fall
    SLICE_X21Y124.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X13Y103.BX     net (fanout=2)        1.284   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X13Y103.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.554ns logic, 2.844ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.405ns (3.518 - 3.923)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y136.CQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X21Y124.B5     net (fanout=2)        1.420   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/stg3b_out_fall
    SLICE_X21Y124.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X13Y103.BX     net (fanout=2)        1.284   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X13Y103.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (0.554ns logic, 2.704ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.414 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X21Y124.B6     net (fanout=32)       1.912   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X21Y124.B      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X13Y103.BX     net (fanout=2)        1.284   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<57>
    SLICE_X13Y103.CLK    Tdick                -0.011   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_57
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (0.554ns logic, 3.196ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (SLICE_X15Y46.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.397ns (3.506 - 3.903)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y26.CQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X7Y33.D2       net (fanout=2)        1.115   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_fall
    SLICE_X7Y33.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1
    SLICE_X15Y46.AX      net (fanout=2)        1.670   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
    SLICE_X15Y46.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.557ns logic, 2.785ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)
  Clock Path Skew:      -0.397ns (3.506 - 3.903)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y26.AQ       Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X7Y33.D6       net (fanout=2)        0.798   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/stg2a_out_fall
    SLICE_X7Y33.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1
    SLICE_X15Y46.AX      net (fanout=2)        1.670   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
    SLICE_X15Y46.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.557ns logic, 2.468ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.827ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.623 - 0.636)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.BQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X7Y33.D4       net (fanout=32)       1.600   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<1>
    SLICE_X7Y33.D        Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq/rd_data_fall1
    SLICE_X15Y46.AX      net (fanout=2)        1.670   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<12>
    SLICE_X15Y46.CLK     Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<15>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_12
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (0.557ns logic, 3.270ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (SLICE_X13Y103.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (3.518 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.CQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X11Y113.D4     net (fanout=2)        1.755   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_fall
    SLICE_X11Y113.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X13Y103.AX     net (fanout=2)        0.999   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X13Y103.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (0.536ns logic, 2.754ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 1)
  Clock Path Skew:      -0.427ns (3.518 - 3.945)
  Source Clock:         clk0_g rising at 5.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y134.AQ      Tcko                  0.450   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg3b_out_rise
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X11Y113.D6     net (fanout=2)        1.661   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/stg2a_out_fall
    SLICE_X11Y113.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X13Y103.AX     net (fanout=2)        0.999   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X13Y103.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.536ns logic, 2.660ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (1.414 - 1.374)
  Source Clock:         clkdiv0_g rising at 0.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y91.DQ      Tcko                  0.471   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X11Y113.D5     net (fanout=32)       1.674   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X11Y113.D      Tilo                  0.094   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<47>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X13Y103.AX     net (fanout=2)        0.999   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/rd_data_fall<56>
    SLICE_X13Y103.CLK    Tdick                -0.008   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (0.557ns logic, 2.673ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (SLICE_X46Y115.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (3.653 - 3.393)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y116.CQ     Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X46Y115.DX     net (fanout=1)        0.304   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ctrl_ref_flag_r
    SLICE_X46Y115.CLK    Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.195ns logic, 0.304ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X27Y45.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 0)
  Clock Path Skew:      0.252ns (3.752 - 3.500)
  Source Clock:         clk0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.242ns

  Clock Uncertainty:          0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y45.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X27Y45.DX      net (fanout=1)        0.482   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X27Y45.CLK     Tckdi       (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.195ns logic, 0.482ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4 (SLICE_X22Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.177ns (1.524 - 1.347)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.DQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_3
    SLICE_X22Y59.C6      net (fanout=6)        0.283   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<3>
    SLICE_X22Y59.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Result<4>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.219ns logic, 0.283ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (SLICE_X24Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.673 - 0.610)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y62.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1
    SLICE_X24Y62.A6      net (fanout=2)        0.275   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1_r1
    SLICE_X24Y62.CLK     Tah         (-Th)     0.219   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd_and000011
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.195ns logic, 0.275ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4 (SLICE_X22Y59.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.177ns (1.524 - 1.347)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<3>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_0
    SLICE_X22Y59.C5      net (fanout=9)        0.377   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<0>
    SLICE_X22Y59.CLK     Tah         (-Th)     0.195   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Result<4>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_tap_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.219ns logic, 0.377ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match (SLICE_X25Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.666 - 0.605)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
    SLICE_X25Y64.A6      net (fanout=4)        0.271   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2_r
    SLICE_X25Y64.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match_and00001
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_data_match
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.217ns logic, 0.271ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_4 (SLICE_X27Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.186ns (1.505 - 1.319)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.DQ      Tcko                  0.433   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3
    SLICE_X27Y59.A5      net (fanout=18)       0.382   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3
    SLICE_X27Y59.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_mux0000<1>1
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.236ns logic, 0.382ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1 (SLICE_X43Y99.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.540 - 0.497)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y99.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r
    SLICE_X43Y99.A6      net (fanout=3)        0.258   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r
    SLICE_X43Y99.CLK     Tah         (-Th)     0.197   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<1>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1_and0000_norst1_INV_0
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_1
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.217ns logic, 0.258ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly (SLICE_X12Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_16 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.661 - 0.624)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_16 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y68.BQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<16>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_16
    SLICE_X12Y69.AX      net (fanout=2)        0.293   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly<16>
    SLICE_X12Y69.CLK     Tckdi       (-Th)     0.236   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[16].u_ff_gate_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.178ns logic, 0.293ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (SLICE_X31Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4 (FF)
  Destination:          mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.598 - 0.567)
  Source Clock:         clkdiv0_g rising at 10.000ns
  Destination Clock:    clkdiv0_g rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4 to mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y23.AQ      Tcko                  0.414   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_4
    SLICE_X31Y23.BX      net (fanout=1)        0.282   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a<4>
    SLICE_X31Y23.CLK     Tckdi       (-Th)     0.231   mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkdiv0 = PERIOD TIMEGRP "clkdiv0" TS_USER_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: mem_arch/ddr2/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y103.C
  Clock network: clkdiv0_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|     40.094ns|            0|         1529|            0|7465500939881|
| TS_cpu_clk                    |     20.000ns|     80.188ns|          N/A|         1241|            0|7465500923746|            0|
| TS_clk200                     |      5.000ns|      1.666ns|          N/A|            0|            0|           24|            0|
| TS_clk0                       |      5.000ns|      5.962ns|          N/A|           13|            0|         4062|            0|
| TS_clk90                      |      5.000ns|     14.400ns|          N/A|          274|            0|          926|            0|
| TS_clkdiv0                    |     10.000ns|      9.438ns|          N/A|            1|            0|        11123|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

10 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DDR2_DQS_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.708|         |    1.732|
DDR2_DQS_P<0>  |         |    1.708|         |    1.732|
USER_CLK       |         |         |    2.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.828|         |    1.852|
DDR2_DQS_P<3>  |         |    1.828|         |    1.852|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.680|         |    1.704|
DDR2_DQS_P<5>  |         |    1.680|         |    1.704|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.043|         |    2.067|
DDR2_DQS_P<6>  |         |    2.043|         |    2.067|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_N<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.831|         |    1.855|
DDR2_DQS_P<7>  |         |    1.831|         |    1.855|
USER_CLK       |         |         |    2.870|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<0>  |         |    1.708|         |    1.732|
DDR2_DQS_P<0>  |         |    1.708|         |    1.732|
USER_CLK       |         |         |    2.877|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<1>  |         |    1.764|         |    1.788|
DDR2_DQS_P<1>  |         |    1.764|         |    1.788|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<2>  |         |    1.686|         |    1.710|
DDR2_DQS_P<2>  |         |    1.686|         |    1.710|
USER_CLK       |         |         |    2.863|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<3>  |         |    1.828|         |    1.852|
DDR2_DQS_P<3>  |         |    1.828|         |    1.852|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<4>  |         |    2.000|         |    2.024|
DDR2_DQS_P<4>  |         |    2.000|         |    2.024|
USER_CLK       |         |         |    2.532|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<5>  |         |    1.680|         |    1.704|
DDR2_DQS_P<5>  |         |    1.680|         |    1.704|
USER_CLK       |         |         |    2.864|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<6>  |         |    2.043|         |    2.067|
DDR2_DQS_P<6>  |         |    2.043|         |    2.067|
USER_CLK       |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR2_DQS_P<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR2_DQS_N<7>  |         |    1.831|         |    1.855|
DDR2_DQS_P<7>  |         |    1.831|         |    1.855|
USER_CLK       |         |         |    2.870|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   41.593|    1.936|    3.592|    3.836|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1535  Score: 13581398  (Setup/Max: 13581153, Hold: 245)

Constraints cover 7465500940017 paths, 16 nets, and 32930 connections

Design statistics:
   Minimum period:  80.188ns{1}   (Maximum frequency:  12.471MHz)
   Maximum path delay from/to any node:   2.877ns
   Maximum net delay:   0.993ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 13:33:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 732 MB



