# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 11:13:23  September 17, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:13:23  SEPTEMBER 17, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_E1 -to sclk
set_location_assignment PIN_K1 -to s_rst_n
set_location_assignment PIN_K5 -to rs232_rx
set_location_assignment PIN_K2 -to rs232_tx
set_location_assignment PIN_A12 -to sdram_dq[0]
set_location_assignment PIN_B12 -to sdram_dq[1]
set_location_assignment PIN_A13 -to sdram_dq[2]
set_location_assignment PIN_A14 -to sdram_dq[3]
set_location_assignment PIN_B14 -to sdram_dq[4]
set_location_assignment PIN_A15 -to sdram_dq[5]
set_location_assignment PIN_B16 -to sdram_dq[6]
set_location_assignment PIN_C16 -to sdram_dq[7]
set_location_assignment PIN_F10 -to sdram_dq[8]
set_location_assignment PIN_F14 -to sdram_dq[9]
set_location_assignment PIN_G11 -to sdram_dq[10]
set_location_assignment PIN_F13 -to sdram_dq[11]
set_location_assignment PIN_D14 -to sdram_dq[12]
set_location_assignment PIN_C14 -to sdram_dq[13]
set_location_assignment PIN_F11 -to sdram_dq[14]
set_location_assignment PIN_D12 -to sdram_dq[15]
set_location_assignment PIN_F9 -to sdram_dqm[1]
set_location_assignment PIN_C15 -to sdram_dqm[0]
set_location_assignment PIN_K11 -to sdram_cke
set_location_assignment PIN_J11 -to sdram_clk
set_location_assignment PIN_D16 -to sdram_we_n
set_location_assignment PIN_F16 -to sdram_cas_n
set_location_assignment PIN_F15 -to sdram_ras_n
set_location_assignment PIN_G16 -to sdram_cs_n
set_location_assignment PIN_J15 -to sdram_addr[0]
set_location_assignment PIN_N14 -to sdram_addr[1]
set_location_assignment PIN_P14 -to sdram_addr[2]
set_location_assignment PIN_N13 -to sdram_addr[3]
set_location_assignment PIN_T14 -to sdram_addr[4]
set_location_assignment PIN_L13 -to sdram_addr[5]
set_location_assignment PIN_L12 -to sdram_addr[6]
set_location_assignment PIN_L14 -to sdram_addr[7]
set_location_assignment PIN_K12 -to sdram_addr[8]
set_location_assignment PIN_J13 -to sdram_addr[9]
set_location_assignment PIN_J16 -to sdram_addr[10]
set_location_assignment PIN_J12 -to sdram_addr[11]
set_location_assignment PIN_G15 -to sdram_bank[0]
set_location_assignment PIN_J14 -to sdram_bank[1]
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_NCE_PIN OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_FILE ../src/sdram_write.v
set_global_assignment -name VERILOG_FILE ../src/sdram_top.v
set_global_assignment -name VERILOG_FILE ../src/sdram_read.v
set_global_assignment -name VERILOG_FILE ../src/sdram_init.v
set_global_assignment -name VERILOG_FILE ../src/sdram_aref.v
set_global_assignment -name VERILOG_FILE ../src/cmd_decode.v
set_global_assignment -name VERILOG_FILE ../src/uart_tx.v
set_global_assignment -name VERILOG_FILE ../src/uart_rx.v
set_global_assignment -name VERILOG_FILE ../src/top.v
set_global_assignment -name QIP_FILE ipcore_dir/fifo_16x8.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top