$date
	Sun Oct 23 04:05:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#502829
b11000 !
1"
#502830
b11000 &
b11000 %
1$
#502831
0"
#502834
b1100 &
b1100 %
#502838
b110 &
b110 %
#502842
b11 &
b11 %
#502846
b1010 &
b1010 %
#502850
b101 &
b101 %
#502854
b10000 &
b10000 %
#502858
b1000 &
b1000 %
#502862
b100 &
b100 %
#502866
b10 &
b10 %
#502870
b1 &
1#
b1 %
#502874
b0 &
b0 %
0#
0$
#1581213
b10101 !
1"
#1581214
b10101 &
b10101 %
1$
#1581215
0"
#1581218
b1000000 &
b1000000 %
#1581222
b100000 &
b100000 %
#1581226
b10000 &
b10000 %
#1581230
b1000 &
b1000 %
#1581234
b100 &
b100 %
#1581238
b10 &
b10 %
#1581242
b1 &
b1 %
1#
#1581246
b0 &
0#
b0 %
0$
#2545604
b1110 !
1"
#2545606
b1110 &
b1110 %
1$
#2545607
0"
#2545610
b111 &
b111 %
#2545614
b10110 &
b10110 %
#2545618
b1011 &
b1011 %
#2545622
b100010 &
b100010 %
#2545626
b10001 &
b10001 %
#2545630
b110100 &
b110100 %
#2545634
b11010 &
b11010 %
#2545638
b1101 &
b1101 %
#2545642
b101000 &
b101000 %
#2545646
b10100 &
b10100 %
#2545650
b1010 &
b1010 %
#2545654
b101 &
b101 %
#2545658
b10000 &
b10000 %
#2545662
b1000 &
b1000 %
#2545666
b100 &
b100 %
#2545670
b10 &
b10 %
#2545674
b1 &
b1 %
1#
#2545678
b0 &
0#
b0 %
0$
#4500012
