// Seed: 3028124120
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  wire id_16;
  assign id_14 = id_11;
  wire id_17;
  always @(negedge id_14) begin : LABEL_0
    #1 begin : LABEL_0
      id_15 <= id_11 | (1);
      id_7  <= id_1;
    end
  end
  wire id_18;
  wire id_19 = id_16;
  assign id_19 = !id_3;
endmodule
