m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/simulation/modelsim
vadder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1684245870
!i10b 1
!s100 Caa>kJ`I6LX1faXO<gI8F0
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IWXI0WlI;IG:f<c^ABZ_9>3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1684208775
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv
!i122 21
Z6 L0 1 4
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1684245870.000000
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/adder.sv|
!i113 1
Z9 o-sv -work work
Z10 !s92 -sv -work work +incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture
Z11 tCvgOpt 0
vALU
R1
Z12 !s110 1684245869
!i10b 1
!s100 V9XWn24bXzT0ED8m7ToSh2
R3
IX]2FPA]KbI5^inJcANf2X1
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv
!i122 6
Z13 L0 1 19
R7
r1
!s85 0
31
Z14 !s108 1684245868.000000
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALU.sv|
!i113 1
R9
R10
R11
n@a@l@u
valuControl
R1
R2
!i10b 1
!s100 ?]=V]:k`b8]KDQSaZiik@1
R3
I^dKCK]PAoA<e;zRiIZ5?C1
R4
S1
R0
Z15 w1684208790
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/aluControl.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/aluControl.sv
!i122 16
Z16 L0 1 9
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/aluControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/aluControl.sv|
!i113 1
R9
R10
R11
nalu@control
vALUMux
R1
Z17 !s110 1684245871
!i10b 1
!s100 D4fh=OUgn2h[DBjTkkFU^0
R3
IlO5XC9TIH65DC3>24Nkg03
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALUMux.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALUMux.sv
!i122 33
L0 1 14
R7
r1
!s85 0
31
Z18 !s108 1684245871.000000
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALUMux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/ALUMux.sv|
!i113 1
R9
R10
R11
n@a@l@u@mux
vbranchFlagControl
R1
R12
!i10b 1
!s100 _G9gRk4<GlgM?CgnZflW[1
R3
Ic<83I`VioM<iL430KN=ba1
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchFlagControl.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchFlagControl.sv
!i122 14
R6
R7
r1
!s85 0
31
Z19 !s108 1684245869.000000
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchFlagControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchFlagControl.sv|
!i113 1
R9
R10
R11
nbranch@flag@control
vbranchTaken
R1
R17
!i10b 1
!s100 ^cnWg_5]M1[ENEHK4]Ki40
R3
IEUn1KSeV8F=8c3VTblB0V3
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchTaken.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchTaken.sv
!i122 28
Z20 L0 1 17
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchTaken.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/branchTaken.sv|
!i113 1
R9
R10
R11
nbranch@taken
vbuffer
R1
R12
!i10b 1
!s100 D[H58PP[Ba2:4cK6[6f^?3
R3
IJV>OaO[@RnCzePKYDA1iS0
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv
!i122 7
Z21 L0 1 15
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/buffer.sv|
!i113 1
R9
R10
R11
vchipSet
R1
R17
!i10b 1
!s100 eUc;KbQn_SI=1g[8UA4Kc1
R3
IBcc09BmAm8NLQT_GbSJN>3
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv
!i122 30
L0 1 11
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/chipSet.sv|
!i113 1
R9
R10
R11
nchip@set
vcontrolUnit
R1
R12
!i10b 1
!s100 b^0QC:ST5Mm2JdMmA2Q4H3
R3
I6;f8C:5[6bVamA[j0YWiF2
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/controlUnit.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/controlUnit.sv
!i122 12
R20
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/controlUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/controlUnit.sv|
!i113 1
R9
R10
R11
ncontrol@unit
vdataMemory
R1
R17
!i10b 1
!s100 3`Kf8hColM>AIJGSg972d0
R3
Ig3V@3PAaIlX2h^M;db[>f0
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv
!i122 31
Z22 L0 1 32
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/dataMemory.sv|
!i113 1
R9
R10
R11
ndata@memory
vexec
R1
DXx4 work 12 exec_sv_unit 0 22 P6Y17]UklDeojGS;R:llQ3
R17
R4
r1
!s85 0
!i10b 1
!s100 2JJL6N2PN3P9An:6`Ik>K3
IGS6FjIN03G?od52^IW@M62
!s105 exec_sv_unit
S1
R0
R15
Z23 8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/exec.sv
Z24 FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/exec.sv
!i122 25
L0 2 70
R7
31
R18
Z25 !s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/exec.sv|
Z26 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/exec.sv|
!i113 1
R9
R10
R11
Xexec_sv_unit
R1
R17
VP6Y17]UklDeojGS;R:llQ3
r1
!s85 0
!i10b 1
!s100 =a<S@2ZJHgAMnRaPDha5H0
IP6Y17]UklDeojGS;R:llQ3
!i103 1
S1
R0
R15
R23
R24
!i122 25
Z27 L0 1 0
R7
31
R18
R25
R26
!i113 1
R9
R10
R11
vflagRegister
R1
Z28 !s110 1684245868
!i10b 1
!s100 3<h76T=M`KOj?Tb:=GODS2
R3
IoR1cOMZAAoalVMMnN:_`;0
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/flagRegister.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/flagRegister.sv
!i122 2
L0 1 18
R7
r1
!s85 0
31
R14
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/flagRegister.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/flagRegister.sv|
!i113 1
R9
R10
R11
nflag@register
vhazardUnit
R1
R17
!i10b 1
!s100 `8[lJhPa6`^@hEKYoCDCM3
R3
IedmUAKBnFB:CzVAXn>4JG2
R4
S1
R0
w1684245801
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/hazardUnit.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/hazardUnit.sv
!i122 26
Z29 L0 1 40
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/hazardUnit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/hazardUnit.sv|
!i113 1
R9
R10
R11
nhazard@unit
vimmSrcControl
R1
R12
!i10b 1
!s100 VUQ65XWd=GP:AWeh@J=C`1
R3
I0o@od4RZ38?j:5V6meEbA0
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/immSrcControl.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/immSrcControl.sv
!i122 13
R6
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/immSrcControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/immSrcControl.sv|
!i113 1
R9
R10
R11
nimm@src@control
vinstructionDecode
R1
R12
!i10b 1
!s100 V4M__8KbkSc8P42i2ZT4X3
R3
IcgdXEj0>onEZ?EA<UJNaE0
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionDecode.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionDecode.sv
!i122 8
L0 1 55
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionDecode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionDecode.sv|
!i113 1
R9
R10
R11
ninstruction@decode
vinstructionFetch
R1
R2
!i10b 1
!s100 63@IbCj]eoBF4RXBKhLWS0
R3
ITN``knGooJ^]HzEcKTcD80
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv
!i122 20
Z30 L0 1 13
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionFetch.sv|
!i113 1
R9
R10
R11
ninstruction@fetch
vinstructionMemory
R1
R17
!i10b 1
!s100 @dNal;VKbR^;^>25lY>XH3
R3
IUkc<]6OAWZ?6;<]oL`[491
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv
!i122 34
R13
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/instructionMemory.sv|
!i113 1
R9
R10
R11
ninstruction@memory
vIOMemory
R1
R17
!i10b 1
!s100 7?Y_EmYB]zZV6gZ42G]nH3
R3
INSQXTo@PJRU^;b6@<zKH[2
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv
!i122 29
L0 1 26
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/IOMemory.sv|
!i113 1
R9
R10
R11
n@i@o@memory
vmainMemory
!s110 1684245867
!i10b 1
!s100 4=f_UO[I37g`7jMaZ09>40
R3
IZjUT2]=zTOWIZCoVB:kSO0
R4
R0
Z31 w1684230900
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v
!i122 0
L0 40 90
R7
r1
!s85 0
31
!s108 1684245867.000000
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mainMemory.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture
R11
nmain@memory
vmemoryStage
R1
R17
!i10b 1
!s100 meOG4J858a:<N2PboHSNO1
R3
IEjWl=<e0^XS8z``m82KU40
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memoryStage.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memoryStage.sv
!i122 32
R21
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memoryStage.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memoryStage.sv|
!i113 1
R9
R10
R11
nmemory@stage
vmemToRegControl
R1
R2
!i10b 1
!s100 NT>HHIJO9GiK9E2Q:Vo1W3
R3
Ik3ch9n9oc7HTCck?`24KY2
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memToRegControl.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memToRegControl.sv
!i122 18
R16
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memToRegControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memToRegControl.sv|
!i113 1
R9
R10
R11
nmem@to@reg@control
vmemWriteControl
R1
R2
!i10b 1
!s100 cVgL;iUFDaX:F8<WIhCC60
R3
I;HW?>l^;_DM_>LTSAj?d>2
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memWriteControl.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memWriteControl.sv
!i122 17
Z32 L0 1 8
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memWriteControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/memWriteControl.sv|
!i113 1
R9
R10
R11
nmem@write@control
vMux
R1
R28
!i10b 1
!s100 ]?n>@hh5SKN`ebKJljZbT2
R3
IM;l4eS]7[>D2M1@j:N`XY2
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv
!i122 5
R29
R7
r1
!s85 0
31
R14
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Mux.sv|
!i113 1
R9
R10
R11
n@mux
vmux21
R1
R12
!i10b 1
!s100 DF<Ci9DnJb2_87SfOaRJi1
R3
IhX6cz02LkzKaiFCJ]L:V81
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv
!i122 9
R16
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux21.sv|
!i113 1
R9
R10
R11
vmux41
R1
R2
!i10b 1
!s100 _Me6:JXjfA6n6LI`E>6ek1
R3
IKOQInRjV5Y1V]gd@=EfKH2
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux41.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux41.sv
!i122 19
R21
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux41.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/mux41.sv|
!i113 1
R9
R10
R11
vOperator
R1
R28
!i10b 1
!s100 GTV^hAd;?GmNOQT^CRAXG0
R3
I`EgRP`k7Ui`8BjBKcVQG22
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv
!i122 4
L0 1 34
R7
r1
!s85 0
31
R14
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/Operator.sv|
!i113 1
R9
R10
R11
n@operator
voperatorsALUMux
R1
R12
!i10b 1
!s100 ?99N8JGddSGiGg2O]SC;40
R3
I:RQ_RZPTLkC;6:afBPn?42
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/operatorsAluMux.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/operatorsAluMux.sv
!i122 15
R30
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/operatorsAluMux.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/operatorsAluMux.sv|
!i113 1
R9
R10
R11
noperators@a@l@u@mux
vpcUpdate
R1
R2
!i10b 1
!s100 9ZO?^Z[P@=gU8[MHC9LcO0
R3
I]Y<d9V?W^^8PmJ`XUz5HZ2
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv
!i122 22
Z33 L0 1 10
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/pcUpdate.sv|
!i113 1
R9
R10
R11
npc@update
vprocessor
R1
DXx4 work 17 processor_sv_unit 0 22 <][^MF^KLJTe8DNTHcOHg3
Z34 !s110 1684245872
R4
r1
!s85 0
!i10b 1
!s100 3NNHL?S?Dz]3HV6gB@Z6N2
If<gATJ_>iAXz5zSazh8O63
!s105 processor_sv_unit
S1
R0
R31
Z35 8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor.sv
Z36 FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor.sv
!i122 36
L0 6 250
R7
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor.sv|
Z37 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor.sv|
!i113 1
R9
R10
R11
Xprocessor_sv_unit
R1
R34
V<][^MF^KLJTe8DNTHcOHg3
r1
!s85 0
!i10b 1
!s100 H>60`OdJk1E=9cnC^]72W3
I<][^MF^KLJTe8DNTHcOHg3
!i103 1
S1
R0
R31
R35
R36
!i122 36
R27
R7
31
R18
Z38 !s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor.sv|
R37
!i113 1
R9
R10
R11
vprocessor_tb
R1
R17
!i10b 1
!s100 4Z`JBR]`0WZCJc@BGYioP3
R3
IP1=mg3m:@hjBjSf9]]R^k3
R4
S1
R0
w1684231346
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor_tb.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor_tb.sv
!i122 35
L0 2 38
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/processor_tb.sv|
!i113 1
R9
R10
R11
vregisterBank
R1
R12
!i10b 1
!s100 k_XCFJLf[QILW`LgX]QGC3
R3
IUc4zf=WPz=m@Gmki7IELi3
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/registerBank.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/registerBank.sv
!i122 10
L0 1 25
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/registerBank.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/registerBank.sv|
!i113 1
R9
R10
R11
nregister@bank
vregWriteControl
R1
R2
!i10b 1
!s100 Z7ld]35_B0nk[9IVZ[e==0
R3
I2m:??MWfiL3mE_zgY]^d51
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/regWriteControl.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/regWriteControl.sv
!i122 23
R32
R7
r1
!s85 0
31
R8
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/regWriteControl.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/regWriteControl.sv|
!i113 1
R9
R10
R11
nreg@write@control
vresetModule
R1
R17
!i10b 1
!s100 :3hVjOHde9g:8mWX8=`8g1
R3
Ib]gMK>=N>4QJRHOm^<XUF0
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/resetModule.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/resetModule.sv
!i122 27
R16
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/resetModule.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/resetModule.sv|
!i113 1
R9
R10
R11
nreset@module
vSetFlags
R1
R28
!i10b 1
!s100 94ZIWaOY7L^6Yl79]:EV]2
R3
IRjHm6F7EQ`iYMK^_Tm9fn0
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv
!i122 3
R22
R7
r1
!s85 0
31
R14
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/SetFlags.sv|
!i113 1
R9
R10
R11
n@set@flags
vsignExtend
R1
R12
!i10b 1
!s100 I5NCGK<H3eDHZg`C`_aWP2
R3
I4hVhfzmoRdDaaa?R0f:VZ1
R4
S1
R0
R5
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/signExtend.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/signExtend.sv
!i122 11
L0 1 5
R7
r1
!s85 0
31
R19
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/signExtend.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/signExtend.sv|
!i113 1
R9
R10
R11
nsign@extend
vwriteBack
R1
R17
!i10b 1
!s100 YJ`?UGEaDQ_OZ1j7kbjkT1
R3
Io_T5oBY8]hSfN`LAeB>=I0
R4
S1
R0
R15
8D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/writeBack.sv
FD:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/writeBack.sv
!i122 24
R33
R7
r1
!s85 0
31
R18
!s107 D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/writeBack.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture|D:/Git/ybrenes_computer_architecture_1_2023/microarchitecture/writeBack.sv|
!i113 1
R9
R10
R11
nwrite@back
