# ğŸ”— Combinational Circuits in Verilog  

Welcome to my **Combinational Circuits** playground! ğŸ‰  
This repository is a collection of **basic to advanced combinational logic circuits** implemented in **Verilog HDL** using Vivado.  

---

## âœ¨ Whatâ€™s Inside?
Here, you will find Verilog implementations of circuits such as:  
- ğŸŸ¢ Half Adder & Full Adder  
- ğŸŸ¢ Half Subtractor & Full Subtractor  
- ğŸŸ¢ Multiplexers (2:1, 4:1, 8:1 â€¦)  
- ğŸŸ¢ Demultiplexers  
- ğŸŸ¢ Encoders & Decoders  
- ğŸŸ¢ Comparators  
- ğŸŸ¢ More exciting circuits will be added ğŸš€  

---

## ğŸ¯ Goal of This Repository
The idea is not just to dump code, but to make learning **digital logic design** more **interactive and imaginative** âœ¨.  
Think of it like a **digital LEGO set** ğŸ§© â€” where each small circuit can be connected and expanded into bigger projects!  

---

## ğŸ›  Tools Used
- **Vivado Design Suite** ğŸ–¥ï¸  
- **Verilog HDL**  

---

## ğŸ“‚ How to Explore
1. Open the folder `srcs/sources_1/new/` â†’ Contains **main Verilog codes**  
2. Open the folder `srcs/sim_1/new/` â†’ Contains **testbenches**  

---

## ğŸ¤ Contributions
If you love digital design and want to add your favorite combinational circuit here, feel free to fork & PR ğŸ’¡  

---

## ğŸŒŸ Future Plan
After combinational circuits, Iâ€™ll also move into:  
- ğŸ”„ Sequential Circuits (Flip-Flops, Counters, Shift Registers)  
- ğŸ–¥ï¸ Mini-projects combining multiple blocks  

---

### ğŸ“Œ Stay Tuned
This repo is like a **digital diary** ğŸ“– of my journey in **HDL design**.  
Follow along â€” the circuits will keep growing! ğŸŒ±
