{
  "Top": "matmul_partition",
  "RtlTop": "matmul_partition",
  "RtlPrefix": "",
  "RtlSubPrefix": "matmul_partition_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in1": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in2": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_r": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dim": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "dim",
          "name": "dim",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rep_count": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "rep_count",
          "name": "rep_count",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -trace_level=all",
      "config_cosim -wave_debug=1",
      "config_csim -code_analyzer=1",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matmul_partition"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "548 ~ 1084",
    "Latency": "547"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matmul_partition",
    "Version": "1.0",
    "DisplayName": "Matmul_partition",
    "Revision": "2114182131",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matmul_partition_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/matmul_partition.cpp"],
    "TestBench": ["..\/..\/matmul_partition_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matmul_partition_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matmul_partition_C_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/matmul_partition_control_s_axi.vhd",
      "impl\/vhdl\/matmul_partition_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matmul_partition_gmem_m_axi.vhd",
      "impl\/vhdl\/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.vhd",
      "impl\/vhdl\/matmul_partition_matmul_partition_Pipeline_readA.vhd",
      "impl\/vhdl\/matmul_partition_matmul_partition_Pipeline_readB.vhd",
      "impl\/vhdl\/matmul_partition_matmul_partition_Pipeline_writeC.vhd",
      "impl\/vhdl\/matmul_partition_mul_31ns_32ns_63_2_1.vhd",
      "impl\/vhdl\/matmul_partition_mul_31ns_63ns_94_5_1.vhd",
      "impl\/vhdl\/matmul_partition_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_11_3_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_15_3_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_17_3_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_19_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_21_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_23_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_25_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_27_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_29_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_31_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition_sparsemux_33_4_32_1_1.vhd",
      "impl\/vhdl\/matmul_partition.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matmul_partition_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matmul_partition_C_RAM_AUTO_1R1W.v",
      "impl\/verilog\/matmul_partition_control_s_axi.v",
      "impl\/verilog\/matmul_partition_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matmul_partition_gmem_m_axi.v",
      "impl\/verilog\/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v",
      "impl\/verilog\/matmul_partition_matmul_partition_Pipeline_readA.v",
      "impl\/verilog\/matmul_partition_matmul_partition_Pipeline_readB.v",
      "impl\/verilog\/matmul_partition_matmul_partition_Pipeline_writeC.v",
      "impl\/verilog\/matmul_partition_mul_31ns_32ns_63_2_1.v",
      "impl\/verilog\/matmul_partition_mul_31ns_63ns_94_5_1.v",
      "impl\/verilog\/matmul_partition_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_11_3_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_15_3_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_17_3_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_19_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_21_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_23_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_25_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_27_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_29_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_31_4_32_1_1.v",
      "impl\/verilog\/matmul_partition_sparsemux_33_4_32_1_1.v",
      "impl\/verilog\/matmul_partition.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matmul_partition_v1_0\/data\/matmul_partition.mdd",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/data\/matmul_partition.tcl",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/data\/matmul_partition.yaml",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/xmatmul_partition.c",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/xmatmul_partition.h",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/xmatmul_partition_hw.h",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/xmatmul_partition_linux.c",
      "impl\/misc\/drivers\/matmul_partition_v1_0\/src\/xmatmul_partition_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matmul_partition.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "in1_1",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 31 to 0 of in1"
            }]
        },
        {
          "offset": "0x14",
          "name": "in1_2",
          "access": "W",
          "description": "Data signal of in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in1",
              "access": "W",
              "description": "Bit 63 to 32 of in1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "in2_1",
          "access": "W",
          "description": "Data signal of in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "description": "Bit 31 to 0 of in2"
            }]
        },
        {
          "offset": "0x20",
          "name": "in2_2",
          "access": "W",
          "description": "Data signal of in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in2",
              "access": "W",
              "description": "Bit 63 to 32 of in2"
            }]
        },
        {
          "offset": "0x28",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out_r"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "in2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_r"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_r"
        }
      ]
    },
    "dim": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"dim": "DATA"},
      "ports": ["dim"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "dim"
        }]
    },
    "rep_count": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rep_count": "DATA"},
      "ports": ["rep_count"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rep_count"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dim": {
      "dir": "in",
      "width": "32"
    },
    "rep_count": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matmul_partition",
      "BindInstances": "A_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U A_8_U A_9_U A_10_U A_11_U A_12_U A_13_U A_14_U A_15_U B_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U B_8_U B_9_U B_10_U B_11_U B_12_U B_13_U B_14_U B_15_U C_U mul_32s_32s_32_2_1_U129 icmp_ln46_fu_377_p2 empty_26_fu_433_p2 smax_fu_438_p3 mul_31ns_32ns_63_2_1_U127 empty_27_fu_445_p2 smax2_fu_450_p3 mul_31ns_63ns_94_5_1_U128 empty_28_fu_485_p3 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "matmul_partition_Pipeline_readA",
          "InstanceName": "grp_matmul_partition_Pipeline_readA_fu_259",
          "BindInstances": "icmp_ln46_fu_389_p2 add_ln46_fu_395_p2 icmp_ln48_fu_418_p2 add_ln50_fu_423_p2 j_5_fu_429_p3 i_2_fu_445_p3 add_ln52_fu_465_p2 j_6_fu_481_p2"
        },
        {
          "ModuleName": "matmul_partition_Pipeline_readB",
          "InstanceName": "grp_matmul_partition_Pipeline_readB_fu_284",
          "BindInstances": "icmp_ln57_fu_387_p2 add_ln57_fu_392_p2 icmp_ln59_fu_401_p2 add_ln61_fu_432_p2 j_fu_406_p3 i_fu_438_p3 add_ln63_fu_451_p2 j_3_fu_466_p2"
        },
        {
          "ModuleName": "matmul_partition_Pipeline_loop2_lreorder1_lreorder2",
          "InstanceName": "grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309",
          "BindInstances": "icmp_ln75_fu_819_p2 icmp_ln67_fu_770_p2 add_ln67_fu_775_p2 icmp_ln70_fu_784_p2 select_ln67_fu_827_p3 icmp_ln75_1_fu_834_p2 select_ln67_1_fu_839_p3 add_ln70_fu_846_p2 or_ln70_fu_852_p2 select_ln70_fu_857_p3 select_ln70_1_fu_865_p3 sparsemux_33_4_32_1_1_U59 sparsemux_31_4_32_1_1_U60 sparsemux_29_4_32_1_1_U61 sparsemux_27_4_32_1_1_U62 sparsemux_25_4_32_1_1_U63 sparsemux_23_4_32_1_1_U64 sparsemux_21_4_32_1_1_U65 sparsemux_19_4_32_1_1_U66 sparsemux_17_3_32_1_1_U67 sparsemux_15_3_32_1_1_U68 sparsemux_13_3_32_1_1_U69 sparsemux_11_3_32_1_1_U70 sparsemux_9_2_32_1_1_U57 sparsemux_7_2_32_1_1_U58 icmp_ln81_fu_949_p2 select_ln81_fu_1014_p3 mul_32s_32s_32_2_1_U45 mul_32s_32s_32_2_1_U46 mul_32s_32s_32_2_1_U47 mul_32s_32s_32_2_1_U48 mul_32s_32s_32_2_1_U49 mul_32s_32s_32_2_1_U50 mul_32s_32s_32_2_1_U51 mul_32s_32s_32_2_1_U52 mul_32s_32s_32_2_1_U53 mul_32s_32s_32_2_1_U42 mul_32s_32s_32_2_1_U54 mul_32s_32s_32_2_1_U55 mul_32s_32s_32_2_1_U43 mul_32s_32s_32_2_1_U56 mul_32s_32s_32_2_1_U44 add_ln81_1_fu_1583_p2 add_ln81_4_fu_1597_p2 add_ln81_7_fu_1607_p2 add_ln81_8_fu_1611_p2 add_ln81_11_fu_1569_p2 add_ln83_fu_955_p2 add_ln75_fu_961_p2 add_ln70_1_fu_789_p2 select_ln70_2_fu_795_p3"
        },
        {
          "ModuleName": "matmul_partition_Pipeline_writeC",
          "InstanceName": "grp_matmul_partition_Pipeline_writeC_fu_349",
          "BindInstances": "icmp_ln91_fu_137_p2 add_ln91_fu_143_p2 icmp_ln93_fu_160_p2 add_ln95_fu_165_p2 i_1_fu_171_p3 j_1_fu_179_p3 add_ln97_fu_203_p2 j_2_fu_209_p2"
        }
      ]
    },
    "Info": {
      "matmul_partition_Pipeline_readA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_partition_Pipeline_readB": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_partition_Pipeline_loop2_lreorder1_lreorder2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_partition_Pipeline_writeC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_partition": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matmul_partition_Pipeline_readA": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "readA",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "173",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "350",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_partition_Pipeline_readB": {
        "Latency": {
          "LatencyBest": "259",
          "LatencyAvg": "259",
          "LatencyWorst": "259",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "readB",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "203",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "372",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_partition_Pipeline_loop2_lreorder1_lreorder2": {
        "Latency": {
          "LatencyBest": "266",
          "LatencyAvg": "266",
          "LatencyWorst": "266",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.045"
        },
        "Loops": [{
            "Name": "loop2_lreorder1_lreorder2",
            "TripCount": "256",
            "Latency": "264",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "4885",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "2801",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_partition_Pipeline_writeC": {
        "Latency": {
          "LatencyBest": "261",
          "LatencyAvg": "261",
          "LatencyWorst": "261",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "writeC",
            "TripCount": "256",
            "Latency": "259",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "176",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "349",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_partition": {
        "Latency": {
          "LatencyBest": "547",
          "LatencyAvg": "815",
          "LatencyWorst": "1083",
          "PipelineIIMin": "548",
          "PipelineIIMax": "1084",
          "PipelineII": "548 ~ 1084",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "60",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "27",
          "FF": "9183",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "7450",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-22 10:51:05 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
