INFO: [VRFC 10-2263] Analyzing Verilog file "E:/College/Verilog_practice/gates/gates.srcs/sources_1/new/gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/College/Verilog_practice/gates/gates.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
