// Seed: 2630628950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1)
  ); id_6 :
  assert property (@(posedge id_4 & id_4 or posedge 1 <-> 1'b0 - id_4) id_4)
  else;
  wire id_7;
endmodule
module module_1 ();
  integer id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
