#-----------------------------------------------------------
# Webtalk v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jan 10 16:56:09 2018
# Process ID: 18572
# Current directory: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/xsim.dir/min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/webtalk.log
# Journal file: F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/xsim.dir/min_sopc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/programing/Verilog/CPU_RISCV/CPU_RISCV.sim/sim_1/behav/xsim/xsim.dir/min_sopc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 10 16:56:13 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 10 16:56:13 2018...
