// -p well-formed -p infer-static-timing -x tdst:dump-fsm -p tdst -b none

import "primitives/core.futil";

component main() -> () {
  cells {
    a = std_reg(1);
    b = std_reg(1);
    c = std_reg(1);
  }

  wires {
    group A<"static"=1> {
      A[done] = a.out;
    }

    group B<"static"=2> {
      B[done] = b.out;
    }

    group C<"static"=3> {
      C[done] = c.out;
    }
  }

  control {
    par {
      C;
      A;
      B;
    }
  }
}
