// Seed: 1716716272
module module_0;
  wire id_1, id_2;
  assign module_2.id_6   = 0;
  assign module_1.type_2 = 0;
  wire  id_4;
  uwire id_5 = 1;
  assign id_3[-1] = 1;
endmodule
module module_1 (
    input logic id_0
);
  assign id_2 = 1;
  logic id_3;
  id_4 :
  assert property (@(posedge id_3) id_0) begin : LABEL_0
    id_2 <= id_4;
  end
  module_0 modCall_1 ();
  wire id_5;
  wand id_6;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_2 (
    output wire  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output wire  id_6,
    input  tri0  id_7,
    input  uwire id_8,
    output uwire id_9,
    output wor   id_10
);
  module_0 modCall_1 ();
  tri0 id_12, id_13 = 1, id_14, id_15, id_16;
  assign id_6 = -1;
endmodule
