|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  secuencia
Project Path         :  C:\Users\YaKerTaker\Google Drive\4° SEMESTRE\Diseño S Digitales\P11DSD
Project Fitted on    :  Sat Jun 16 16:48:29 2018

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_VHDL


// Project 'secuencia' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.06 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                8
Total Logic Functions           50
  Total Output Pins             7
  Total Bidir I/O Pins          0
  Total Buried Nodes            43
Total Flip-Flops                35
  Total D Flip-Flops            22
  Total T Flip-Flops            13
  Total Latches                 0
Total Product Terms             204

Total Reserved Pins             0
Total Locked Pins               15
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               3


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        1      1    -->    50
I/O Pins                           94       14     80    -->    14
Logic Functions                   256       50    206    -->    19
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      215    361    -->    37
Logical Product Terms            1280      134   1146    -->    10
Occupied GLBs                      16       14      2    -->    87
Macrocells                        256       50    206    -->    19

Control Product Terms:
  GLB Clock/Clock Enables          16       13      3    -->    81
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       51    305    -->    14
  GRP from IFB                     ..        8     ..    -->    ..
    (from input signals)           ..        8     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       43     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      1    30    31      5/6      0   10      0              6       14       10
  GLB    B      3    28    31      1/6      0    4      0             12       15        4
  GLB    C     11    18    29      6/6      0    5      0             11       10        5
  GLB    D      0    32    32      2/6      0    8      0              8       23        8
-------------------------------------------------------------------------------------------
  GLB    E      1    11    12      0/6      0    3      0             13        9        3
  GLB    F      1     8     9      0/6      0    3      0             13        9        3
  GLB    G      0     0     0      0/6      0    0      0             16        0        0
  GLB    H      0    15    15      0/6      0    4      0             12       10        4
-------------------------------------------------------------------------------------------
  GLB    I      6     0     6      0/6      0    1      0             15        3        1
  GLB    J      0     6     6      0/6      0    3      0             13       11        3
  GLB    K      9     0     9      0/6      0    1      0             15        6        2
  GLB    L      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    M      1     8     9      0/6      0    2      0             14        6        2
  GLB    N      1     7     8      0/6      0    2      0             14        7        2
  GLB    O      1     6     7      0/6      0    2      0             14        5        2
  GLB    P      1    10    11      0/6      0    2      0             14        6        2
-------------------------------------------------------------------------------------------
TOTALS:        36   179   215     14/96     0   50      0            206      134       51

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      0      0      0      0
  GLB    B   1      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   1      0         0      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         0      0      0      0      0
  GLB    J   1      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   1      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |    *   |LVCMOS18         | Input |CLK         |
5     |  I_O  |   0  |C10 |    *   |LVCMOS18         | Input |CLR         |
6     |  I_O  |   0  |C8  |    *   |LVCMOS18         | Input |ENTRADA_0_  |
7     |  I_O  |   0  |C6  |    *   |LVCMOS18         | Input |ENTRADA_1_  |
8     |  I_O  |   0  |C4  |    *   |LVCMOS18         | Input |ENTRADA_2_  |
9     |  I_O  |   0  |C2  |    *   |LVCMOS18         | Input |ENTRADA_3_  |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |    *   |LVCMOS18         | Input |ENTRADA_4_  |
12    |  I_O  |   0  |D12 |    *   |LVCMOS18         | Input |ENTRADA_5_  |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |        |                 |       |            |
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |        |                 |       |            |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |        |                 |       |            |
29    |  I_O  |   0  |F4  |        |                 |       |            |
30    |  I_O  |   0  |F6  |        |                 |       |            |
31    |  I_O  |   0  |F8  |        |                 |       |            |
32    |  I_O  |   0  |F10 |        |                 |       |            |
33    |  I_O  |   0  |F12 |        |                 |       |            |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |        |                 |       |            |
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |                 |       |            |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |                 |       |            |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |        |                 |       |            |
59    |  I_O  |   1  |I4  |        |                 |       |            |
60    |  I_O  |   1  |I6  |        |                 |       |            |
61    |  I_O  |   1  |I8  |        |                 |       |            |
62    |  I_O  |   1  |I10 |        |                 |       |            |
63    |  I_O  |   1  |I12 |        |                 |       |            |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |        |                 |       |            |
77    |  I_O  |   1  |K10 |        |                 |       |            |
78    |  I_O  |   1  |K8  |        |                 |       |            |
79    |  I_O  |   1  |K6  |        |                 |       |            |
80    |  I_O  |   1  |K4  |        |                 |       |            |
81    |  I_O  |   1  |K2  |        |                 |       |            |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |        |                 |       |            |
84    |  I_O  |   1  |L12 |        |                 |       |            |
85    |  I_O  |   1  |L10 |        |                 |       |            |
86    |  I_O  |   1  |L8  |        |                 |       |            |
87    |  I_O  |   1  |L6  |        |                 |       |            |
88    |  I_O  |   1  |L4  |        |                 |       |            |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |                 |       |            |
94    |  I_O  |   1  |M4  |        |                 |       |            |
95    |  I_O  |   1  |M6  |        |                 |       |            |
96    |  I_O  |   1  |M8  |        |                 |       |            |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |                 |       |            |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |        |                 |       |            |
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |        |                 |       |            |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |        |                 |       |            |
122   |  I_O  |   1  |P8  |        |                 |       |            |
123   |  I_O  |   1  |P6  |        |                 |       |            |
124   |  I_O  |   1  |P4  |        |                 |       |            |
125   | I_O/OE|   1  |P2  |        |                 |       |            |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|DISPLAY_0_  |
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Output|DISPLAY_1_  |
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Output|DISPLAY_2_  |
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Output|DISPLAY_3_  |
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Output|DISPLAY_4_  |
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|DISPLAY_5_  |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|DISPLAY_6_  |
139   |  I_O  |   0  |B4  |        |                 |       |            |
140   |  I_O  |   0  |B6  |        |                 |       |            |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
-----------------------------------------------------
   4   C  I/O   13 ABCDEF-HIJ--MNOP    Down CLK
   5   C  I/O   13 ABCDEF-HIJ--MNOP    Down CLR
   6   C  I/O   1  ----------K-----    Down ENTRADA_0_
   7   C  I/O   1  ----------K-----    Down ENTRADA_1_
   8   C  I/O   1  ----------K-----    Down ENTRADA_2_
   9   C  I/O   1  ----------K-----    Down ENTRADA_3_
  11   D  I/O   1  ----------K-----    Down ENTRADA_4_
  12   D  I/O   1  ----------K-----    Down ENTRADA_5_
-----------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-----------------------------------------------------------------------------------
 130   A  3  -   1  1 COM                   ----------------  Fast   Down DISPLAY_0_
 131   A  0  -   0  1 COM                   ----------------  Fast   Down DISPLAY_1_
 132   A  0  -   0  1 COM                   ----------------  Fast   Down DISPLAY_2_
 133   A  3  -   1  1 COM                   ----------------  Fast   Down DISPLAY_3_
 134   A  3  -   1  1 COM                   ----------------  Fast   Down DISPLAY_4_
 135   A  3  -   1  1 COM                   ----------------  Fast   Down DISPLAY_5_
 138   B  3  -   1  1 COM                   ----------------  Fast   Down DISPLAY_6_
-----------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------
 4   K  9  -   6  2 COM              1  ---------J------  FUT_2_N_38_2
 7   A  4  1   1  1 DFF  *   S       6  ABCD----I-K-----  I_i0
 5   A 27  2   4  1 DFF    * R       6  ABCD----I-K-----  I_i1
 9   N  7  3   3  1 DFF    * R       3  --CD---------N--  I_i10
 3   N  8  3   4  1 DFF    * R       5  ABCD---------N--  I_i11
10   B 28  2   4  1 DFF    * R       4  ABCD------------  I_i12
 6   B 28  2   5  1 DFF    * R       4  ABCD------------  I_i13
 1   B 28  2   5  1 TFF    * R       4  ABCD------------  I_i14
 3   D 28  2   4  1 DFF    * R       4  ABCD------------  I_i15
 1   D 28  2   5  1 DFF    * R       4  ABCD------------  I_i16
 0   D 28  2   5  1 TFF    * R       4  ABCD------------  I_i17
 5   C  9  3   2  1 DFF    * R       1  --C-------------  I_i18
 3   C 13  3   3  1 TFF    * R       4  ABCD------------  I_i19
 7   I  6  1   3  1 DFF  *   S       6  ABCD----I-K-----  I_i2
 1   C 14  3   3  1 TFF    * R       1  --C-------------  I_i20
 3   A 28  2   4  1 DFF    * R       6  AB-DEF-H--------  I_i21
 5   F  7  3   3  1 DFF    * R       4  --C-EF-H--------  I_i22
 2   F  8  3   4  1 DFF    * R       6  AB-DEF-H--------  I_i23
10   F  9  3   2  1 DFF    * R       6  AB-DEF-H--------  I_i24
10   E 10  3   3  1 TFF    * R       5  AB-DE--H--------  I_i25
 5   E 11  3   3  1 TFF    * R       3  --C-E--H--------  I_i26
 2   E 12  3   3  1 TFF    * R       5  AB-DE--H--------  I_i27
 6   H 13  3   3  1 TFF    * R       4  AB-D---H--------  I_i28
 3   H 14  3   3  1 TFF    * R       4  AB-D---H--------  I_i29
 2   D 28  2   5  1 TFF    * R       2  --CD------------  I_i3
 1   H 15  3   3  1 TFF    * R       4  AB-D---H--------  I_i30
10   H 15  3   1  1 DFF    * R       12 ABCDEF-HI---MNOP  I_i31
 9   O  6  3   2  1 DFF    * R       5  --CD--------M-OP  I_i4
 3   O  7  3   3  1 DFF    * R       7  ABCD--------M-OP  I_i5
 3   M  8  3   4  1 DFF    * R       4  --CD--------M--P  I_i6
 9   M  9  3   2  1 DFF    * R       6  ABCD--------M--P  I_i7
 9   P 10  3   3  1 TFF    * R       5  ABCD-----------P  I_i8
 3   P 11  3   3  1 TFF    * R       6  ABCD---------N-P  I_i9
10   J  6  2   3  1 DFF    * R       3  AB-------J------  PRE_i0
 5   J  6  2   4  1 DFF    * R       3  AB-------J------  PRE_i1
 2   J  6  2   4  1 DFF    * R       3  AB-------J------  PRE_i2
 5   D  9  -   1  1 COM              1  -------------N--  n18
12   D 12  -   1  1 COM              2  -BC-------------  n24
 9   D 15  -   1  1 COM              2  --CD------------  n30
11   C 21  -   1  1 COM              4  A---EF-H--------  n42
 7   C  8  -   1  1 COM              3  AB-D------------  n58
12   A 24  -   1  1 COM              8  --C-EF-H----MNOP  n602
 7   D  4  -   1  1 COM              3  ------------M-OP  n8
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
DISPLAY_0_ = PRE_i2.Q & PRE_i1.Q & !PRE_i0.Q ; (1 pterm, 3 signals)

DISPLAY_1_ = 0 ; (0 pterm, 0 signal)

DISPLAY_2_ = 0 ; (0 pterm, 0 signal)

DISPLAY_3_ = PRE_i2.Q & PRE_i1.Q & !PRE_i0.Q ; (1 pterm, 3 signals)

DISPLAY_4_ = PRE_i2.Q & PRE_i1.Q & !PRE_i0.Q ; (1 pterm, 3 signals)

DISPLAY_5_ = PRE_i2.Q & PRE_i1.Q & !PRE_i0.Q ; (1 pterm, 3 signals)

DISPLAY_6_ = !( PRE_i2.Q & PRE_i1.Q & PRE_i0.Q ) ; (1 pterm, 3 signals)

FUT_2_N_38_2 = ENTRADA_4_ & I_i2.Q & !I_i1.Q & !I_i0.Q
    # ENTRADA_2_ & !I_i2.Q & I_i1.Q & !I_i0.Q
    # ENTRADA_5_ & I_i2.Q & !I_i1.Q & I_i0.Q
    # ENTRADA_3_ & !I_i2.Q & I_i1.Q & I_i0.Q
    # ENTRADA_0_ & !I_i2.Q & !I_i1.Q & !I_i0.Q
    # ENTRADA_1_ & !I_i2.Q & !I_i1.Q & I_i0.Q ; (6 pterms, 9 signals)

I_i0.D = !( !I_i31.Q & I_i0.Q ) ; (1 pterm, 2 signals)
I_i0.C = CLK ; (1 pterm, 1 signal)
I_i0.AP = !CLR ; (1 pterm, 1 signal)

I_i1.D = !( I_i31.Q
    # !I_i1.Q & I_i0.Q
    # I_i1.Q & !I_i0.Q
    # !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q
       & !I_i7.Q & !I_i5.Q & !I_i2.Q & !I_i1.Q & !n58 ) ; (4 pterms, 25 signals)
I_i1.C = CLK ; (1 pterm, 1 signal)
I_i1.AR = !CLR ; (1 pterm, 1 signal)

I_i10.D = !n18 & !I_i31.Q & !I_i10.Q & !I_i9.Q & n602
    # !I_i31.Q & I_i10.Q & I_i9.Q & n602
    # n18 & !I_i31.Q & I_i10.Q & n602 ; (3 pterms, 5 signals)
I_i10.C = CLK ; (1 pterm, 1 signal)
I_i10.AR = !CLR ; (1 pterm, 1 signal)

I_i11.D = !n18 & !I_i31.Q & !I_i11.Q & !I_i10.Q & !I_i9.Q & n602
    # !I_i31.Q & I_i11.Q & I_i9.Q & n602
    # !I_i31.Q & I_i11.Q & I_i10.Q & n602
    # n18 & !I_i31.Q & I_i11.Q & n602 ; (4 pterms, 6 signals)
I_i11.C = CLK ; (1 pterm, 1 signal)
I_i11.AR = !CLR ; (1 pterm, 1 signal)

I_i12.D = !( I_i31.Q
    # !I_i12.Q & n24
    # I_i12.Q & !n24
    # !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q
       & !I_i7.Q & !I_i5.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q & !n58 ) ; (4 pterms, 26 signals)
I_i12.C = CLK ; (1 pterm, 1 signal)
I_i12.AR = !CLR ; (1 pterm, 1 signal)

I_i13.D = !( I_i31.Q
    # !I_i13.Q & I_i12.Q
    # !I_i13.Q & n24
    # I_i13.Q & !I_i12.Q & !n24
    # !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q & !I_i7.Q
       & !I_i5.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q & !n58 ) ; (5 pterms, 26 signals)
I_i13.C = CLK ; (1 pterm, 1 signal)
I_i13.AR = !CLR ; (1 pterm, 1 signal)

I_i14.T = !( !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q & !I_i7.Q & !I_i5.Q & !I_i2.Q
       & !I_i1.Q & !I_i0.Q & !n58
    # !I_i31.Q & I_i12.Q
    # !I_i31.Q & I_i13.Q
    # I_i31.Q & !I_i14.Q
    # !I_i31.Q & n24 ) ; (5 pterms, 26 signals)
I_i14.C = CLK ; (1 pterm, 1 signal)
I_i14.AR = !CLR ; (1 pterm, 1 signal)

I_i15.D = !( I_i31.Q
    # !I_i15.Q & n30
    # I_i15.Q & !n30
    # !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q
       & !I_i7.Q & !I_i5.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q & !n58 ) ; (4 pterms, 26 signals)
I_i15.C = CLK ; (1 pterm, 1 signal)
I_i15.AR = !CLR ; (1 pterm, 1 signal)

I_i16.D = !( I_i31.Q
    # !I_i16.Q & I_i15.Q
    # !I_i16.Q & n30
    # I_i16.Q & !I_i15.Q & !n30
    # !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i14.Q
       & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q & !I_i7.Q
       & !I_i5.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q & !n58 ) ; (5 pterms, 26 signals)
I_i16.C = CLK ; (1 pterm, 1 signal)
I_i16.AR = !CLR ; (1 pterm, 1 signal)

I_i17.T = !( !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i14.Q & !I_i13.Q
       & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q & !I_i7.Q & !I_i5.Q & !I_i2.Q
       & !I_i1.Q & !I_i0.Q & !n58
    # !I_i31.Q & I_i15.Q
    # !I_i31.Q & I_i16.Q
    # I_i31.Q & !I_i17.Q
    # !I_i31.Q & n30 ) ; (5 pterms, 26 signals)
I_i17.C = CLK ; (1 pterm, 1 signal)
I_i17.AR = !CLR ; (1 pterm, 1 signal)

I_i18.D.X1 = !I_i31.Q & I_i18.Q & n602 ; (1 pterm, 3 signals)
I_i18.D.X2 = !I_i31.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q & n602 & !n30 ; (1 pterm, 6 signals)
I_i18.C = CLK ; (1 pterm, 1 signal)
I_i18.AR = !CLR ; (1 pterm, 1 signal)

I_i19.T = !I_i31.Q & !I_i18.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q & !I_i14.Q
       & !I_i13.Q & !I_i12.Q & n602 & !n24
    # I_i19.Q & !n602
    # I_i31.Q & I_i19.Q ; (3 pterms, 11 signals)
I_i19.C = CLK ; (1 pterm, 1 signal)
I_i19.AR = !CLR ; (1 pterm, 1 signal)

I_i2.D = !( !I_i31.Q & I_i2.Q & !I_i1.Q & !I_i0.Q
    # !I_i31.Q & !I_i2.Q & I_i1.Q
    # !I_i31.Q & !I_i2.Q & I_i0.Q ) ; (3 pterms, 4 signals)
I_i2.C = CLK ; (1 pterm, 1 signal)
I_i2.AP = !CLR ; (1 pterm, 1 signal)

I_i20.T = !I_i31.Q & !I_i19.Q & !I_i18.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & n602 & !n24
    # I_i20.Q & !n602
    # I_i31.Q & I_i20.Q ; (3 pterms, 12 signals)
I_i20.C = CLK ; (1 pterm, 1 signal)
I_i20.AR = !CLR ; (1 pterm, 1 signal)

I_i21.D = !( I_i31.Q
    # !I_i21.Q & n42
    # I_i21.Q & !n42
    # !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q
       & !I_i7.Q & !I_i5.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q & !n58 ) ; (4 pterms, 26 signals)
I_i21.C = CLK ; (1 pterm, 1 signal)
I_i21.AR = !CLR ; (1 pterm, 1 signal)

I_i22.D = !I_i31.Q & !I_i22.Q & !I_i21.Q & !n42 & n602
    # !I_i31.Q & I_i22.Q & n42 & n602
    # !I_i31.Q & I_i22.Q & I_i21.Q & n602 ; (3 pterms, 5 signals)
I_i22.C = CLK ; (1 pterm, 1 signal)
I_i22.AR = !CLR ; (1 pterm, 1 signal)

I_i23.D = !I_i31.Q & !I_i23.Q & !I_i22.Q & !I_i21.Q & !n42 & n602
    # !I_i31.Q & I_i23.Q & n42 & n602
    # !I_i31.Q & I_i23.Q & I_i21.Q & n602
    # !I_i31.Q & I_i23.Q & I_i22.Q & n602 ; (4 pterms, 6 signals)
I_i23.C = CLK ; (1 pterm, 1 signal)
I_i23.AR = !CLR ; (1 pterm, 1 signal)

I_i24.D.X1 = !I_i31.Q & I_i24.Q & n602 ; (1 pterm, 3 signals)
I_i24.D.X2 = !I_i31.Q & !I_i23.Q & !I_i22.Q & !I_i21.Q & !n42 & n602 ; (1 pterm, 6 signals)
I_i24.C = CLK ; (1 pterm, 1 signal)
I_i24.AR = !CLR ; (1 pterm, 1 signal)

I_i25.T = !I_i31.Q & !I_i24.Q & !I_i23.Q & !I_i22.Q & !I_i21.Q & !n42 & n602
    # I_i31.Q & I_i25.Q
    # I_i25.Q & !n602 ; (3 pterms, 8 signals)
I_i25.C = CLK ; (1 pterm, 1 signal)
I_i25.AR = !CLR ; (1 pterm, 1 signal)

I_i26.T = !I_i31.Q & !I_i25.Q & !I_i24.Q & !I_i23.Q & !I_i22.Q & !I_i21.Q
       & !n42 & n602
    # I_i31.Q & I_i26.Q
    # I_i26.Q & !n602 ; (3 pterms, 9 signals)
I_i26.C = CLK ; (1 pterm, 1 signal)
I_i26.AR = !CLR ; (1 pterm, 1 signal)

I_i27.T = !I_i31.Q & !I_i26.Q & !I_i25.Q & !I_i24.Q & !I_i23.Q & !I_i22.Q
       & !I_i21.Q & !n42 & n602
    # I_i31.Q & I_i27.Q
    # I_i27.Q & !n602 ; (3 pterms, 10 signals)
I_i27.C = CLK ; (1 pterm, 1 signal)
I_i27.AR = !CLR ; (1 pterm, 1 signal)

I_i28.T = !I_i31.Q & !I_i27.Q & !I_i26.Q & !I_i25.Q & !I_i24.Q & !I_i23.Q
       & !I_i22.Q & !I_i21.Q & !n42 & n602
    # I_i31.Q & I_i28.Q
    # I_i28.Q & !n602 ; (3 pterms, 11 signals)
I_i28.C = CLK ; (1 pterm, 1 signal)
I_i28.AR = !CLR ; (1 pterm, 1 signal)

I_i29.T = !I_i31.Q & !I_i28.Q & !I_i27.Q & !I_i26.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i22.Q & !I_i21.Q & !n42 & n602
    # I_i31.Q & I_i29.Q
    # I_i29.Q & !n602 ; (3 pterms, 12 signals)
I_i29.C = CLK ; (1 pterm, 1 signal)
I_i29.AR = !CLR ; (1 pterm, 1 signal)

I_i3.T = !( !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q
       & !I_i7.Q & !I_i5.Q & !I_i3.Q & !n58
    # !I_i31.Q & I_i0.Q
    # !I_i31.Q & I_i1.Q
    # !I_i31.Q & I_i2.Q
    # I_i31.Q & !I_i3.Q ) ; (5 pterms, 26 signals)
I_i3.C = CLK ; (1 pterm, 1 signal)
I_i3.AR = !CLR ; (1 pterm, 1 signal)

I_i30.T = !I_i31.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i26.Q & !I_i25.Q
       & !I_i24.Q & !I_i23.Q & !I_i22.Q & !I_i21.Q & !n42 & n602
    # I_i31.Q & I_i30.Q
    # I_i30.Q & !n602 ; (3 pterms, 13 signals)
I_i30.C = CLK ; (1 pterm, 1 signal)
I_i30.AR = !CLR ; (1 pterm, 1 signal)

I_i31.D = !I_i31.Q & !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i26.Q
       & !I_i25.Q & !I_i24.Q & !I_i23.Q & !I_i22.Q & !I_i21.Q & !n42 & n602 ; (1 pterm, 13 signals)
I_i31.C = CLK ; (1 pterm, 1 signal)
I_i31.AR = !CLR ; (1 pterm, 1 signal)

I_i4.D = !I_i31.Q & !I_i4.Q & !n8 & n602
    # !I_i31.Q & I_i4.Q & n8 & n602 ; (2 pterms, 4 signals)
I_i4.C = CLK ; (1 pterm, 1 signal)
I_i4.AR = !CLR ; (1 pterm, 1 signal)

I_i5.D = !I_i31.Q & !I_i5.Q & !I_i4.Q & !n8 & n602
    # !I_i31.Q & I_i5.Q & n8 & n602
    # !I_i31.Q & I_i5.Q & I_i4.Q & n602 ; (3 pterms, 5 signals)
I_i5.C = CLK ; (1 pterm, 1 signal)
I_i5.AR = !CLR ; (1 pterm, 1 signal)

I_i6.D = !I_i31.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !n8 & n602
    # !I_i31.Q & I_i6.Q & n8 & n602
    # !I_i31.Q & I_i6.Q & I_i4.Q & n602
    # !I_i31.Q & I_i6.Q & I_i5.Q & n602 ; (4 pterms, 6 signals)
I_i6.C = CLK ; (1 pterm, 1 signal)
I_i6.AR = !CLR ; (1 pterm, 1 signal)

I_i7.D.X1 = !I_i31.Q & I_i7.Q & n602 ; (1 pterm, 3 signals)
I_i7.D.X2 = !I_i31.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !n8 & n602 ; (1 pterm, 6 signals)
I_i7.C = CLK ; (1 pterm, 1 signal)
I_i7.AR = !CLR ; (1 pterm, 1 signal)

I_i8.T = !I_i31.Q & !I_i7.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !n8 & n602
    # I_i31.Q & I_i8.Q
    # I_i8.Q & !n602 ; (3 pterms, 8 signals)
I_i8.C = CLK ; (1 pterm, 1 signal)
I_i8.AR = !CLR ; (1 pterm, 1 signal)

I_i9.T = !I_i31.Q & !I_i8.Q & !I_i7.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !n8
       & n602
    # I_i31.Q & I_i9.Q
    # I_i9.Q & !n602 ; (3 pterms, 9 signals)
I_i9.C = CLK ; (1 pterm, 1 signal)
I_i9.AR = !CLR ; (1 pterm, 1 signal)

PRE_i0.D = !PRE_i2.Q & PRE_i1.Q & !FUT_2_N_38_2
    # !PRE_i1.Q & !PRE_i0.Q & FUT_2_N_38_2
    # PRE_i2.Q & !PRE_i1.Q & FUT_2_N_38_2 ; (3 pterms, 4 signals)
PRE_i0.C = CLK ; (1 pterm, 1 signal)
PRE_i0.AR = !CLR ; (1 pterm, 1 signal)

PRE_i1.D = PRE_i2.Q & !PRE_i1.Q & PRE_i0.Q & !FUT_2_N_38_2
    # !PRE_i2.Q & !PRE_i1.Q & PRE_i0.Q & FUT_2_N_38_2
    # PRE_i1.Q & !PRE_i0.Q
    # !PRE_i2.Q & PRE_i1.Q & !FUT_2_N_38_2 ; (4 pterms, 4 signals)
PRE_i1.C = CLK ; (1 pterm, 1 signal)
PRE_i1.AR = !CLR ; (1 pterm, 1 signal)

PRE_i2.D = PRE_i2.Q & !PRE_i1.Q & FUT_2_N_38_2
    # !PRE_i2.Q & PRE_i1.Q & PRE_i0.Q & FUT_2_N_38_2
    # PRE_i2.Q & !PRE_i1.Q & PRE_i0.Q
    # PRE_i2.Q & PRE_i1.Q & !PRE_i0.Q ; (4 pterms, 4 signals)
PRE_i2.C = CLK ; (1 pterm, 1 signal)
PRE_i2.AR = !CLR ; (1 pterm, 1 signal)

n18 = !( !I_i8.Q & !I_i7.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !I_i3.Q & !I_i2.Q
       & !I_i1.Q & !I_i0.Q ) ; (1 pterm, 9 signals)

n24 = !( !I_i11.Q & !I_i10.Q & !I_i9.Q & !I_i8.Q & !I_i7.Q & !I_i6.Q & !I_i5.Q
       & !I_i4.Q & !I_i3.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q ) ; (1 pterm, 12 signals)

n30 = !( !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i10.Q & !I_i9.Q
       & !I_i8.Q & !I_i7.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !I_i3.Q & !I_i2.Q
       & !I_i1.Q & !I_i0.Q ) ; (1 pterm, 15 signals)

n42 = !( !I_i20.Q & !I_i19.Q & !I_i18.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i10.Q & !I_i9.Q
       & !I_i8.Q & !I_i7.Q & !I_i6.Q & !I_i5.Q & !I_i4.Q & !I_i3.Q & !I_i2.Q
       & !I_i1.Q & !I_i0.Q ) ; (1 pterm, 21 signals)

n58 = !( !I_i26.Q & !I_i22.Q & !I_i20.Q & !I_i18.Q & !I_i10.Q & !I_i6.Q
       & !I_i4.Q & !I_i3.Q ) ; (1 pterm, 8 signals)

n602 = !( !I_i30.Q & !I_i29.Q & !I_i28.Q & !I_i27.Q & !I_i25.Q & !I_i24.Q
       & !I_i23.Q & !I_i21.Q & !I_i19.Q & !I_i17.Q & !I_i16.Q & !I_i15.Q
       & !I_i14.Q & !I_i13.Q & !I_i12.Q & !I_i11.Q & !I_i9.Q & !I_i8.Q
       & !I_i7.Q & !I_i5.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q & !n58 ) ; (1 pterm, 24 signals)

n8 = !( !I_i3.Q & !I_i2.Q & !I_i1.Q & !I_i0.Q ) ; (1 pterm, 4 signals)




