
*** Running vivado
    with args -log integer_test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source integer_test.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source integer_test.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.352 ; gain = 0.023 ; free physical = 818 ; free virtual = 1977
Command: link_design -top integer_test -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1583.945 ; gain = 0.000 ; free physical = 426 ; free virtual = 1640
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_b'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_g'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4_r'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_b'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_g'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5_r'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/Source/constr/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1712.426 ; gain = 0.000 ; free physical = 313 ; free virtual = 1529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.395 ; gain = 462.043 ; free physical = 308 ; free virtual = 1524
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1769.223 ; gain = 52.828 ; free physical = 296 ; free virtual = 1513

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 214050f2a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2189.051 ; gain = 419.828 ; free physical = 119 ; free virtual = 1138

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 214050f2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2465.973 ; gain = 0.000 ; free physical = 133 ; free virtual = 890
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 214050f2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2465.973 ; gain = 0.000 ; free physical = 133 ; free virtual = 890
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a4e786a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2465.973 ; gain = 0.000 ; free physical = 132 ; free virtual = 890
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a4e786a0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2497.988 ; gain = 32.016 ; free physical = 132 ; free virtual = 890
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a4e786a0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2497.988 ; gain = 32.016 ; free physical = 132 ; free virtual = 890
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a4e786a0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2497.988 ; gain = 32.016 ; free physical = 132 ; free virtual = 890
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.988 ; gain = 0.000 ; free physical = 132 ; free virtual = 890
Ending Logic Optimization Task | Checksum: 26eef5f61

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2497.988 ; gain = 32.016 ; free physical = 132 ; free virtual = 890

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 26eef5f61

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.988 ; gain = 0.000 ; free physical = 130 ; free virtual = 889

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26eef5f61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.988 ; gain = 0.000 ; free physical = 130 ; free virtual = 889

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.988 ; gain = 0.000 ; free physical = 130 ; free virtual = 889
Ending Netlist Obfuscation Task | Checksum: 26eef5f61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.988 ; gain = 0.000 ; free physical = 130 ; free virtual = 889
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2497.988 ; gain = 781.594 ; free physical = 130 ; free virtual = 889
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2522.000 ; gain = 16.008 ; free physical = 119 ; free virtual = 882
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file integer_test_drc_opted.rpt -pb integer_test_drc_opted.pb -rpx integer_test_drc_opted.rpx
Command: report_drc -file integer_test_drc_opted.rpt -pb integer_test_drc_opted.pb -rpx integer_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/student/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 138 ; free virtual = 828
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18b3f46dc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 138 ; free virtual = 828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 139 ; free virtual = 829

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cfaa8041

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 123 ; free virtual = 822

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13fca7ebd

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 122 ; free virtual = 825

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13fca7ebd

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 122 ; free virtual = 825
Phase 1 Placer Initialization | Checksum: 13fca7ebd

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 122 ; free virtual = 826

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133ab5031

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 119 ; free virtual = 823

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11eed10ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 118 ; free virtual = 822

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11eed10ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 118 ; free virtual = 822

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f72dfd28

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 110 ; free virtual = 805

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 120 ; free virtual = 802

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: f72dfd28

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 119 ; free virtual = 802
Phase 2.4 Global Placement Core | Checksum: e8938c73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 800
Phase 2 Global Placement | Checksum: e8938c73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 800

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e8b23255

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 112 ; free virtual = 800

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e87f05be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 110 ; free virtual = 800

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1228df602

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 120 ; free virtual = 803

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1228df602

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 120 ; free virtual = 803

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20cdbf778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 134 ; free virtual = 810

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20cdbf778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 131 ; free virtual = 810

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20cdbf778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 129 ; free virtual = 809
Phase 3 Detail Placement | Checksum: 20cdbf778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 129 ; free virtual = 809

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12e40708e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.184 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13810fc55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 120 ; free virtual = 815
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21037d612

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 119 ; free virtual = 814
Phase 4.1.1.1 BUFG Insertion | Checksum: 12e40708e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 118 ; free virtual = 813

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.184. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16af214f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 117 ; free virtual = 811

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 116 ; free virtual = 811
Phase 4.1 Post Commit Optimization | Checksum: 16af214f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 116 ; free virtual = 810

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16af214f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 807

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16af214f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 807
Phase 4.3 Placer Reporting | Checksum: 16af214f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 807

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 807

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 807
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14f761c65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 113 ; free virtual = 807
Ending Placer Task | Checksum: 1110bc501

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 111 ; free virtual = 806
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 105 ; free virtual = 804
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file integer_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 124 ; free virtual = 813
INFO: [runtcl-4] Executing : report_utilization -file integer_test_utilization_placed.rpt -pb integer_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file integer_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 129 ; free virtual = 814
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 115 ; free virtual = 800
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2554.016 ; gain = 0.000 ; free physical = 117 ; free virtual = 799
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d9df8cbe ConstDB: 0 ShapeSum: 372c3843 RouteDB: 0
Post Restoration Checksum: NetGraph: 30227855 NumContArr: 12744af3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 4296c348

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2631.188 ; gain = 71.691 ; free physical = 108 ; free virtual = 655

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 4296c348

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2647.188 ; gain = 87.691 ; free physical = 112 ; free virtual = 645

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4296c348

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2647.188 ; gain = 87.691 ; free physical = 117 ; free virtual = 645
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f498f81a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2662.070 ; gain = 102.574 ; free physical = 123 ; free virtual = 630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.041  | TNS=0.000  | WHS=-0.050 | THS=-0.127 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 126db195f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 134 ; free virtual = 631

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 126db195f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 134 ; free virtual = 631
Phase 3 Initial Routing | Checksum: 147be1454

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 130 ; free virtual = 629

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.891  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 178af79e6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 630
Phase 4 Rip-up And Reroute | Checksum: 178af79e6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 630

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ac91a015

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 630
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.046  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ac91a015

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 630

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ac91a015

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 630
Phase 5 Delay and Skew Optimization | Checksum: 1ac91a015

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 630

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 168d63e32

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 631
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.046  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 136cd48d5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 631
Phase 6 Post Hold Fix | Checksum: 136cd48d5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 631

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0068862 %
  Global Horizontal Routing Utilization  = 0.00371873 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18dab5030

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 631

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18dab5030

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 123 ; free virtual = 631

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22931ec11

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 122 ; free virtual = 631

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.046  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22931ec11

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 122 ; free virtual = 632
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2669.953 ; gain = 110.457 ; free physical = 124 ; free virtual = 634

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2669.953 ; gain = 115.938 ; free physical = 124 ; free virtual = 637
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2691.898 ; gain = 13.941 ; free physical = 120 ; free virtual = 637
INFO: [Common 17-1381] The checkpoint '/home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file integer_test_drc_routed.rpt -pb integer_test_drc_routed.pb -rpx integer_test_drc_routed.rpx
Command: report_drc -file integer_test_drc_routed.rpt -pb integer_test_drc_routed.pb -rpx integer_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file integer_test_methodology_drc_routed.rpt -pb integer_test_methodology_drc_routed.pb -rpx integer_test_methodology_drc_routed.rpx
Command: report_methodology -file integer_test_methodology_drc_routed.rpt -pb integer_test_methodology_drc_routed.pb -rpx integer_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/Desktop/przemyslaw-lasecki-vhdl-lab-exercises-vhdl-2024/LAB3_Counters/LAB3.runs/impl_1/integer_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file integer_test_power_routed.rpt -pb integer_test_power_summary_routed.pb -rpx integer_test_power_routed.rpx
Command: report_power -file integer_test_power_routed.rpt -pb integer_test_power_summary_routed.pb -rpx integer_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file integer_test_route_status.rpt -pb integer_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file integer_test_timing_summary_routed.rpt -pb integer_test_timing_summary_routed.pb -rpx integer_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file integer_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file integer_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file integer_test_bus_skew_routed.rpt -pb integer_test_bus_skew_routed.pb -rpx integer_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 18:25:29 2025...
