# Linux CCF分析

时间：2024/12/26

作者：李国玮

摘要：介绍Arm Linux如何对时钟进行管理，以及nxp一些实例分析

Linux通过CCF管理时钟。

## 硬件层

### 时钟控制器

**时钟控制器**是一个硬件模块，管理系统中各种时钟。它可以对多个时钟进行以下操作：

- 控制时钟的分配（通过分频器、开关等）。
- 调整时钟频率（动态频率调整）。
- 启用/禁用时钟（省电模式下关闭不必要的时钟）。

**时钟控制器会将自己的总线地址通过设备树告知Linux，Linux会将这片区域当作一片MMIO寄存器区域，每个时钟对应一个寄存器，通过读写这些寄存器，就可以控制时钟的行为，比如设置时钟的父节点（mux）、设置时钟的频率(pll, div)**

时钟具有以下基本属性：

- 频率：时钟信号的速率（如 100 MHz）。
- 父时钟：一个时钟通常由另一个时钟分频或倍频生成，也可以没有。
- 状态：时钟可以是启用或禁用状态。

例如在一个系统中，时钟控制器管理的所有时钟构成一个时钟树，这颗时钟树是硬件设计好的：

![img](https://mdpics4lgw.oss-cn-beijing.aliyuncs.com/aliyun/2024/1328274-20220818220421186-1211079195.svg)

这些时钟具有不同的时钟编号，可以分为6类：

- 提供基础时钟源的晶振(有源晶振、无源晶振)；
- 用于倍频的PLL(锁相环，Phase Locked Loop)，可以提高时钟频率
- 用于分频的divider，可以降低时钟频率
- 用于多路选择的mux；
- 用于clock enable控制的与门；
- 各个时钟模块的组合composite；

## 软件层

Linux内核通过Common Clock Framework管理整个时钟体系：

![img](https://mdpics4lgw.oss-cn-beijing.aliyuncs.com/aliyun/2024/1328274-20220820160847857-1062844074.svg)

如图，整个时钟管理体系的软件分有三层：

* clock provider：底层时钟的硬件驱动，也就是时钟控制器驱动。

* clock consumer：使用时钟的设备驱动

* CCF：连接provider和consummer的桥梁

三者的数据结构关系为：

![img](https://mdpics4lgw.oss-cn-beijing.aliyuncs.com/aliyun/2024/modb_20211228_c35172d2-6796-11ec-bf04-fa163eb4f6be.png)

这其中最重要的3个数据结构：

struct clk_hw：硬件时钟的逻辑抽象，是clock provider描述一个时钟的数据结构

struct clk_core：可以理解为一个clk的driver，包含了clk provider的访问方法、时钟频率设定、支持的时钟频率（这些都在clk_ops中）、父时钟源的个数以及父时钟源的名称等内容

struct clk：是clk consumer访问时钟(clk_hw)的实例，包含了指向clk_hw的指针、使用者的设备名称、使用者所定义的时钟别名（con_id）

### clk_hw

```c
struct clk_hw {
        struct clk_core *core;
        struct clk *clk;    // clk_hw通过clk指针可以访问通用时钟框架的功能
    	// init用于CCF对clk_core等进行初始化，初始化后就不用了
        const struct clk_init_data *init;   
};
```

### clk_core

```c
struct clk_core {
	const char		*name;
	const struct clk_ops	*ops;
	struct clk_hw		*hw;
	struct module		*owner;
	struct device		*dev;
	struct device_node	*of_node;
	struct clk_core		*parent;
	struct clk_parent_map	*parents;
	u8			num_parents;
	u8			new_parent_index;
	unsigned long		rate;
	unsigned long		req_rate;
	unsigned long		new_rate;
	struct clk_core		*new_parent;
	struct clk_core		*new_child;
	unsigned long		flags;
	bool			orphan;
	bool			rpm_enabled;
	unsigned int		enable_count;
	unsigned int		prepare_count;
	unsigned int		protect_count;
	unsigned long		min_rate;
	unsigned long		max_rate;
	unsigned long		accuracy;
	int			phase;
	struct clk_duty		duty;
	struct hlist_head	children;
	struct hlist_node	child_node;
    // 所有consumer的clk实例都会链接到这个clks链表中
	struct hlist_head	clks;
	unsigned int		notifier_count;
#ifdef CONFIG_DEBUG_FS
	struct dentry		*dentry;
	struct hlist_node	debug_node;
#endif
	struct kref		ref;
};
```

其中clk_core的成员clk_ops则是对时钟的操作接口，struct clk_ops定义在include/linux/clk-provider.h文件中：

```c
/**
 * struct clk_ops -  Callback operations for hardware clocks; these are to
 * be provided by the clock implementation, and will be called by drivers
 * through the clk_* api.
 *
 * @prepare:    Prepare the clock for enabling. This must not return until
 *              the clock is fully prepared, and it's safe to call clk_enable.
 *              This callback is intended to allow clock implementations to
 *              do any initialisation that may sleep. Called with
 *              prepare_lock held.
 *
 * @unprepare:  Release the clock from its prepared state. This will typically
 *              undo any work done in the @prepare callback. Called with
 *              prepare_lock held.
 *
 * @is_prepared: Queries the hardware to determine if the clock is prepared.
 *              This function is allowed to sleep. Optional, if this op is not
 *              set then the prepare count will be used.
 *
 * @unprepare_unused: Unprepare the clock atomically.  Only called from
 *              clk_disable_unused for prepare clocks with special needs.
 *              Called with prepare mutex held. This function may sleep.
 *
 * @enable:     Enable the clock atomically. This must not return until the
 *              clock is generating a valid clock signal, usable by consumer
 *              devices. Called with enable_lock held. This function must not
 *              sleep.
 *
 * @disable:    Disable the clock atomically. Called with enable_lock held.
 *              This function must not sleep.
 *
 * @is_enabled: Queries the hardware to determine if the clock is enabled.
 *              This function must not sleep. Optional, if this op is not
 *              set then the enable count will be used.
 *
 * @disable_unused: Disable the clock atomically.  Only called from
 *              clk_disable_unused for gate clocks with special needs.
 *              Called with enable_lock held.  This function must not
 *              sleep.
 * @save_context: Save the context of the clock in prepration for poweroff.
 *
 * @restore_context: Restore the context of the clock after a restoration
 *              of power.
 *
 * @recalc_rate Recalculate the rate of this clock, by querying hardware. The
 *              parent rate is an input parameter.  It is up to the caller to
 *              ensure that the prepare_mutex is held across this call.
 *              Returns the calculated rate.  Optional, but recommended - if
 *              this op is not set then clock rate will be initialized to 0.
 *
 * @round_rate: Given a target rate as input, returns the closest rate actually
 *              supported by the clock. The parent rate is an input/output
 *              parameter.
 *
 * @determine_rate: Given a target rate as input, returns the closest rate
 *              actually supported by the clock, and optionally the parent clock
 *              that should be used to provide the clock rate.
 *
 * @set_parent: Change the input source of this clock; for clocks with multiple
 *              possible parents specify a new parent by passing in the index
 *              as a u8 corresponding to the parent in either the .parent_names
 *              or .parents arrays.  This function in affect translates an
 *              array index into the value programmed into the hardware.
 *              Returns 0 on success, -EERROR otherwise.
 *
 * @get_parent: Queries the hardware to determine the parent of a clock.  The
 *              return value is a u8 which specifies the index corresponding to
 *              the parent clock.  This index can be applied to either the
 *              .parent_names or .parents arrays.  In short, this function
 *              translates the parent value read from hardware into an array
 *              index.  Currently only called when the clock is initialized by
 *              __clk_init.  This callback is mandatory for clocks with
 *              multiple parents.  It is optional (and unnecessary) for clocks
 *              with 0 or 1 parents.
 *
 * @set_rate:   Change the rate of this clock. The requested rate is specified
 *              by the second argument, which should typically be the return
 *              of .round_rate call.  The third argument gives the parent rate
 *              which is likely helpful for most .set_rate implementation.
 *              Returns 0 on success, -EERROR otherwise.
 *
 * @set_rate_and_parent: Change the rate and the parent of this clock. The
 *              requested rate is specified by the second argument, which
 *              should typically be the return of .round_rate call.  The
 *              third argument gives the parent rate which is likely helpful
 *              for most .set_rate_and_parent implementation. The fourth
 *              argument gives the parent index. This callback is optional (and
 *              unnecessary) for clocks with 0 or 1 parents as well as
 *              for clocks that can tolerate switching the rate and the parent
 *              separately via calls to .set_parent and .set_rate.
 *              Returns 0 on success, -EERROR otherwise.
 *
 * @recalc_accuracy: Recalculate the accuracy of this clock. The clock accuracy
 *              is expressed in ppb (parts per billion). The parent accuracy is
 *              an input parameter.
 *              Returns the calculated accuracy.  Optional - if this op is not
 *              set then clock accuracy will be initialized to parent accuracy
 *              or 0 (perfect clock) if clock has no parent.
 *
 * @get_phase:  Queries the hardware to get the current phase of a clock.
 *              Returned values are 0-359 degrees on success, negative
 *              error codes on failure.
 *
 * @set_phase:  Shift the phase this clock signal in degrees specified
 *              by the second argument. Valid values for degrees are
 *              0-359. Return 0 on success, otherwise -EERROR.
 *
 * @get_duty_cycle: Queries the hardware to get the current duty cycle ratio
 *              of a clock. Returned values denominator cannot be 0 and must be
 *              superior or equal to the numerator.
 *
 * @set_duty_cycle: Apply the duty cycle ratio to this clock signal specified by
 *              the numerator (2nd argurment) and denominator (3rd  argument).
 *              Argument must be a valid ratio (denominator > 0
 *              and >= numerator) Return 0 on success, otherwise -EERROR.
 *
 * @init:       Perform platform-specific initialization magic.
 *              This is not not used by any of the basic clock types.
 *              Please consider other ways of solving initialization problems
 *              before using this callback, as its use is discouraged.
 *
 * @debug_init: Set up type-specific debugfs entries for this clock.  This
 *              is called once, after the debugfs directory entry for this
 *              clock has been created.  The dentry pointer representing that
 *              directory is provided as an argument.  Called with
 *              prepare_lock held.  Returns 0 on success, -EERROR otherwise.
 *
 *
 * The clk_enable/clk_disable and clk_prepare/clk_unprepare pairs allow
 * implementations to split any work between atomic (enable) and sleepable
 * (prepare) contexts.  If enabling a clock requires code that might sleep,
 * this must be done in clk_prepare.  Clock enable code that will never be
 * called in a sleepable context may be implemented in clk_enable.
 *
 * Typically, drivers will call clk_prepare when a clock may be needed later
 * (eg. when a device is opened), and clk_enable when the clock is actually
 * required (eg. from an interrupt). Note that clk_prepare MUST have been
 * called before clk_enable.
 */

struct clk_ops {
        int             (*prepare)(struct clk_hw *hw);
        void            (*unprepare)(struct clk_hw *hw);
        int             (*is_prepared)(struct clk_hw *hw);
        void            (*unprepare_unused)(struct clk_hw *hw);
        int             (*enable)(struct clk_hw *hw);
        void            (*disable)(struct clk_hw *hw);
        int             (*is_enabled)(struct clk_hw *hw);
        void            (*disable_unused)(struct clk_hw *hw);
        int             (*save_context)(struct clk_hw *hw);
        void            (*restore_context)(struct clk_hw *hw);
        unsigned long   (*recalc_rate)(struct clk_hw *hw,
                                        unsigned long parent_rate);
        long            (*round_rate)(struct clk_hw *hw, unsigned long rate,
                                        unsigned long *parent_rate);
        int             (*determine_rate)(struct clk_hw *hw,
                                          struct clk_rate_request *req);
        int             (*set_parent)(struct clk_hw *hw, u8 index);
        u8              (*get_parent)(struct clk_hw *hw);
        int             (*set_rate)(struct clk_hw *hw, unsigned long rate,
                                    unsigned long parent_rate);
        int             (*set_rate_and_parent)(struct clk_hw *hw,
                                    unsigned long rate,
                                    unsigned long parent_rate, u8 index);
        unsigned long   (*recalc_accuracy)(struct clk_hw *hw,
                                           unsigned long parent_accuracy);
        int             (*get_phase)(struct clk_hw *hw);
        int             (*set_phase)(struct clk_hw *hw, int degrees);
        int             (*get_duty_cycle)(struct clk_hw *hw,
                                          struct clk_duty *duty);
        int             (*set_duty_cycle)(struct clk_hw *hw,
                                          struct clk_duty *duty);
        void            (*init)(struct clk_hw *hw);
        void            (*debug_init)(struct clk_hw *hw, struct dentry *dentry);
};
```

clk_core的成员children是一个链表，表示它的所有子节点；而child_node则指向它的兄弟节点（和它有一样父节点的时钟）：

![img](https://mdpics4lgw.oss-cn-beijing.aliyuncs.com/aliyun/2024/81c2136acf0afd3d18a9fafda18b2c92.png)

#### 时钟树

刚才提到存在父子关系的时钟会通过clk_core中的children和child_node构成链表。系统中所有时钟会据此构成一颗时钟树，不过时钟树的根节点存在两种情况：

1. 若一个clk_hw是一个root clk，即其不需要父节点提供时钟，则将其插入到链表clk_root_list；
2. 若一个clk_hw不是一个root clk，但是其父节点尚没有注册到系统中，则将其插入到链表clk_orphan_list中。等父节点注册后，再加入到父节点的链表中。

如下图，没有父时钟的时钟，会通过child_node成员与clk_root_list构成一个链表，而有父时钟的时钟则会像之前提到的办法构成链表，最终形成一个clk_root_list时钟树。

![img](https://mdpics4lgw.oss-cn-beijing.aliyuncs.com/aliyun/2024/3b1a518d570e9491fcbc935981f6def2.png)

#### consumer如何获取一个时钟？

当clk consumer需要使用一个时钟时，consumer会从consumer的设备树节点中获取时钟所在的控制器节点phandle和时钟号，consumer先通过控制器节点找到clk provider，再通过时钟号获取时钟clk_hw，进而创建struct clk实例。

具体而言：

1. 在clk provider driver中，当clk provider完成注册后，clk provider driver调用of_clk_add_provider函数，将该clk provider的注册信息（即struct of_clk_provider），加入到**全局链表of_clk_providers**中，以便consumer可以找到clk provider
2. 当consumer需要一个时钟时，执行clk_get(consumer设备, 时钟名)，该函数会调用of_clk_get_hw。下面的代码大致含义为：找到clk对应的clk provider的设备树节点，然后从of_clk_providers中找对应的provider，找到后根据provider的get函数，给出时钟编号，即可获得clk_hw。

```c
/*
例如hdmiphy作为consumer，它的设备树中包含两个属性：
    clocks = <0x69 0x1c 0x69 0x03>;
    clock-names = "apb\0ref";
为了获取apb时钟，最终会调用到of_clk_get_hw(hdmiphy, 0, apb)
*/
struct clk_hw *of_clk_get_hw(struct device_node *np, int index,
			     const char *con_id)
{
	int ret;
	struct clk_hw *hw;
	struct of_phandle_args clkspec;
	// 获取到时钟名为con_id对应的设备树节点，信息保存在clkspec中
	ret = of_parse_clkspec(np, index, con_id, &clkspec);
	if (ret)
		return ERR_PTR(ret);
	
	hw = of_clk_get_hw_from_clkspec(&clkspec);
	of_node_put(clkspec.np);

	return hw;
}

static struct clk_hw *
of_clk_get_hw_from_clkspec(struct of_phandle_args *clkspec)
{
	struct of_clk_provider *provider;
	struct clk_hw *hw = ERR_PTR(-EPROBE_DEFER);

	if (!clkspec)
		return ERR_PTR(-EINVAL);

	mutex_lock(&of_clk_mutex);
    // 遍历of_clk_providers
	list_for_each_entry(provider, &of_clk_providers, link) {
		if (provider->node == clkspec->np) {
			hw = __of_clk_get_hw_from_provider(provider, clkspec);
			if (!IS_ERR(hw))
				break;
		}
	}
	mutex_unlock(&of_clk_mutex);

	return hw;
}
// 执行provider->get函数, clkspec会指定是provider中的哪个时钟
static struct clk_hw *
__of_clk_get_hw_from_provider(struct of_clk_provider *provider,
			      struct of_phandle_args *clkspec)
{
	struct clk *clk;

	if (provider->get_hw)
		return provider->get_hw(clkspec, provider->data);

	clk = provider->get(clkspec, provider->data);
	if (IS_ERR(clk))
		return ERR_CAST(clk);
	return __clk_get_hw(clk);
}
```

### CCF子系统提供的接口

CCF子系统向provider、consumer提供的接口，大致分为：

1. provider注册时钟的接口，完成clk_hw的创建，clk_core、clk_ops、父子时钟关联的创建等：clk_register
2. provider注册自己到全局providers列表中，方便consumer获取时钟：of_clk_add_provider
3. consumer获取时钟的接口：clk_get
4. consumer操作时钟的接口，例如使能、设置频率，最终会调用clk_core的成员clk_ops中各个函数：
   - clk_enable/clk_disable，使能/禁止clock；不会睡眠
   - clk_prepare/clk_unprepare，使能clock前必须要执行的准备工作/禁止clock后必须要进行的善后工作；由于准备工作或善后工作可能耗时较长，因此可能会睡眠
   - clk_get_rate/clk_set_rate/clk_round_rate，clock频率的获取和设置，其中clk_set_rate可能会不成功(例如没有对应的分频比)，此时会返回错误。如果要确保设置成功，则需要先调用clk_round_rate接口，得到和需要设置的rate比较接近的那个值；
   - clk_set_parent/clk_get_parent设置/获取clock的parent clock；
   - clk_prepare_enable，将clk_prepare和clk_enable组合起来，一起调用；
   - clk_disable_unprepare,将clk_disable和clk_unprepare组合起来，一起调用；

### 不同种类的时钟

根据时钟种类的不同，CCF子系统将时钟分为fixed rate、gate、divider、mux、fixed factor、composite clock。不同的时钟在clock provider层中分别用不同数据结构表示，但结构体中必包含clk_hw。

1. fixed clock

这一类时钟具有固定的频率，不能开关、不能调整频率、不能选择parent、不需要提供任何的clk_ops回调函数，是最简单的一类时钟。

2. gate clock

只可开关（会提供.enable/.disable的clk_ops回调函数）

3. divider clock

这一类clock可以设置分频值（因而会提供.recalc_rate/.set_rate/.round_rate回调）

4. mux clock

这一类clock可以选择多个parent，因为会实现.get_parent/.set_parent/.recalc_rate回调函数

5. fixed factor clock

这一类clock具有固定的factor（即multiplier和divider），其频率等于parent clock的频率，乘以mul（固定值），除以div，多用于一些具有固定分频系数的clock。

由于parent clock的频率可以改变，因而fix factor clock也可该改变频率，因此也会提供.recalc_rate/.set_rate/.round_rate等回调。

6. composite clock

聚合时钟，是mux、divider、gate等clock的组合

## provider和consumer在设备树中的体现

### provider

在设备树中，有两种provider，一种是fixed clock，直接以设备树节点存在；一种是时钟控制器，提供操纵各时钟的MMIO寄存器：

* fixed clock

```dts
clock-osc-24m {
    compatible = "fixed-clock";
    #clock-cells = <0x00>;
    clock-frequency = <0x16e3600>;
    clock-output-names = "osc_24m";
    phandle = <0x1b>;
};
```

Linux会将该节点注册为一个fixed clock，名称为osc_24m，频率为指定的frequency。这个clock由于没有父节点，会被放在clk_root_list链表里作为时钟树的一个根节点，之后其他注册上来的clock会作为它的子孙节点。注意这个节点只是让软件知道硬件时钟树有一个固定时钟，而不是通过软件创建一个真实的固定时钟。

> 注意，在时钟注册环节，会调用__clk_core_init函数，进行一些检查。如果时钟名出现重复，则会报错取消注册，因此固定频率的时钟，名字不能重复，最好保证正确。

* 时钟控制器

```
clock-controller@30380000 {
    compatible = "fsl,imx8mp-ccm";
    reg = <0x30380000 0x10000>;
    #clock-cells = <0x01>;
    clocks = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
    clock-names = "osc_32k\0osc_24m\0clk_ext1\0clk_ext2\0clk_ext3\0clk_ext4";
    assigned-clocks = <0x03 0x67 0x03 0x68 0x03 0x94 0x03 0x6c 0x03 0x48 0x03 0x6f 0x03 0x12 0x03 0x13 0x03 0x14>;
    assigned-clock-parents = <0x03 0x41 0x03 0x38 0x03 0x40 0x03 0x38 0x03 0x38>;
    assigned-clock-rates = <0x3b9aca00 0x2faf0800 0x1dcd6500 0x17d78400 0x2faf0800 0x17d78400 0x17700000 0x15888000 0x3df582e0>;
    init-on-array = <0x115 0x5f 0x10c 0xfe 0xd6 0xed 0xe1 0x82 0x81>;
    phandle = <0x03>;
};
```

Linux会通过imx8mp-ccm的driver进行初始化，创建一堆时钟。reg指向的MMIO寄存器则是操纵这些时钟的寄存器。例如对于mux clk，通过对寄存器读入值和写入值，可以改变时钟的父时钟。

init-on-array中，包含了各个时钟编号，nxp会对这些时钟都执行clk_prepare_enable，enable这些时钟。

* #clock-cells的说明：

\#clock-cells 属性定义了时钟说明符(clock specifier)需要多少个单元(cell)来完整描述一个时钟，用于时钟提供者(clock provider)节点中。例如：

如果 #clock-cells = <0>: 表示这个时钟提供者只提供一个时钟,不需要额外的标识符

如果 #clock-cells = <1>: 表示需要一个数字来标识具体是哪个时钟,比如:

```dts
some-device {
    clocks = <&clock-controller 5>;  // 引用clock-controller的第5号时钟
}
```

### consumer

要使用时钟的设备，需要包含几个和时钟相关属性，先看例子：

```
hdmi@32fd8000 {
    compatible = "fsl,imx8mp-hdmi";

    clocks = <0x03 0x63 0x03 0xa7 0x69 0x1d 0x69 0x1b 0x69 0x1a 0x69 0x19 0x69 0x18 0x69 0x15 0x69 0x14 0x69 0x13 0x69 0x0e 0x69 0x24>;
    clock-names = "iahb\0isfr\0phy_int\0prep_clk\0skp_clk\0sfr_clk\0pix_clk\0cec_clk\0apb_clk\0hpi_clk\0fdcc_ref\0pipe_clk";
    
    assigned-clocks = <0x03 0x63 0x03 0x64 0x03 0xa7>;
    assigned-clock-parents = <0x03 0x38 0x03 0x40 0x03 0x02>;
    assigned-clock-rates = <0xbebc200 0x1dcd6500 0x16e3600>;
};
```

* clocks与clock-names

驱动获取时钟时，执行clk_get(dev, "iahb")，就会首先找clock-names中名为iahb时钟的index，然后在clocks的对应位置，获取时钟说明符，0x03表示clock provider的phandle，发现provider的#clock-cells为1，则0x63也属于这个说明符，表示时钟编号。因此clk_get就会找到该clock provider的第0x63号时钟。

* assigned-clocks

驱动除了获取时钟以外，还可以通过assigned-clocks对时钟的频率和父子时钟关系进行设定。上述例子中assigned-clocks有3个成员，驱动会将这3个时钟频率分别设置为assigned-clock-rates中对应的频率，并将其父时钟设置为assigned-clock-parents中对应的时钟。

在代码中，驱动会执行of_clk_set_defaults：

__set_clk_parents

__set_clk_rates

通过上面这两个函数，完成时钟频率和父时钟的设置。

## nxp案例说明

nxp主时钟控制器驱动探测函数imx8mp_clocks_probe：

```c
static const char *pll_ref_sels[] = { "osc_24m", "dummy", "dummy", "dummy", };
static struct clk *clks[IMX8MP_CLK_END];

// 注册一个dummy fixed clock to CCF，频率为0，用于告知consumer主时钟控制器已初始化
clks[IMX8MP_CLK_DUMMY] = imx_clk_fixed("dummy", 0);
// 获取clock-output-names为osc_24m的clk
clks[IMX8MP_CLK_24M] = of_clk_get_by_name(np, "osc_24m");

// 创建一个mux clk，其寄存器地址为base+0x0，父时钟列表为pll_ref_sels。最终会调用clk_hw_register_mux函数
clks[IMX8MP_AUDIO_PLL1_REF_SEL] = imx_clk_mux("audio_pll1_ref_sel", base + 0x0, 0, 2, pll_ref_sels, ARRAY_SIZE(pll_ref_sels));

// 通过ccf的consumer接口函数，设置父子时钟关系，可以看到时钟控制器既使用了provider侧接口，也使用了consumer侧接口
clk_set_parent(clks[IMX8MP_AUDIO_PLL1_BYPASS], clks[IMX8MP_AUDIO_PLL1]);

// 检查clks时钟指针是否正常，**注意空指针也算作正常**
imx_check_clocks(clks, ARRAY_SIZE(clks));

// 注册时钟控制器为一个provider
clk_data.clks = clks;
clk_data.clk_num = ARRAY_SIZE(clks);
ret = of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data);

// enable init-on-array中的时钟
imx_clk_init_on(np, clks);

```

hdmi驱动中的imx8mp_hdmimix_setup函数：

```c
struct clk_bulk_data {
	const char		*id;
	struct clk		*clk;
};

struct clk_bulk_data imx8mp_clocks[] = {
	{ .id = "pix_clk"  },
	{ .id = "phy_int"  },
	{ .id = "prep_clk" },
	{ .id = "skp_clk"  },
	{ .id = "sfr_clk"  },
	{ .id = "cec_clk"  },
	{ .id = "apb_clk"  },
	{ .id = "hpi_clk"  },
	{ .id = "fdcc_ref" },
	{ .id = "pipe_clk" },
};
// 批量获取imx8mp_clocks的时钟
ret = devm_clk_bulk_get(hdmi->dev, ARRAY_SIZE(imx8mp_clocks), imx8mp_clocks);
// 批量enable imx8mp_clocks的时钟
return clk_bulk_prepare_enable(ARRAY_SIZE(imx8mp_clocks), imx8mp_clocks);
```

* 设备使用的时钟应全部提供，不要注释

如果我们注释掉provider中的几个时钟，provider注册时不会报错。consumer获取时钟时，比如上面的devm_clk_bulk_get，也不会报错，因为它只检测错误指针，而不是空指针。

但是当consumer对空时钟clk进行操作时，CCF提供给consumer侧的接口例如clk_bulk_prepare_enable等所有函数，会首先检查clk是否为空指针，如果是空直接返回0或NULL，例如：

```c
int clk_enable(struct clk *clk)
{
	if (!clk)
		return 0;

	return clk_core_enable_lock(clk->core);
}
```

因此即使对空指针进行设置频率等写操作，不会报错。读频率和获取parent，则直接返回0或NULL。这可能会造成一些问题，因此设备使用的时钟必须都提供上。

* 设备没使用的时钟，最好注释掉

由于设备使用的时钟都不会被注释，因此不会出现对空指针的操作。但如果有多余的时钟被enable，例如CPU的时钟，再次enable则可能会出问题。

## 参考资料

[linux驱动移植-通用时钟框架子系统 - 大奥特曼打小怪兽 - 博客园 (cnblogs.com)](https://www.cnblogs.com/zyly/p/16597019.html)

[一文搞懂 | Linux 时钟子系统 - 墨天轮 (modb.pro)](https://www.modb.pro/db/225541)

[CCF子系统内部实现](https://jerry-cheng.blog.csdn.net/article/details/107729156)
