# Single-cycle-and-Pipelined-processor
This is a single cycle processor based on a custom ISA and a pipelined processor on subset of RISC V ISA.
