DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
(DmPackageRef
library "idx_fpga_lib"
unitName "ptrhm"
itemName "ALL"
)
]
instances [
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "ptrhm_i2c_sm"
elements [
]
mwi 0
uid 77,0
)
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "bench_ptrhm_i2c_sm_tester"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 DOWNTO 2"
value "N_ISBITS"
)
]
mwi 0
uid 223,0
)
(Instance
name "U_2"
duLibraryName "idx_fpga_lib"
duName "i2c_master_top"
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
mwi 0
uid 673,0
)
(Instance
name "U_3"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
mwi 0
uid 707,0
)
(Instance
name "U_4"
duLibraryName "idx_fpga_lib"
duName "i2c_half_switch"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
mwi 0
uid 737,0
)
(Instance
name "U_5"
duLibraryName "idx_fpga_lib"
duName "i2c_half_switch"
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
mwi 0
uid 755,0
)
(Instance
name "U_6"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1110000\""
)
]
mwi 0
uid 815,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_i2c_sm\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_i2c_sm\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_i2c_sm"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_i2c_sm"
)
(vvPair
variable "date"
value "11/ 7/2011"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "bench_ptrhm_i2c_sm"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "bench_ptrhm_i2c_sm"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_i2c_sm\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrhm_i2c_sm\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:15:41"
)
(vvPair
variable "unit"
value "bench_ptrhm_i2c_sm"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 446,0
optionalChildren [
*1 (SaComponent
uid 77,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,39625,58750,40375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
font "arial,8,0"
)
xt "54700,39500,57000,40500"
st "arst_i"
ju 2
blo "57000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "arst_i"
t "std_logic"
o 9
suid 100,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,30625,46000,31375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
font "arial,8,0"
)
xt "47000,30500,48800,31500"
st "cmd"
blo "47000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 2
suid 101,0
)
)
)
*4 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,31625,46000,32375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
font "arial,8,0"
)
xt "47000,31500,49000,32500"
st "done"
blo "47000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_ulogic"
o 10
suid 102,0
)
)
)
*5 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,32625,46000,33375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
font "arial,8,0"
)
xt "47000,32500,48400,33500"
st "err"
blo "47000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "err"
t "std_ulogic"
o 11
suid 103,0
)
)
)
*6 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,37625,46000,38375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "47000,37500,49000,38500"
st "F8M"
blo "47000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 104,0
)
)
)
*7 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,33625,46000,34375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
font "arial,8,0"
)
xt "47000,33500,50300,34500"
st "i2c_addr"
blo "47000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 3
suid 105,0
)
)
)
*8 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,35625,46000,36375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
font "arial,8,0"
)
xt "47000,35500,50500,36500"
st "i2c_rdata"
blo "47000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 12
suid 106,0
)
)
)
*9 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,34625,46000,35375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
font "arial,8,0"
)
xt "47000,34500,50700,35500"
st "i2c_wdata"
blo "47000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 107,0
)
)
)
*10 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,38625,46000,39375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "47000,38500,48300,39500"
st "rst"
blo "47000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 108,0
)
)
)
*11 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,37625,58750,38375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
font "arial,8,0"
)
xt "53400,37500,57000,38500"
st "wb_ack_o"
ju 2
blo "57000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_ack_o"
t "std_logic"
o 6
suid 109,0
)
)
)
*12 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,31625,58750,32375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
font "arial,8,0"
)
xt "53600,31500,57000,32500"
st "wb_adr_i"
ju 2
blo "57000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 13
suid 110,0
)
)
)
*13 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,36625,58750,37375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "53600,36500,57000,37500"
st "wb_cyc_i"
ju 2
blo "57000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 14
suid 111,0
)
)
)
*14 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,32625,58750,33375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
font "arial,8,0"
)
xt "53700,32500,57000,33500"
st "wb_dat_i"
ju 2
blo "57000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 15
suid 112,0
)
)
)
*15 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,33625,58750,34375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
font "arial,8,0"
)
xt "53500,33500,57000,34500"
st "wb_dat_o"
ju 2
blo "57000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 7
suid 113,0
)
)
)
*16 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,38625,58750,39375"
)
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
font "arial,8,0"
)
xt "53300,38500,57000,39500"
st "wb_inta_o"
ju 2
blo "57000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_inta_o"
t "std_logic"
o 8
suid 114,0
)
)
)
*17 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,35625,58750,36375"
)
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
font "arial,8,0"
)
xt "53700,35500,57000,36500"
st "wb_stb_i"
ju 2
blo "57000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 16
suid 115,0
)
)
)
*18 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,34625,58750,35375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
font "arial,8,0"
)
xt "53800,34500,57000,35500"
st "wb_we_i"
ju 2
blo "57000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 17
suid 116,0
)
)
)
]
shape (Rectangle
uid 78,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,30000,58000,41000"
)
oxt "15000,6000,27000,17000"
ttg (MlTextGroup
uid 79,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 80,0
va (VaSet
font "arial,8,1"
)
xt "49000,41500,54300,42500"
st "idx_fpga_lib"
blo "49000,42300"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 81,0
va (VaSet
font "arial,8,1"
)
xt "49000,42500,55000,43500"
st "ptrhm_i2c_sm"
blo "49000,43300"
tm "CptNameMgr"
)
*21 (Text
uid 82,0
va (VaSet
font "arial,8,1"
)
xt "49000,43500,50800,44500"
st "U_0"
blo "49000,44300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 83,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 84,0
text (MLText
uid 85,0
va (VaSet
font "Courier New,8,0"
)
xt "28000,31500,28000,31500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 86,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,39250,47750,40750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archType 1
archFileType "UNKNOWN"
)
*22 (Net
uid 87,0
decl (Decl
n "arst_i"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 88,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,39000,5400"
st "SIGNAL arst_i       : std_logic"
)
)
*23 (Net
uid 95,0
decl (Decl
n "wb_ack_o"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 96,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,39000,18200"
st "SIGNAL wb_ack_o     : std_logic"
)
)
*24 (Net
uid 103,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
suid 3,0
)
declText (MLText
uid 104,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,49000,19000"
st "SIGNAL wb_adr_i     : std_logic_vector(2 DOWNTO 0)"
)
)
*25 (Net
uid 111,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 4
suid 4,0
)
declText (MLText
uid 112,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,39000,19800"
st "SIGNAL wb_cyc_i     : std_logic"
)
)
*26 (Net
uid 119,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 120,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,49000,20600"
st "SIGNAL wb_dat_i     : std_logic_vector(7 DOWNTO 0)"
)
)
*27 (Net
uid 127,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 6,0
)
declText (MLText
uid 128,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,49000,21400"
st "SIGNAL wb_dat_o     : std_logic_vector(7 DOWNTO 0)"
)
)
*28 (Net
uid 135,0
decl (Decl
n "wb_inta_o"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,39000,22200"
st "SIGNAL wb_inta_o    : std_logic"
)
)
*29 (Net
uid 143,0
decl (Decl
n "wb_stb_i"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 144,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,39000,23000"
st "SIGNAL wb_stb_i     : std_logic"
)
)
*30 (Net
uid 151,0
decl (Decl
n "wb_we_i"
t "std_logic"
o 9
suid 9,0
)
declText (MLText
uid 152,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,39000,23800"
st "SIGNAL wb_we_i      : std_logic"
)
)
*31 (Net
uid 159,0
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 10
suid 10,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,40500,6200"
st "SIGNAL cmd          : ptrhm_i2c_op"
)
)
*32 (Net
uid 167,0
decl (Decl
n "done"
t "std_ulogic"
o 11
suid 11,0
)
declText (MLText
uid 168,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,39500,7000"
st "SIGNAL done         : std_ulogic"
)
)
*33 (Net
uid 175,0
decl (Decl
n "err"
t "std_ulogic"
o 12
suid 12,0
)
declText (MLText
uid 176,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,39500,7800"
st "SIGNAL err          : std_ulogic"
)
)
*34 (Net
uid 183,0
decl (Decl
n "F8M"
t "std_ulogic"
o 13
suid 13,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,39500,4600"
st "SIGNAL F8M          : std_ulogic"
)
)
*35 (Net
uid 191,0
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 14
suid 14,0
)
declText (MLText
uid 192,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,49500,8600"
st "SIGNAL i2c_addr     : std_ulogic_vector(6 DOWNTO 0)"
)
)
*36 (Net
uid 199,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 200,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,49500,9400"
st "SIGNAL i2c_rdata    : std_logic_vector(23 DOWNTO 0)"
)
)
*37 (Net
uid 207,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 16,0
)
declText (MLText
uid 208,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,49000,10200"
st "SIGNAL i2c_wdata    : std_logic_vector(7 DOWNTO 0)"
)
)
*38 (Net
uid 215,0
decl (Decl
n "rst"
t "std_ulogic"
o 17
suid 17,0
)
declText (MLText
uid 216,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,39500,12600"
st "SIGNAL rst          : std_ulogic"
)
)
*39 (Blk
uid 223,0
shape (Rectangle
uid 224,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "17000,26000,31000,40000"
)
oxt "45000,19000,57000,30000"
ttg (MlTextGroup
uid 225,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 226,0
va (VaSet
font "arial,8,1"
)
xt "18350,32000,23650,33000"
st "idx_fpga_lib"
blo "18350,32800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 227,0
va (VaSet
font "arial,8,1"
)
xt "18350,33000,29950,34000"
st "bench_ptrhm_i2c_sm_tester"
blo "18350,33800"
tm "BlkNameMgr"
)
*42 (Text
uid 228,0
va (VaSet
font "arial,8,1"
)
xt "18350,34000,20150,35000"
st "U_1"
blo "18350,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 229,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 230,0
text (MLText
uid 231,0
va (VaSet
font "Courier New,8,0"
)
xt "20350,44000,49350,44800"
st "N_ISBITS = N_ISBITS    ( integer range 20 DOWNTO 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 DOWNTO 2"
value "N_ISBITS"
)
]
)
viewicon (ZoomableIcon
uid 232,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,38250,18750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"done"
"err"
"i2c_rdata"
"scl"
"sda"
"En"
"F8M"
"cmd"
"i2c_addr"
"i2c_wdata"
"rst"
]
)
*43 (Grouping
uid 369,0
optionalChildren [
*44 (CommentText
uid 371,0
shape (Rectangle
uid 372,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,102000,117000,103000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 373,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,102000,108900,103000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 374,0
shape (Rectangle
uid 375,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,98000,121000,99000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 376,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,98000,120200,99000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 377,0
shape (Rectangle
uid 378,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,100000,117000,101000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 379,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,100000,110200,101000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 380,0
shape (Rectangle
uid 381,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,100000,100000,101000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 382,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,100000,98300,101000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 383,0
shape (Rectangle
uid 384,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,99000,137000,103000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 385,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,99200,126400,100200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 386,0
shape (Rectangle
uid 387,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,98000,137000,99000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 388,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,98000,124400,99000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 389,0
shape (Rectangle
uid 390,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,98000,117000,100000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 391,0
va (VaSet
fg "32768,0,0"
)
xt "103150,98500,109850,99500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 392,0
shape (Rectangle
uid 393,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,101000,100000,102000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 394,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,101000,98300,102000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 395,0
shape (Rectangle
uid 396,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,102000,100000,103000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 397,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,102000,98900,103000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*53 (CommentText
uid 398,0
shape (Rectangle
uid 399,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,101000,117000,102000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 400,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,101000,114800,102000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 370,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "96000,98000,137000,103000"
)
oxt "14000,66000,55000,71000"
)
*54 (SaComponent
uid 673,0
optionalChildren [
*55 (CptPort
uid 605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,47625,68000,48375"
)
tg (CPTG
uid 607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 608,0
va (VaSet
font "arial,8,0"
)
xt "69000,47500,72200,48500"
st "wb_clk_i"
blo "69000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_clk_i"
t "std_logic"
o 1
)
)
)
*56 (CptPort
uid 609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,48625,68000,49375"
)
tg (CPTG
uid 611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 612,0
va (VaSet
font "arial,8,0"
)
xt "69000,48500,72200,49500"
st "wb_rst_i"
blo "69000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_rst_i"
t "std_logic"
o 2
i "'0'"
)
)
)
*57 (CptPort
uid 613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,39625,68000,40375"
)
tg (CPTG
uid 615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
font "arial,8,0"
)
xt "69000,39500,71300,40500"
st "arst_i"
blo "69000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "arst_i"
t "std_logic"
o 3
i "not ARST_LVL"
)
)
)
*58 (CptPort
uid 617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,31625,68000,32375"
)
tg (CPTG
uid 619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 620,0
va (VaSet
font "arial,8,0"
)
xt "69000,31500,75000,32500"
st "wb_adr_i : (2:0)"
blo "69000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 downto 0)"
o 4
)
)
)
*59 (CptPort
uid 621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,32625,68000,33375"
)
tg (CPTG
uid 623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 624,0
va (VaSet
font "arial,8,0"
)
xt "69000,32500,74900,33500"
st "wb_dat_i : (7:0)"
blo "69000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 downto 0)"
o 5
)
)
)
*60 (CptPort
uid 625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 626,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,33625,68000,34375"
)
tg (CPTG
uid 627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 628,0
va (VaSet
font "arial,8,0"
)
xt "69000,33500,75100,34500"
st "wb_dat_o : (7:0)"
blo "69000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
)
)
)
*61 (CptPort
uid 629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,34625,68000,35375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
font "arial,8,0"
)
xt "69000,34500,72200,35500"
st "wb_we_i"
blo "69000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
o 7
)
)
)
*62 (CptPort
uid 633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,35625,68000,36375"
)
tg (CPTG
uid 635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 636,0
va (VaSet
font "arial,8,0"
)
xt "69000,35500,72300,36500"
st "wb_stb_i"
blo "69000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
o 8
)
)
)
*63 (CptPort
uid 637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,36625,68000,37375"
)
tg (CPTG
uid 639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
font "arial,8,0"
)
xt "69000,36500,72400,37500"
st "wb_cyc_i"
blo "69000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 9
)
)
)
*64 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,37625,68000,38375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
font "arial,8,0"
)
xt "69000,37500,72600,38500"
st "wb_ack_o"
blo "69000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 10
)
)
)
*65 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67250,38625,68000,39375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
font "arial,8,0"
)
xt "69000,38500,72700,39500"
st "wb_inta_o"
blo "69000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 11
)
)
)
*66 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,36625,83750,37375"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
font "arial,8,0"
)
xt "78400,36500,82000,37500"
st "scl_pad_i"
ju 2
blo "82000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "scl_pad_i"
t "std_logic"
o 12
)
)
)
*67 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,34625,83750,35375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
font "arial,8,0"
)
xt "78200,34500,82000,35500"
st "scl_pad_o"
ju 2
blo "82000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
o 13
)
)
)
*68 (CptPort
uid 657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,35625,83750,36375"
)
tg (CPTG
uid 659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 660,0
va (VaSet
font "arial,8,0"
)
xt "76600,35500,82000,36500"
st "scl_padoen_o"
ju 2
blo "82000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 14
)
)
)
*69 (CptPort
uid 661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,43625,83750,44375"
)
tg (CPTG
uid 663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 664,0
va (VaSet
font "arial,8,0"
)
xt "78200,43500,82000,44500"
st "sda_pad_i"
ju 2
blo "82000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_pad_i"
t "std_logic"
o 15
)
)
)
*70 (CptPort
uid 665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,41625,83750,42375"
)
tg (CPTG
uid 667,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 668,0
va (VaSet
font "arial,8,0"
)
xt "78000,41500,82000,42500"
st "sda_pad_o"
ju 2
blo "82000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
o 16
)
)
)
*71 (CptPort
uid 669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "83000,42625,83750,43375"
)
tg (CPTG
uid 671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
font "arial,8,0"
)
xt "76400,42500,82000,43500"
st "sda_padoen_o"
ju 2
blo "82000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 17
)
)
)
]
shape (Rectangle
uid 674,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "68000,31000,83000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 675,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 676,0
va (VaSet
font "arial,8,1"
)
xt "73300,45000,78600,46000"
st "idx_fpga_lib"
blo "73300,45800"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 677,0
va (VaSet
font "arial,8,1"
)
xt "73300,46000,79700,47000"
st "i2c_master_top"
blo "73300,46800"
tm "CptNameMgr"
)
*74 (Text
uid 678,0
va (VaSet
font "arial,8,1"
)
xt "73300,47000,75100,48000"
st "U_2"
blo "73300,47800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 679,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 680,0
text (MLText
uid 681,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "68000,30200,100000,31000"
st "ARST_LVL = '0'    ( std_logic ) -- asynchronous reset level "
)
header ""
)
elements [
(GiElement
name "ARST_LVL"
type "std_logic"
value "'0'"
e "-- asynchronous reset level"
)
]
)
viewicon (ZoomableIcon
uid 682,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "68250,49250,69750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*75 (SaComponent
uid 707,0
optionalChildren [
*76 (CptPort
uid 691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,51625,95000,52375"
)
tg (CPTG
uid 693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 694,0
va (VaSet
font "arial,8,0"
)
xt "96000,51500,97300,52500"
st "clk"
blo "96000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*77 (CptPort
uid 695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 696,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,52625,95000,53375"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 698,0
va (VaSet
font "arial,8,0"
)
xt "96000,52500,97300,53500"
st "rst"
blo "96000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*78 (CptPort
uid 699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 700,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,48625,95000,49375"
)
tg (CPTG
uid 701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 702,0
va (VaSet
font "arial,8,0"
)
xt "96000,48500,97400,49500"
st "scl"
blo "96000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 3
suid 3,0
)
)
)
*79 (CptPort
uid 703,0
ps "OnEdgeStrategy"
shape (Diamond
uid 704,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,49625,95000,50375"
)
tg (CPTG
uid 705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 706,0
va (VaSet
font "arial,8,0"
)
xt "96000,49500,97600,50500"
st "sda"
blo "96000,50300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 708,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,48000,107000,55000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 709,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 710,0
va (VaSet
font "arial,8,1"
)
xt "99200,50000,104500,51000"
st "idx_fpga_lib"
blo "99200,50800"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 711,0
va (VaSet
font "arial,8,1"
)
xt "99200,51000,102900,52000"
st "i2c_slave"
blo "99200,51800"
tm "CptNameMgr"
)
*82 (Text
uid 712,0
va (VaSet
font "arial,8,1"
)
xt "99200,52000,101000,53000"
st "U_3"
blo "99200,52800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 713,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 714,0
text (MLText
uid 715,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "75500,54000,106500,54800"
st "I2C_ADDR = \"1000000\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
)
viewicon (ZoomableIcon
uid 716,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "95250,53250,96750,54750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*83 (SaComponent
uid 737,0
optionalChildren [
*84 (CptPort
uid 717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,33625,91000,34375"
)
tg (CPTG
uid 719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 720,0
va (VaSet
font "arial,8,0"
)
xt "92000,33500,99600,34500"
st "En : (N_ISBITS-1:0)"
blo "92000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 1
)
)
)
*85 (CptPort
uid 721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,34625,91000,35375"
)
tg (CPTG
uid 723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 724,0
va (VaSet
font "arial,8,0"
)
xt "92000,34500,94400,35500"
st "pad_o"
blo "92000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "pad_o"
t "std_logic"
o 2
)
)
)
*86 (CptPort
uid 725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,35625,91000,36375"
)
tg (CPTG
uid 727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
font "arial,8,0"
)
xt "92000,35500,95600,36500"
st "padoen_o"
blo "92000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "padoen_o"
t "std_logic"
o 3
)
)
)
*87 (CptPort
uid 729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 730,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,36625,91000,37375"
)
tg (CPTG
uid 731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 732,0
va (VaSet
font "arial,8,0"
)
xt "92000,36500,94200,37500"
st "pad_i"
blo "92000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pad_i"
t "std_logic"
o 4
)
)
)
*88 (CptPort
uid 733,0
ps "OnEdgeStrategy"
shape (Diamond
uid 734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,35625,110750,36375"
)
tg (CPTG
uid 735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 736,0
va (VaSet
font "arial,8,0"
)
xt "100700,35500,109000,36500"
st "pad : (N_ISBITS-1:0)"
ju 2
blo "109000,36300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pad"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 738,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,33000,110000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 739,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 740,0
va (VaSet
font "arial,8,1"
)
xt "96350,36000,101650,37000"
st "idx_fpga_lib"
blo "96350,36800"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 741,0
va (VaSet
font "arial,8,1"
)
xt "96350,37000,102650,38000"
st "i2c_half_switch"
blo "96350,37800"
tm "CptNameMgr"
)
*91 (Text
uid 742,0
va (VaSet
font "arial,8,1"
)
xt "96350,38000,98150,39000"
st "U_4"
blo "96350,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 743,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 744,0
text (MLText
uid 745,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "91000,32200,120000,33000"
st "N_ISBITS = N_ISBITS    ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
)
viewicon (ZoomableIcon
uid 746,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,37250,92750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*92 (Net
uid 749,0
decl (Decl
n "scl_pad_o"
t "std_logic"
o 18
suid 19,0
)
declText (MLText
uid 750,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,39000,14200"
st "SIGNAL scl_pad_o    : std_logic"
)
)
*93 (SaComponent
uid 755,0
optionalChildren [
*94 (CptPort
uid 765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,40625,91000,41375"
)
tg (CPTG
uid 767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 768,0
va (VaSet
font "arial,8,0"
)
xt "92000,40500,99600,41500"
st "En : (N_ISBITS-1:0)"
blo "92000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 1
)
)
)
*95 (CptPort
uid 769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,41625,91000,42375"
)
tg (CPTG
uid 771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 772,0
va (VaSet
font "arial,8,0"
)
xt "92000,41500,94400,42500"
st "pad_o"
blo "92000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "pad_o"
t "std_logic"
o 2
)
)
)
*96 (CptPort
uid 773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,42625,91000,43375"
)
tg (CPTG
uid 775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 776,0
va (VaSet
font "arial,8,0"
)
xt "92000,42500,95600,43500"
st "padoen_o"
blo "92000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "padoen_o"
t "std_logic"
o 3
)
)
)
*97 (CptPort
uid 777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 778,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90250,43625,91000,44375"
)
tg (CPTG
uid 779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 780,0
va (VaSet
font "arial,8,0"
)
xt "92000,43500,94200,44500"
st "pad_i"
blo "92000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pad_i"
t "std_logic"
o 4
)
)
)
*98 (CptPort
uid 781,0
ps "OnEdgeStrategy"
shape (Diamond
uid 782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "110000,42625,110750,43375"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
font "arial,8,0"
)
xt "100700,42500,109000,43500"
st "pad : (N_ISBITS-1:0)"
ju 2
blo "109000,43300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "pad"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 756,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "91000,40000,110000,46000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 757,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 758,0
va (VaSet
font "arial,8,1"
)
xt "96350,43000,101650,44000"
st "idx_fpga_lib"
blo "96350,43800"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 759,0
va (VaSet
font "arial,8,1"
)
xt "96350,44000,102650,45000"
st "i2c_half_switch"
blo "96350,44800"
tm "CptNameMgr"
)
*101 (Text
uid 760,0
va (VaSet
font "arial,8,1"
)
xt "96350,45000,98150,46000"
st "U_5"
blo "96350,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 761,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 762,0
text (MLText
uid 763,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "91000,39200,120000,40000"
st "N_ISBITS = N_ISBITS    ( integer range 20 downto 2 )  "
)
header ""
)
elements [
(GiElement
name "N_ISBITS"
type "integer range 20 downto 2"
value "N_ISBITS"
)
]
)
viewicon (ZoomableIcon
uid 764,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,44250,92750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*102 (Net
uid 785,0
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 19
suid 20,0
)
declText (MLText
uid 786,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,39000,15000"
st "SIGNAL scl_padoen_o : std_logic"
)
)
*103 (Net
uid 791,0
decl (Decl
n "pad_i"
t "std_logic"
o 20
suid 21,0
)
declText (MLText
uid 792,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,39000,11000"
st "SIGNAL pad_i        : std_logic"
)
)
*104 (Net
uid 797,0
decl (Decl
n "sda_pad_o"
t "std_logic"
o 21
suid 22,0
)
declText (MLText
uid 798,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,39000,16600"
st "SIGNAL sda_pad_o    : std_logic"
)
)
*105 (Net
uid 803,0
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 22
suid 23,0
)
declText (MLText
uid 804,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,39000,17400"
st "SIGNAL sda_padoen_o : std_logic"
)
)
*106 (Net
uid 809,0
decl (Decl
n "pad_i1"
t "std_logic"
o 23
suid 24,0
)
declText (MLText
uid 810,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,39000,11800"
st "SIGNAL pad_i1       : std_logic"
)
)
*107 (SaComponent
uid 815,0
optionalChildren [
*108 (CptPort
uid 825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,61625,95000,62375"
)
tg (CPTG
uid 827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 828,0
va (VaSet
font "arial,8,0"
)
xt "96000,61500,97300,62500"
st "clk"
blo "96000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
)
)
)
*109 (CptPort
uid 829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,62625,95000,63375"
)
tg (CPTG
uid 831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 832,0
va (VaSet
font "arial,8,0"
)
xt "96000,62500,97300,63500"
st "rst"
blo "96000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
)
)
)
*110 (CptPort
uid 833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,58625,95000,59375"
)
tg (CPTG
uid 835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 836,0
va (VaSet
font "arial,8,0"
)
xt "96000,58500,97400,59500"
st "scl"
blo "96000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 3
)
)
)
*111 (CptPort
uid 837,0
ps "OnEdgeStrategy"
shape (Diamond
uid 838,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "94250,59625,95000,60375"
)
tg (CPTG
uid 839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
font "arial,8,0"
)
xt "96000,59500,97600,60500"
st "sda"
blo "96000,60300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 816,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "95000,58000,107000,65000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 817,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 818,0
va (VaSet
font "arial,8,1"
)
xt "99200,60000,104500,61000"
st "idx_fpga_lib"
blo "99200,60800"
tm "BdLibraryNameMgr"
)
*113 (Text
uid 819,0
va (VaSet
font "arial,8,1"
)
xt "99200,61000,102900,62000"
st "i2c_slave"
blo "99200,61800"
tm "CptNameMgr"
)
*114 (Text
uid 820,0
va (VaSet
font "arial,8,1"
)
xt "99200,62000,101000,63000"
st "U_6"
blo "99200,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 821,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 822,0
text (MLText
uid 823,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "75500,64000,106500,64800"
st "I2C_ADDR = \"1110000\"    ( std_logic_vector(6 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1110000\""
)
]
)
viewicon (ZoomableIcon
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "95250,63250,96750,64750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*115 (Net
uid 853,0
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 24
suid 27,0
)
declText (MLText
uid 854,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,53500,13400"
st "SIGNAL scl          : std_logic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*116 (Net
uid 869,0
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 25
suid 29,0
)
declText (MLText
uid 870,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,53500,15800"
st "SIGNAL sda          : std_logic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*117 (Net
uid 897,0
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 26
suid 31,0
)
declText (MLText
uid 898,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,54000,3800"
st "SIGNAL En           : std_ulogic_vector(N_ISBITS-1 DOWNTO 0)"
)
)
*118 (Wire
uid 89,0
shape (OrthoPolyLine
uid 90,0
va (VaSet
vasetType 3
)
xt "58750,40000,67250,40000"
pts [
"58750,40000"
"67250,40000"
]
)
start &2
end &57
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 93,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
font "arial,8,0"
)
xt "60750,39000,63050,40000"
st "arst_i"
blo "60750,39800"
tm "WireNameMgr"
)
)
on &22
)
*119 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
)
xt "58750,38000,67250,38000"
pts [
"67250,38000"
"58750,38000"
]
)
start &64
end &11
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
font "arial,8,0"
)
xt "62250,37000,65850,38000"
st "wb_ack_o"
blo "62250,37800"
tm "WireNameMgr"
)
)
on &23
)
*120 (Wire
uid 105,0
shape (OrthoPolyLine
uid 106,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,32000,67250,32000"
pts [
"58750,32000"
"67250,32000"
]
)
start &12
end &58
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 110,0
va (VaSet
font "arial,8,0"
)
xt "60750,31000,64150,32000"
st "wb_adr_i"
blo "60750,31800"
tm "WireNameMgr"
)
)
on &24
)
*121 (Wire
uid 113,0
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "58750,37000,67250,37000"
pts [
"58750,37000"
"67250,37000"
]
)
start &13
end &63
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
font "arial,8,0"
)
xt "60750,36000,64150,37000"
st "wb_cyc_i"
blo "60750,36800"
tm "WireNameMgr"
)
)
on &25
)
*122 (Wire
uid 121,0
shape (OrthoPolyLine
uid 122,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,33000,67250,33000"
pts [
"58750,33000"
"67250,33000"
]
)
start &14
end &59
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
font "arial,8,0"
)
xt "60750,32000,64050,33000"
st "wb_dat_i"
blo "60750,32800"
tm "WireNameMgr"
)
)
on &26
)
*123 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,34000,67250,34000"
pts [
"67250,34000"
"58750,34000"
]
)
start &60
end &15
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
font "arial,8,0"
)
xt "62250,33000,65750,34000"
st "wb_dat_o"
blo "62250,33800"
tm "WireNameMgr"
)
)
on &27
)
*124 (Wire
uid 137,0
shape (OrthoPolyLine
uid 138,0
va (VaSet
vasetType 3
)
xt "58750,39000,67250,39000"
pts [
"67250,39000"
"58750,39000"
]
)
start &65
end &16
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 142,0
va (VaSet
font "arial,8,0"
)
xt "62250,38000,65950,39000"
st "wb_inta_o"
blo "62250,38800"
tm "WireNameMgr"
)
)
on &28
)
*125 (Wire
uid 145,0
shape (OrthoPolyLine
uid 146,0
va (VaSet
vasetType 3
)
xt "58750,36000,67250,36000"
pts [
"58750,36000"
"67250,36000"
]
)
start &17
end &62
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "60750,35000,64050,36000"
st "wb_stb_i"
blo "60750,35800"
tm "WireNameMgr"
)
)
on &29
)
*126 (Wire
uid 153,0
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
)
xt "58750,35000,67250,35000"
pts [
"58750,35000"
"67250,35000"
]
)
start &18
end &61
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
font "arial,8,0"
)
xt "60750,34000,63950,35000"
st "wb_we_i"
blo "60750,34800"
tm "WireNameMgr"
)
)
on &30
)
*127 (Wire
uid 161,0
shape (OrthoPolyLine
uid 162,0
va (VaSet
vasetType 3
)
xt "31000,31000,45250,31000"
pts [
"31000,31000"
"45250,31000"
]
)
start &39
end &3
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "33000,30000,34800,31000"
st "cmd"
blo "33000,30800"
tm "WireNameMgr"
)
)
on &31
)
*128 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "31000,32000,45250,32000"
pts [
"45250,32000"
"31000,32000"
]
)
start &4
end &39
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
font "arial,8,0"
)
xt "42250,31000,44250,32000"
st "done"
blo "42250,31800"
tm "WireNameMgr"
)
)
on &32
)
*129 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
)
xt "31000,33000,45250,33000"
pts [
"45250,33000"
"31000,33000"
]
)
start &5
end &39
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "43250,32000,44650,33000"
st "err"
blo "43250,32800"
tm "WireNameMgr"
)
)
on &33
)
*130 (Wire
uid 185,0
optionalChildren [
*131 (BdJunction
uid 951,0
ps "OnConnectorStrategy"
shape (Circle
uid 952,0
va (VaSet
vasetType 1
)
xt "39600,37600,40400,38400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "31000,38000,45250,38000"
pts [
"31000,38000"
"45250,38000"
]
)
start &39
end &6
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
font "arial,8,0"
)
xt "33000,37000,35000,38000"
st "F8M"
blo "33000,37800"
tm "WireNameMgr"
)
)
on &34
)
*132 (Wire
uid 193,0
shape (OrthoPolyLine
uid 194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,34000,45250,34000"
pts [
"31000,34000"
"45250,34000"
]
)
start &39
end &7
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 198,0
va (VaSet
font "arial,8,0"
)
xt "33000,33000,36300,34000"
st "i2c_addr"
blo "33000,33800"
tm "WireNameMgr"
)
)
on &35
)
*133 (Wire
uid 201,0
shape (OrthoPolyLine
uid 202,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,36000,45250,36000"
pts [
"45250,36000"
"31000,36000"
]
)
start &8
end &39
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "40250,35000,43750,36000"
st "i2c_rdata"
blo "40250,35800"
tm "WireNameMgr"
)
)
on &36
)
*134 (Wire
uid 209,0
shape (OrthoPolyLine
uid 210,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,35000,45250,35000"
pts [
"31000,35000"
"45250,35000"
]
)
start &39
end &9
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
font "arial,8,0"
)
xt "33000,34000,36700,35000"
st "i2c_wdata"
blo "33000,34800"
tm "WireNameMgr"
)
)
on &37
)
*135 (Wire
uid 217,0
optionalChildren [
*136 (BdJunction
uid 933,0
ps "OnConnectorStrategy"
shape (Circle
uid 934,0
va (VaSet
vasetType 1
)
xt "38600,38600,39400,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
)
xt "31000,39000,45250,39000"
pts [
"31000,39000"
"45250,39000"
]
)
start &39
end &10
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 222,0
va (VaSet
font "arial,8,0"
)
xt "33000,38000,34300,39000"
st "rst"
blo "33000,38800"
tm "WireNameMgr"
)
)
on &38
)
*137 (Wire
uid 751,0
shape (OrthoPolyLine
uid 752,0
va (VaSet
vasetType 3
)
xt "83750,35000,90250,35000"
pts [
"83750,35000"
"90250,35000"
]
)
start &67
end &85
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 754,0
va (VaSet
font "arial,8,0"
)
xt "84000,34000,87800,35000"
st "scl_pad_o"
blo "84000,34800"
tm "WireNameMgr"
)
)
on &92
)
*138 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
)
xt "83750,36000,90250,36000"
pts [
"83750,36000"
"90250,36000"
]
)
start &68
end &86
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
font "arial,8,0"
)
xt "84000,35000,89400,36000"
st "scl_padoen_o"
blo "84000,35800"
tm "WireNameMgr"
)
)
on &102
)
*139 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
)
xt "83750,37000,90250,37000"
pts [
"90250,37000"
"83750,37000"
]
)
start &87
end &66
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
font "arial,8,0"
)
xt "84250,36000,86450,37000"
st "pad_i"
blo "84250,36800"
tm "WireNameMgr"
)
)
on &103
)
*140 (Wire
uid 799,0
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "83750,42000,90250,42000"
pts [
"83750,42000"
"90250,42000"
]
)
start &70
end &95
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 802,0
va (VaSet
font "arial,8,0"
)
xt "84000,41000,88000,42000"
st "sda_pad_o"
blo "84000,41800"
tm "WireNameMgr"
)
)
on &104
)
*141 (Wire
uid 805,0
shape (OrthoPolyLine
uid 806,0
va (VaSet
vasetType 3
)
xt "83750,43000,90250,43000"
pts [
"83750,43000"
"90250,43000"
]
)
start &71
end &96
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 808,0
va (VaSet
font "arial,8,0"
)
xt "84000,42000,89600,43000"
st "sda_padoen_o"
blo "84000,42800"
tm "WireNameMgr"
)
)
on &105
)
*142 (Wire
uid 811,0
shape (OrthoPolyLine
uid 812,0
va (VaSet
vasetType 3
)
xt "83750,44000,90250,44000"
pts [
"90250,44000"
"83750,44000"
]
)
start &97
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 814,0
va (VaSet
font "arial,8,0"
)
xt "84000,43000,86600,44000"
st "pad_i1"
blo "84000,43800"
tm "WireNameMgr"
)
)
on &106
)
*143 (Wire
uid 849,0
shape (OrthoPolyLine
uid 850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,28000,113000,36000"
pts [
"110750,36000"
"113000,36000"
"113000,28000"
"31000,28000"
]
)
start &88
end &39
sat 32
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
font "arial,8,0"
)
xt "112750,35000,114150,36000"
st "scl"
blo "112750,35800"
tm "WireNameMgr"
)
)
on &115
)
*144 (Wire
uid 863,0
shape (OrthoPolyLine
uid 864,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,27000,114000,43000"
pts [
"110750,43000"
"114000,43000"
"114000,27000"
"31000,27000"
]
)
start &98
end &39
sat 32
eat 4
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 868,0
va (VaSet
font "arial,8,0"
)
xt "112750,42000,114350,43000"
st "sda"
blo "112750,42800"
tm "WireNameMgr"
)
)
on &116
)
*145 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "91000,60000,94250,60000"
pts [
"91000,60000"
"94250,60000"
]
)
end &111
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 874,0
va (VaSet
font "arial,8,0"
)
xt "91000,59000,93600,60000"
st "sda(1)"
blo "91000,59800"
tm "WireNameMgr"
)
)
on &116
)
*146 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
)
xt "91000,50000,94250,50000"
pts [
"91000,50000"
"94250,50000"
]
)
end &79
sat 16
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 880,0
va (VaSet
font "arial,8,0"
)
xt "91000,49000,93600,50000"
st "sda(0)"
blo "91000,49800"
tm "WireNameMgr"
)
)
on &116
)
*147 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "91000,59000,94250,59000"
pts [
"91000,59000"
"94250,59000"
]
)
end &110
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "arial,8,0"
)
xt "91250,58000,93650,59000"
st "scl(1)"
blo "91250,58800"
tm "WireNameMgr"
)
)
on &115
)
*148 (Wire
uid 891,0
shape (OrthoPolyLine
uid 892,0
va (VaSet
vasetType 3
)
xt "91000,49000,94250,49000"
pts [
"91000,49000"
"94250,49000"
]
)
end &78
sat 16
eat 32
sl "(0)"
st 0
sf 1
tg (WTG
uid 895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 896,0
va (VaSet
font "arial,8,0"
)
xt "91000,48000,100100,49000"
st "scl(0) : (N_ISBITS-1:0)"
blo "91000,48800"
tm "WireNameMgr"
)
)
on &115
)
*149 (Wire
uid 899,0
optionalChildren [
*150 (BdJunction
uid 909,0
ps "OnConnectorStrategy"
shape (Circle
uid 910,0
va (VaSet
vasetType 1
)
xt "88600,33600,89400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,29000,90250,41000"
pts [
"90250,41000"
"89000,41000"
"89000,29000"
"31000,29000"
]
)
start &94
end &39
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
font "arial,8,0"
)
xt "33000,28000,40600,29000"
st "En : (N_ISBITS-1:0)"
blo "33000,28800"
tm "WireNameMgr"
)
)
on &117
)
*151 (Wire
uid 905,0
shape (OrthoPolyLine
uid 906,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89000,34000,90250,34000"
pts [
"89000,34000"
"90250,34000"
]
)
start &150
end &84
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 908,0
va (VaSet
font "arial,8,0"
)
xt "89250,33000,90550,34000"
st "En"
blo "89250,33800"
tm "WireNameMgr"
)
)
on &117
)
*152 (Wire
uid 929,0
optionalChildren [
*153 (BdJunction
uid 939,0
ps "OnConnectorStrategy"
shape (Circle
uid 940,0
va (VaSet
vasetType 1
)
xt "63600,48600,64400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
)
xt "39000,39000,67250,49000"
pts [
"39000,39000"
"39000,49000"
"67250,49000"
]
)
start &136
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
font "arial,8,0"
)
xt "65250,48000,66550,49000"
st "rst"
blo "65250,48800"
tm "WireNameMgr"
)
)
on &38
)
*154 (Wire
uid 935,0
optionalChildren [
*155 (BdJunction
uid 945,0
ps "OnConnectorStrategy"
shape (Circle
uid 946,0
va (VaSet
vasetType 1
)
xt "87600,52600,88400,53400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
)
xt "64000,49000,94250,53000"
pts [
"64000,49000"
"64000,53000"
"94250,53000"
]
)
start &153
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 938,0
va (VaSet
font "arial,8,0"
)
xt "92250,52000,93550,53000"
st "rst"
blo "92250,52800"
tm "WireNameMgr"
)
)
on &38
)
*156 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "88000,53000,94250,63000"
pts [
"88000,53000"
"88000,63000"
"94250,63000"
]
)
start &155
end &109
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 944,0
va (VaSet
font "arial,8,0"
)
xt "92250,62000,93550,63000"
st "rst"
blo "92250,62800"
tm "WireNameMgr"
)
)
on &38
)
*157 (Wire
uid 947,0
optionalChildren [
*158 (BdJunction
uid 957,0
ps "OnConnectorStrategy"
shape (Circle
uid 958,0
va (VaSet
vasetType 1
)
xt "64600,47600,65400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
)
xt "40000,38000,67250,48000"
pts [
"40000,38000"
"40000,48000"
"67250,48000"
]
)
start &131
end &55
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
font "arial,8,0"
)
xt "64250,47000,66250,48000"
st "F8M"
blo "64250,47800"
tm "WireNameMgr"
)
)
on &34
)
*159 (Wire
uid 953,0
optionalChildren [
*160 (BdJunction
uid 963,0
ps "OnConnectorStrategy"
shape (Circle
uid 964,0
va (VaSet
vasetType 1
)
xt "88600,51600,89400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 954,0
va (VaSet
vasetType 3
)
xt "65000,48000,94250,52000"
pts [
"65000,48000"
"65000,52000"
"94250,52000"
]
)
start &158
end &76
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 956,0
va (VaSet
font "arial,8,0"
)
xt "91250,51000,93250,52000"
st "F8M"
blo "91250,51800"
tm "WireNameMgr"
)
)
on &34
)
*161 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
)
xt "89000,52000,94250,62000"
pts [
"89000,52000"
"89000,62000"
"94250,62000"
]
)
start &160
end &108
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 962,0
va (VaSet
font "arial,8,0"
)
xt "91250,61000,93250,62000"
st "F8M"
blo "91250,61800"
tm "WireNameMgr"
)
)
on &34
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *162 (PackageList
uid 435,0
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 436,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*164 (MLText
uid 437,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11400,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;
USE ieee.numeric_std.ALL;
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.ptrhm.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 438,0
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 439,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*166 (Text
uid 440,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*167 (MLText
uid 441,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*168 (Text
uid 442,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*169 (MLText
uid 443,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*170 (Text
uid 444,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*171 (MLText
uid 445,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "64,255,1082,945"
viewArea "12150,10855,64020,44200"
cachedDiagramExtent "0,0,137000,103000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1070,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*173 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*174 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*176 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*177 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*179 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*180 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*181 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*182 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*183 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*185 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*186 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*187 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*188 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*190 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*192 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 31,0
usingSuid 1
emptyRow *193 (LEmptyRow
)
uid 448,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*201 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*202 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*203 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*204 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*205 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "arst_i"
t "std_logic"
o 1
suid 1,0
)
)
uid 401,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 2
suid 2,0
)
)
uid 403,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 405,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 4
suid 4,0
)
)
uid 407,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 409,0
)
*211 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 6,0
)
)
uid 411,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 7
suid 7,0
)
)
uid 413,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 8
suid 8,0
)
)
uid 415,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 9
suid 9,0
)
)
uid 417,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cmd"
t "ptrhm_i2c_op"
o 10
suid 10,0
)
)
uid 419,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_ulogic"
o 11
suid 11,0
)
)
uid 421,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "err"
t "std_ulogic"
o 12
suid 12,0
)
)
uid 423,0
)
*218 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_ulogic"
o 13
suid 13,0
)
)
uid 425,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_addr"
t "std_ulogic_vector"
b "(6 DOWNTO 0)"
o 14
suid 14,0
)
)
uid 427,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 429,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 16,0
)
)
uid 431,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 17
suid 17,0
)
)
uid 433,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_pad_o"
t "std_logic"
o 18
suid 19,0
)
)
uid 911,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 19
suid 20,0
)
)
uid 913,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pad_i"
t "std_logic"
o 20
suid 21,0
)
)
uid 915,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_pad_o"
t "std_logic"
o 21
suid 22,0
)
)
uid 917,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 22
suid 23,0
)
)
uid 919,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pad_i1"
t "std_logic"
o 23
suid 24,0
)
)
uid 921,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 24
suid 27,0
)
)
uid 923,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda"
t "std_logic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 25
suid 29,0
)
)
uid 925,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "En"
t "std_ulogic_vector"
b "(N_ISBITS-1 DOWNTO 0)"
o 26
suid 31,0
)
)
uid 927,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 461,0
optionalChildren [
*232 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *233 (MRCItem
litem &193
pos 26
dimension 20
)
uid 463,0
optionalChildren [
*234 (MRCItem
litem &194
pos 0
dimension 20
uid 464,0
)
*235 (MRCItem
litem &195
pos 1
dimension 23
uid 465,0
)
*236 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 466,0
)
*237 (MRCItem
litem &206
pos 0
dimension 20
uid 402,0
)
*238 (MRCItem
litem &207
pos 1
dimension 20
uid 404,0
)
*239 (MRCItem
litem &208
pos 2
dimension 20
uid 406,0
)
*240 (MRCItem
litem &209
pos 3
dimension 20
uid 408,0
)
*241 (MRCItem
litem &210
pos 4
dimension 20
uid 410,0
)
*242 (MRCItem
litem &211
pos 5
dimension 20
uid 412,0
)
*243 (MRCItem
litem &212
pos 6
dimension 20
uid 414,0
)
*244 (MRCItem
litem &213
pos 7
dimension 20
uid 416,0
)
*245 (MRCItem
litem &214
pos 8
dimension 20
uid 418,0
)
*246 (MRCItem
litem &215
pos 9
dimension 20
uid 420,0
)
*247 (MRCItem
litem &216
pos 10
dimension 20
uid 422,0
)
*248 (MRCItem
litem &217
pos 11
dimension 20
uid 424,0
)
*249 (MRCItem
litem &218
pos 12
dimension 20
uid 426,0
)
*250 (MRCItem
litem &219
pos 13
dimension 20
uid 428,0
)
*251 (MRCItem
litem &220
pos 14
dimension 20
uid 430,0
)
*252 (MRCItem
litem &221
pos 15
dimension 20
uid 432,0
)
*253 (MRCItem
litem &222
pos 16
dimension 20
uid 434,0
)
*254 (MRCItem
litem &223
pos 17
dimension 20
uid 912,0
)
*255 (MRCItem
litem &224
pos 18
dimension 20
uid 914,0
)
*256 (MRCItem
litem &225
pos 19
dimension 20
uid 916,0
)
*257 (MRCItem
litem &226
pos 20
dimension 20
uid 918,0
)
*258 (MRCItem
litem &227
pos 21
dimension 20
uid 920,0
)
*259 (MRCItem
litem &228
pos 22
dimension 20
uid 922,0
)
*260 (MRCItem
litem &229
pos 23
dimension 20
uid 924,0
)
*261 (MRCItem
litem &230
pos 24
dimension 20
uid 926,0
)
*262 (MRCItem
litem &231
pos 25
dimension 20
uid 928,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 467,0
optionalChildren [
*263 (MRCItem
litem &197
pos 0
dimension 20
uid 468,0
)
*264 (MRCItem
litem &199
pos 1
dimension 50
uid 469,0
)
*265 (MRCItem
litem &200
pos 2
dimension 100
uid 470,0
)
*266 (MRCItem
litem &201
pos 3
dimension 50
uid 471,0
)
*267 (MRCItem
litem &202
pos 4
dimension 100
uid 472,0
)
*268 (MRCItem
litem &203
pos 5
dimension 100
uid 473,0
)
*269 (MRCItem
litem &204
pos 6
dimension 50
uid 474,0
)
*270 (MRCItem
litem &205
pos 7
dimension 80
uid 475,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 462,0
vaOverrides [
]
)
]
)
uid 447,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *271 (LEmptyRow
)
uid 477,0
optionalChildren [
*272 (RefLabelRowHdr
)
*273 (TitleRowHdr
)
*274 (FilterRowHdr
)
*275 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*276 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*277 (GroupColHdr
tm "GroupColHdrMgr"
)
*278 (NameColHdr
tm "GenericNameColHdrMgr"
)
*279 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*280 (InitColHdr
tm "GenericValueColHdrMgr"
)
*281 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*282 (EolColHdr
tm "GenericEolColHdrMgr"
)
*283 (LogGeneric
generic (GiElement
name "N_ISBITS"
type "integer"
value "2"
)
uid 747,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 489,0
optionalChildren [
*284 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *285 (MRCItem
litem &271
pos 1
dimension 20
)
uid 491,0
optionalChildren [
*286 (MRCItem
litem &272
pos 0
dimension 20
uid 492,0
)
*287 (MRCItem
litem &273
pos 1
dimension 23
uid 493,0
)
*288 (MRCItem
litem &274
pos 2
hidden 1
dimension 20
uid 494,0
)
*289 (MRCItem
litem &283
pos 0
dimension 20
uid 748,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 495,0
optionalChildren [
*290 (MRCItem
litem &275
pos 0
dimension 20
uid 496,0
)
*291 (MRCItem
litem &277
pos 1
dimension 50
uid 497,0
)
*292 (MRCItem
litem &278
pos 2
dimension 100
uid 498,0
)
*293 (MRCItem
litem &279
pos 3
dimension 100
uid 499,0
)
*294 (MRCItem
litem &280
pos 4
dimension 50
uid 500,0
)
*295 (MRCItem
litem &281
pos 5
dimension 50
uid 501,0
)
*296 (MRCItem
litem &282
pos 6
dimension 80
uid 502,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 490,0
vaOverrides [
]
)
]
)
uid 476,0
type 1
)
activeModelName "BlockDiag"
)
