{
  "design": {
    "design_info": {
      "boundary_crc": "0xC596CAED6FD942F",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../multiple_clock.gen/sources_1/bd/ccc",
      "name": "ccc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "ccc_ip_0": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ccc_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "in_rsvd_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "out_rsvd_0": {
        "direction": "O"
      },
      "valid_in_0": {
        "direction": "I"
      },
      "valid_out_0": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "ccc_clk_wiz_0",
        "xci_path": "ip/ccc_clk_wiz_0/ccc_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "ccc_rst_clk_wiz_100M_0",
        "xci_path": "ip/ccc_rst_clk_wiz_100M_0/ccc_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "ccc_ip_0": {
        "vlnv": "user.org:ip:ccc_ip:1.0",
        "ip_revision": "1000000",
        "xci_name": "ccc_ccc_ip_0_1",
        "xci_path": "ip/ccc_ccc_ip_0_1/ccc_ccc_ip_0_1.xci",
        "inst_hier_path": "ccc_ip_0"
      }
    },
    "nets": {
      "ccc_ip_0_out_rsvd": {
        "ports": [
          "ccc_ip_0/out_rsvd",
          "out_rsvd_0"
        ]
      },
      "ccc_ip_0_valid_out": {
        "ports": [
          "ccc_ip_0/valid_out",
          "valid_out_0"
        ]
      },
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "ccc_ip_0/IPCORE_CLK"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "in_rsvd_0_1": {
        "ports": [
          "in_rsvd_0",
          "ccc_ip_0/in_rsvd"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "ccc_ip_0/IPCORE_RESETN"
        ]
      },
      "valid_in_0_1": {
        "ports": [
          "valid_in_0",
          "ccc_ip_0/valid_in"
        ]
      }
    }
  }
}