git clone --depth 1 --no-tags https://github.com/gatecat/fabulous-mpw2-bringup.git f:/verilog_sva_gh_scraper/data/full_repos/593585666
git clone --depth 1 --no-tags https://github.com/DoniaGameel/Verilog-adders-with-synthesis-using-Oasys.git f:/verilog_sva_gh_scraper/data/full_repos/593620503
git clone --depth 1 --no-tags https://github.com/sts08015/CNN-Core-Design.git f:/verilog_sva_gh_scraper/data/full_repos/593163463
git clone --depth 1 --no-tags https://github.com/andre3barbosa/8051-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/591744387
git clone --depth 1 --no-tags https://github.com/748561321/Digital-Logic-and-Principles-of-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/595022748
git clone --depth 1 --no-tags https://github.com/Amir-Shamsi/FPGA-LUT-based-methods.git f:/verilog_sva_gh_scraper/data/full_repos/592636811
git clone --depth 1 --no-tags https://github.com/gaph-pucrs/RS5.git f:/verilog_sva_gh_scraper/data/full_repos/592027893
git clone --depth 1 --no-tags https://github.com/william-hazem/LASD.git f:/verilog_sva_gh_scraper/data/full_repos/596665386
git clone --depth 1 --no-tags https://github.com/RedaCB/CNN-IP-Core.git f:/verilog_sva_gh_scraper/data/full_repos/596157244
git clone --depth 1 --no-tags https://github.com/Zakharden/Division-IEEE754.git f:/verilog_sva_gh_scraper/data/full_repos/593377212
git clone --depth 1 --no-tags https://github.com/lightside-instruments/ice4pi-example-i2cslave.git f:/verilog_sva_gh_scraper/data/full_repos/593871197
git clone --depth 1 --no-tags https://github.com/SEEKERSUNG/Sprouts100.git f:/verilog_sva_gh_scraper/data/full_repos/589904487
git clone --depth 1 --no-tags https://github.com/mohamedtareq24/IEEECUSB_Electronics_23_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/593794531
git clone --depth 1 --no-tags https://github.com/StephenMoreOSU/rad_gen.git f:/verilog_sva_gh_scraper/data/full_repos/593474631
git clone --depth 1 --no-tags https://github.com/three-black-beans/Deep-Neural-Network-with-Floating-Point-Number.git f:/verilog_sva_gh_scraper/data/full_repos/593017582
git clone --depth 1 --no-tags https://github.com/Reza-81/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/591909818
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Image-Processing-IP-for-blurring.git f:/verilog_sva_gh_scraper/data/full_repos/593315845
git clone --depth 1 --no-tags https://github.com/growly/date23_narrowing_the_gap.git f:/verilog_sva_gh_scraper/data/full_repos/594307344
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/591327949
git clone --depth 1 --no-tags https://github.com/YayueHou/A-double-channel-Sigma-delta-Modulator.git f:/verilog_sva_gh_scraper/data/full_repos/591242633
git clone --depth 1 --no-tags https://github.com/Lreverse/Digital_Tug_of_War.git f:/verilog_sva_gh_scraper/data/full_repos/594455667
git clone --depth 1 --no-tags https://github.com/evan199893/TPU_systolic_array_HW_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/593341769
git clone --depth 1 --no-tags https://github.com/YayueHou/The-design-of-a-median-filter.git f:/verilog_sva_gh_scraper/data/full_repos/591276462
git clone --depth 1 --no-tags https://github.com/Pansysk75/HW1_Verilog_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/595245025
git clone --depth 1 --no-tags https://github.com/jjyy-Huang/pcie-loopback.git f:/verilog_sva_gh_scraper/data/full_repos/590116078
git clone --depth 1 --no-tags https://github.com/Jiamingxu20/ECE-385.git f:/verilog_sva_gh_scraper/data/full_repos/594899928
git clone --depth 1 --no-tags https://github.com/Jasonli298/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/593834170
git clone --depth 1 --no-tags https://github.com/dakshinatharindu/RV32I-riscv-chisel.git f:/verilog_sva_gh_scraper/data/full_repos/593465663
git clone --depth 1 --no-tags https://github.com/yi-chen-hu/CO.git f:/verilog_sva_gh_scraper/data/full_repos/596602879
git clone --depth 1 --no-tags https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/596501085
git clone --depth 1 --no-tags https://github.com/ruiszhang/MCDF.git f:/verilog_sva_gh_scraper/data/full_repos/590486853
git clone --depth 1 --no-tags https://github.com/phamquanganhBKSET/eda_regional_maxima.git f:/verilog_sva_gh_scraper/data/full_repos/594711375
git clone --depth 1 --no-tags https://github.com/NestorDP/Verilog_by_examples.git f:/verilog_sva_gh_scraper/data/full_repos/593423223
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-lab.git f:/verilog_sva_gh_scraper/data/full_repos/593171733
git clone --depth 1 --no-tags https://github.com/ZhiyuanYan/EnvSynSample.git f:/verilog_sva_gh_scraper/data/full_repos/596491168
git clone --depth 1 --no-tags https://github.com/MertAli07/labex5.git f:/verilog_sva_gh_scraper/data/full_repos/593115302
git clone --depth 1 --no-tags https://github.com/tv516/Audio-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/595299711
git clone --depth 1 --no-tags https://github.com/ukp66482/Rhythm-game-by-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/596095046
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/Hardware_Trojan_Detection_using_Machine_Learning_and_RC_Parasitic_Extraction.git f:/verilog_sva_gh_scraper/data/full_repos/591865443
git clone --depth 1 --no-tags https://github.com/yohanes-erwin/pemrograman_zynq.git f:/verilog_sva_gh_scraper/data/full_repos/592589338
git clone --depth 1 --no-tags https://github.com/fatihgulakar/teknofest_demo.git f:/verilog_sva_gh_scraper/data/full_repos/591879618
git clone --depth 1 --no-tags https://github.com/LindaYeyeye/FPGA_Cordic.git f:/verilog_sva_gh_scraper/data/full_repos/592167767
git clone --depth 1 --no-tags https://github.com/kammoh/masq.git f:/verilog_sva_gh_scraper/data/full_repos/592931645
git clone --depth 1 --no-tags https://github.com/dkssudgo112/cpu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/596152771
git clone --depth 1 --no-tags https://github.com/navid8181/_Project-max-pluss.git f:/verilog_sva_gh_scraper/data/full_repos/592059752
git clone --depth 1 --no-tags https://github.com/EPTansuo/openMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/595931504
git clone --depth 1 --no-tags https://github.com/n4tlf/T35_ADDR_LINES_TEST1.git f:/verilog_sva_gh_scraper/data/full_repos/591167244
git clone --depth 1 --no-tags https://github.com/serzaxlucifer/8-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/590953318
git clone --depth 1 --no-tags https://github.com/adithi-su/fractional-phase-locked-loop.git f:/verilog_sva_gh_scraper/data/full_repos/593571128
git clone --depth 1 --no-tags https://github.com/FPGA-Systems/pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/591804690
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Multicycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/594146708
git clone --depth 1 --no-tags https://github.com/putoze/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/596564821
git clone --depth 1 --no-tags https://github.com/stellagarden/EE312-Introduction-to-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/590207143
git clone --depth 1 --no-tags https://github.com/you-li-nu/synthetic_circuit_generator.git f:/verilog_sva_gh_scraper/data/full_repos/596025300
git clone --depth 1 --no-tags https://github.com/rohansingh9001/ML-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/592237073
git clone --depth 1 --no-tags https://github.com/msp430launchpad/EEE120.git f:/verilog_sva_gh_scraper/data/full_repos/590630312
git clone --depth 1 --no-tags https://github.com/wewe5215/NTHU_Logic_Design_Lab_2022.git f:/verilog_sva_gh_scraper/data/full_repos/596151076
git clone --depth 1 --no-tags https://github.com/Rupesh1k/Advanced-peripheral-Bus-project-.git f:/verilog_sva_gh_scraper/data/full_repos/595709392
git clone --depth 1 --no-tags https://github.com/boxworld18/thinpad-lab.git f:/verilog_sva_gh_scraper/data/full_repos/594646042
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Booth-Multiplier-Fast-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/591281965
git clone --depth 1 --no-tags https://github.com/dai0dai/ESN_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/595961167
git clone --depth 1 --no-tags https://github.com/guzelbaris/Basic-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/591933305
git clone --depth 1 --no-tags https://github.com/JayC319/IC_Design_Laboratory--Digital-Signature-Authenticator.git f:/verilog_sva_gh_scraper/data/full_repos/595670062
git clone --depth 1 --no-tags https://github.com/al719/APB_GPIO_UART.git f:/verilog_sva_gh_scraper/data/full_repos/593766560
git clone --depth 1 --no-tags https://github.com/NicolaLino/Arithmetic-Unit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/595124630
git clone --depth 1 --no-tags https://github.com/jude-gabriel/piRISC.git f:/verilog_sva_gh_scraper/data/full_repos/593937076
git clone --depth 1 --no-tags https://github.com/boxworld18/thinpad-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/594640283
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/PXD-OVP.git f:/verilog_sva_gh_scraper/data/full_repos/590083871
git clone --depth 1 --no-tags https://github.com/MertAli07/labex4.git f:/verilog_sva_gh_scraper/data/full_repos/593113647
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2_Digital_TestChip.git f:/verilog_sva_gh_scraper/data/full_repos/592907698
git clone --depth 1 --no-tags https://github.com/vowstar/rocket-pcb-orig.git f:/verilog_sva_gh_scraper/data/full_repos/595580606
git clone --depth 1 --no-tags https://github.com/burraaook/single-cycle-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/594687695
git clone --depth 1 --no-tags https://github.com/ameelleea/reti_logiche_2223.git f:/verilog_sva_gh_scraper/data/full_repos/597191190
git clone --depth 1 --no-tags https://github.com/kamillapeixoto/Uniovi_Serial_ADC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/590580425
git clone --depth 1 --no-tags https://github.com/zhoulele12/BIM005DriveSim.git f:/verilog_sva_gh_scraper/data/full_repos/589825956
git clone --depth 1 --no-tags https://github.com/milovanovic/axi2ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/592036610
git clone --depth 1 --no-tags https://github.com/asmi84/a100-484-sodimm.git f:/verilog_sva_gh_scraper/data/full_repos/592085284
git clone --depth 1 --no-tags https://github.com/kbmorris/iCE40.git f:/verilog_sva_gh_scraper/data/full_repos/594801554
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/RISC-V-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/592685519
git clone --depth 1 --no-tags https://github.com/MarkDannemiller/TTU-Lab1-BC5.git f:/verilog_sva_gh_scraper/data/full_repos/596843670
git clone --depth 1 --no-tags https://github.com/joscarvalho/Pipeline-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/589982119
git clone --depth 1 --no-tags https://github.com/yoshiyuki-takeda/RISC-V_SOBAKO-CORE.git f:/verilog_sva_gh_scraper/data/full_repos/596095599
git clone --depth 1 --no-tags https://github.com/Kirtan-Rajesh/DSD_Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/596678512
git clone --depth 1 --no-tags https://github.com/one3piece/MUSIC-BY-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/591278854
git clone --depth 1 --no-tags https://github.com/ankitacoder3/iVerilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/591735869
git clone --depth 1 --no-tags https://github.com/jwesterinen/basys3-8bit-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/596819072
git clone --depth 1 --no-tags https://github.com/PhisaDanielcat/NCC-password.git f:/verilog_sva_gh_scraper/data/full_repos/593452480
git clone --depth 1 --no-tags https://github.com/n4tlf/T35SBC_extRAM_6.git f:/verilog_sva_gh_scraper/data/full_repos/592167405
git clone --depth 1 --no-tags https://github.com/Lreverse/Flowing_LED_8.git f:/verilog_sva_gh_scraper/data/full_repos/594445820
git clone --depth 1 --no-tags https://github.com/fereshtehbaradaran/Digital-System-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/590351768
git clone --depth 1 --no-tags https://github.com/Mandoo0214/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/590831215
git clone --depth 1 --no-tags https://github.com/anyafp/ece5760.git f:/verilog_sva_gh_scraper/data/full_repos/593766356
git clone --depth 1 --no-tags https://github.com/Saalim-vlsi/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/594825977
git clone --depth 1 --no-tags https://github.com/HM2007/audio-filter-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/592184454
git clone --depth 1 --no-tags https://github.com/vishakh567/bist-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/595205699
git clone --depth 1 --no-tags https://github.com/lishengxie/verilog-learning.git f:/verilog_sva_gh_scraper/data/full_repos/594082592
git clone --depth 1 --no-tags https://github.com/momalab/modular-multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/597087294
git clone --depth 1 --no-tags https://github.com/MertAli07/final-logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/593116330
git clone --depth 1 --no-tags https://github.com/109360234/ROPUF.git f:/verilog_sva_gh_scraper/data/full_repos/593725340
git clone --depth 1 --no-tags https://github.com/AlirezaMirhosseini/Matrices-Mathematical-Calculations.git f:/verilog_sva_gh_scraper/data/full_repos/590522966
