#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027a60f28360 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
v0000027a61059350_0 .var "clock", 0 0;
S_0000027a60f284f0 .scope module, "uut" "CSE_BUBBLE" 2 6, 3 4 0, S_0000027a60f28360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0000027a61059710_0 .net "clk", 0 0, v0000027a61059350_0;  1 drivers
v0000027a61058590_0 .net "dmem_addr", 31 0, L_0000027a60f9daa0;  1 drivers
v0000027a61059530_0 .net "dmem_rdata", 31 0, L_0000027a60f48980;  1 drivers
v0000027a61059670_0 .net "dmem_wdata", 31 0, L_0000027a60f9df00;  1 drivers
v0000027a61058950_0 .net "dmem_we", 0 0, L_0000027a60f48fa0;  1 drivers
v0000027a610589f0_0 .net "imem_addr", 31 0, v0000027a61056bc0_0;  1 drivers
v0000027a610598f0_0 .net "imem_data", 31 0, v0000027a60f63220_0;  1 drivers
L_0000027a61058270 .part v0000027a61056bc0_0, 2, 6;
S_0000027a60f1f2b0 .scope module, "dmem" "dataMemory" 3 24, 4 2 0, S_0000027a60f284f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /OUTPUT 32 "rdata";
L_0000027a60f48980 .functor BUFZ 32, L_0000027a61059f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a60f628c0_0 .net *"_ivl_0", 31 0, L_0000027a61059f30;  1 drivers
v0000027a60f61880_0 .net "addr", 31 0, L_0000027a60f9daa0;  alias, 1 drivers
v0000027a60f61e20_0 .net "clk", 0 0, v0000027a61059350_0;  alias, 1 drivers
v0000027a60f61d80 .array "memdata", 0 1023, 31 0;
v0000027a60f61ce0_0 .net "rdata", 31 0, L_0000027a60f48980;  alias, 1 drivers
v0000027a60f61ec0_0 .net "wdata", 31 0, L_0000027a60f9df00;  alias, 1 drivers
v0000027a60f61f60_0 .net "write_enable", 0 0, L_0000027a60f48fa0;  alias, 1 drivers
E_0000027a60f53840 .event posedge, v0000027a60f61e20_0;
L_0000027a61059f30 .array/port v0000027a60f61d80, L_0000027a60f9daa0;
S_0000027a60f1f440 .scope module, "imem" "instrMemory" 3 17, 5 2 0, S_0000027a60f284f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "data";
v0000027a60f62aa0_0 .net "addr", 5 0, L_0000027a61058270;  1 drivers
v0000027a60f62460_0 .net "clk", 0 0, v0000027a61059350_0;  alias, 1 drivers
v0000027a60f63220_0 .var "data", 31 0;
v0000027a60f62960 .array "memory", 0 63, 31 0;
v0000027a60f62960_0 .array/port v0000027a60f62960, 0;
v0000027a60f62960_1 .array/port v0000027a60f62960, 1;
v0000027a60f62960_2 .array/port v0000027a60f62960, 2;
E_0000027a60f52a80/0 .event anyedge, v0000027a60f62aa0_0, v0000027a60f62960_0, v0000027a60f62960_1, v0000027a60f62960_2;
v0000027a60f62960_3 .array/port v0000027a60f62960, 3;
v0000027a60f62960_4 .array/port v0000027a60f62960, 4;
v0000027a60f62960_5 .array/port v0000027a60f62960, 5;
v0000027a60f62960_6 .array/port v0000027a60f62960, 6;
E_0000027a60f52a80/1 .event anyedge, v0000027a60f62960_3, v0000027a60f62960_4, v0000027a60f62960_5, v0000027a60f62960_6;
v0000027a60f62960_7 .array/port v0000027a60f62960, 7;
v0000027a60f62960_8 .array/port v0000027a60f62960, 8;
v0000027a60f62960_9 .array/port v0000027a60f62960, 9;
v0000027a60f62960_10 .array/port v0000027a60f62960, 10;
E_0000027a60f52a80/2 .event anyedge, v0000027a60f62960_7, v0000027a60f62960_8, v0000027a60f62960_9, v0000027a60f62960_10;
v0000027a60f62960_11 .array/port v0000027a60f62960, 11;
v0000027a60f62960_12 .array/port v0000027a60f62960, 12;
v0000027a60f62960_13 .array/port v0000027a60f62960, 13;
v0000027a60f62960_14 .array/port v0000027a60f62960, 14;
E_0000027a60f52a80/3 .event anyedge, v0000027a60f62960_11, v0000027a60f62960_12, v0000027a60f62960_13, v0000027a60f62960_14;
v0000027a60f62960_15 .array/port v0000027a60f62960, 15;
v0000027a60f62960_16 .array/port v0000027a60f62960, 16;
v0000027a60f62960_17 .array/port v0000027a60f62960, 17;
v0000027a60f62960_18 .array/port v0000027a60f62960, 18;
E_0000027a60f52a80/4 .event anyedge, v0000027a60f62960_15, v0000027a60f62960_16, v0000027a60f62960_17, v0000027a60f62960_18;
v0000027a60f62960_19 .array/port v0000027a60f62960, 19;
v0000027a60f62960_20 .array/port v0000027a60f62960, 20;
v0000027a60f62960_21 .array/port v0000027a60f62960, 21;
v0000027a60f62960_22 .array/port v0000027a60f62960, 22;
E_0000027a60f52a80/5 .event anyedge, v0000027a60f62960_19, v0000027a60f62960_20, v0000027a60f62960_21, v0000027a60f62960_22;
v0000027a60f62960_23 .array/port v0000027a60f62960, 23;
v0000027a60f62960_24 .array/port v0000027a60f62960, 24;
v0000027a60f62960_25 .array/port v0000027a60f62960, 25;
v0000027a60f62960_26 .array/port v0000027a60f62960, 26;
E_0000027a60f52a80/6 .event anyedge, v0000027a60f62960_23, v0000027a60f62960_24, v0000027a60f62960_25, v0000027a60f62960_26;
v0000027a60f62960_27 .array/port v0000027a60f62960, 27;
v0000027a60f62960_28 .array/port v0000027a60f62960, 28;
v0000027a60f62960_29 .array/port v0000027a60f62960, 29;
v0000027a60f62960_30 .array/port v0000027a60f62960, 30;
E_0000027a60f52a80/7 .event anyedge, v0000027a60f62960_27, v0000027a60f62960_28, v0000027a60f62960_29, v0000027a60f62960_30;
v0000027a60f62960_31 .array/port v0000027a60f62960, 31;
v0000027a60f62960_32 .array/port v0000027a60f62960, 32;
v0000027a60f62960_33 .array/port v0000027a60f62960, 33;
v0000027a60f62960_34 .array/port v0000027a60f62960, 34;
E_0000027a60f52a80/8 .event anyedge, v0000027a60f62960_31, v0000027a60f62960_32, v0000027a60f62960_33, v0000027a60f62960_34;
v0000027a60f62960_35 .array/port v0000027a60f62960, 35;
v0000027a60f62960_36 .array/port v0000027a60f62960, 36;
v0000027a60f62960_37 .array/port v0000027a60f62960, 37;
v0000027a60f62960_38 .array/port v0000027a60f62960, 38;
E_0000027a60f52a80/9 .event anyedge, v0000027a60f62960_35, v0000027a60f62960_36, v0000027a60f62960_37, v0000027a60f62960_38;
v0000027a60f62960_39 .array/port v0000027a60f62960, 39;
v0000027a60f62960_40 .array/port v0000027a60f62960, 40;
v0000027a60f62960_41 .array/port v0000027a60f62960, 41;
v0000027a60f62960_42 .array/port v0000027a60f62960, 42;
E_0000027a60f52a80/10 .event anyedge, v0000027a60f62960_39, v0000027a60f62960_40, v0000027a60f62960_41, v0000027a60f62960_42;
v0000027a60f62960_43 .array/port v0000027a60f62960, 43;
v0000027a60f62960_44 .array/port v0000027a60f62960, 44;
v0000027a60f62960_45 .array/port v0000027a60f62960, 45;
v0000027a60f62960_46 .array/port v0000027a60f62960, 46;
E_0000027a60f52a80/11 .event anyedge, v0000027a60f62960_43, v0000027a60f62960_44, v0000027a60f62960_45, v0000027a60f62960_46;
v0000027a60f62960_47 .array/port v0000027a60f62960, 47;
v0000027a60f62960_48 .array/port v0000027a60f62960, 48;
v0000027a60f62960_49 .array/port v0000027a60f62960, 49;
v0000027a60f62960_50 .array/port v0000027a60f62960, 50;
E_0000027a60f52a80/12 .event anyedge, v0000027a60f62960_47, v0000027a60f62960_48, v0000027a60f62960_49, v0000027a60f62960_50;
v0000027a60f62960_51 .array/port v0000027a60f62960, 51;
v0000027a60f62960_52 .array/port v0000027a60f62960, 52;
v0000027a60f62960_53 .array/port v0000027a60f62960, 53;
v0000027a60f62960_54 .array/port v0000027a60f62960, 54;
E_0000027a60f52a80/13 .event anyedge, v0000027a60f62960_51, v0000027a60f62960_52, v0000027a60f62960_53, v0000027a60f62960_54;
v0000027a60f62960_55 .array/port v0000027a60f62960, 55;
v0000027a60f62960_56 .array/port v0000027a60f62960, 56;
v0000027a60f62960_57 .array/port v0000027a60f62960, 57;
v0000027a60f62960_58 .array/port v0000027a60f62960, 58;
E_0000027a60f52a80/14 .event anyedge, v0000027a60f62960_55, v0000027a60f62960_56, v0000027a60f62960_57, v0000027a60f62960_58;
v0000027a60f62960_59 .array/port v0000027a60f62960, 59;
v0000027a60f62960_60 .array/port v0000027a60f62960, 60;
v0000027a60f62960_61 .array/port v0000027a60f62960, 61;
v0000027a60f62960_62 .array/port v0000027a60f62960, 62;
E_0000027a60f52a80/15 .event anyedge, v0000027a60f62960_59, v0000027a60f62960_60, v0000027a60f62960_61, v0000027a60f62960_62;
v0000027a60f62960_63 .array/port v0000027a60f62960, 63;
E_0000027a60f52a80/16 .event anyedge, v0000027a60f62960_63;
E_0000027a60f52a80 .event/or E_0000027a60f52a80/0, E_0000027a60f52a80/1, E_0000027a60f52a80/2, E_0000027a60f52a80/3, E_0000027a60f52a80/4, E_0000027a60f52a80/5, E_0000027a60f52a80/6, E_0000027a60f52a80/7, E_0000027a60f52a80/8, E_0000027a60f52a80/9, E_0000027a60f52a80/10, E_0000027a60f52a80/11, E_0000027a60f52a80/12, E_0000027a60f52a80/13, E_0000027a60f52a80/14, E_0000027a60f52a80/15, E_0000027a60f52a80/16;
S_0000027a60ef59f0 .scope module, "man" "manipulate" 3 32, 6 3 0, S_0000027a60f284f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "imem_data";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "dmem_rdata";
    .port_info 4 /OUTPUT 1 "dmem_we";
    .port_info 5 /OUTPUT 32 "dmem_addr";
    .port_info 6 /OUTPUT 32 "dmem_wdata";
v0000027a61058630_0 .net "alu_src", 0 0, L_0000027a60f9d950;  1 drivers
v0000027a61059490_0 .net "alucontrol", 2 0, L_0000027a610b56b0;  1 drivers
v0000027a610588b0_0 .net "branch", 0 0, L_0000027a60f486e0;  1 drivers
v0000027a61058310_0 .net "clk", 0 0, v0000027a61059350_0;  alias, 1 drivers
v0000027a61059cb0_0 .net "dmem_addr", 31 0, L_0000027a60f9daa0;  alias, 1 drivers
v0000027a610592b0_0 .net "dmem_rdata", 31 0, L_0000027a60f48980;  alias, 1 drivers
v0000027a61059850_0 .net "dmem_wdata", 31 0, L_0000027a60f9df00;  alias, 1 drivers
v0000027a61059df0_0 .net "dmem_we", 0 0, L_0000027a60f48fa0;  alias, 1 drivers
v0000027a61059ad0_0 .net "imem_addr", 31 0, v0000027a61056bc0_0;  alias, 1 drivers
v0000027a61059e90_0 .net "imem_data", 31 0, v0000027a60f63220_0;  alias, 1 drivers
v0000027a61058770_0 .net "jump", 0 0, L_0000027a60f489f0;  1 drivers
v0000027a610586d0_0 .net "mem_to_reg", 0 0, L_0000027a60f48f30;  1 drivers
v0000027a61059d50_0 .net "reg_dst", 0 0, L_0000027a60f48750;  1 drivers
v0000027a61058810_0 .net "reg_write", 0 0, L_0000027a60f38de0;  1 drivers
S_0000027a60ef5b80 .scope module, "controller" "controller" 6 26, 7 1 0, S_0000027a60ef59f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "reg_dst";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 3 "alucontrol";
    .port_info 8 /OUTPUT 1 "alu_src";
L_0000027a60f486e0 .functor BUFZ 1, L_0000027a61059170, C4<0>, C4<0>, C4<0>;
L_0000027a60f489f0 .functor BUFZ 1, L_0000027a61058d10, C4<0>, C4<0>, C4<0>;
L_0000027a60f48f30 .functor BUFZ 1, L_0000027a61058c70, C4<0>, C4<0>, C4<0>;
L_0000027a60f48fa0 .functor BUFZ 1, L_0000027a61058b30, C4<0>, C4<0>, C4<0>;
L_0000027a60f48750 .functor OR 1, L_0000027a61058a90, L_0000027a61059b70, C4<0>, C4<0>;
L_0000027a60f48130 .functor OR 1, L_0000027a61058a90, L_0000027a610590d0, C4<0>, C4<0>;
L_0000027a60f481a0 .functor OR 1, L_0000027a60f48130, L_0000027a61059b70, C4<0>, C4<0>;
L_0000027a60f48210 .functor OR 1, L_0000027a60f481a0, L_0000027a61058090, C4<0>, C4<0>;
L_0000027a60f38de0 .functor OR 1, L_0000027a60f48210, L_0000027a61058c70, C4<0>, C4<0>;
L_0000027a60f9d9c0 .functor OR 1, L_0000027a61058090, L_0000027a610590d0, C4<0>, C4<0>;
L_0000027a60f9dbf0 .functor OR 1, L_0000027a60f9d9c0, L_0000027a61058c70, C4<0>, C4<0>;
L_0000027a60f9d950 .functor OR 1, L_0000027a60f9dbf0, L_0000027a61058b30, C4<0>, C4<0>;
v0000027a60f62a00_0 .net *"_ivl_10", 31 0, L_0000027a61058450;  1 drivers
L_0000027a6105a718 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f62000_0 .net *"_ivl_101", 25 0, L_0000027a6105a718;  1 drivers
L_0000027a6105a760 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0000027a60f620a0_0 .net/2u *"_ivl_102", 31 0, L_0000027a6105a760;  1 drivers
v0000027a60f61ba0_0 .net *"_ivl_106", 31 0, L_0000027a610b4c10;  1 drivers
L_0000027a6105a7a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f62dc0_0 .net *"_ivl_109", 25 0, L_0000027a6105a7a8;  1 drivers
L_0000027a6105a7f0 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0000027a60f62780_0 .net/2u *"_ivl_110", 31 0, L_0000027a6105a7f0;  1 drivers
v0000027a60f62500_0 .net *"_ivl_114", 31 0, L_0000027a610b48f0;  1 drivers
L_0000027a6105a838 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f63360_0 .net *"_ivl_117", 25 0, L_0000027a6105a838;  1 drivers
L_0000027a6105a880 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0000027a60f62e60_0 .net/2u *"_ivl_118", 31 0, L_0000027a6105a880;  1 drivers
v0000027a60f617e0_0 .net *"_ivl_122", 31 0, L_0000027a610b4670;  1 drivers
L_0000027a6105a8c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f62f00_0 .net *"_ivl_125", 25 0, L_0000027a6105a8c8;  1 drivers
L_0000027a6105a910 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000027a60f62140_0 .net/2u *"_ivl_126", 31 0, L_0000027a6105a910;  1 drivers
L_0000027a6105a0e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f62320_0 .net *"_ivl_13", 25 0, L_0000027a6105a0e8;  1 drivers
v0000027a60f63040_0 .net *"_ivl_130", 31 0, L_0000027a610b4710;  1 drivers
L_0000027a6105a958 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f623c0_0 .net *"_ivl_133", 25 0, L_0000027a6105a958;  1 drivers
L_0000027a6105a9a0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0000027a60f630e0_0 .net/2u *"_ivl_134", 31 0, L_0000027a6105a9a0;  1 drivers
L_0000027a6105a130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027a60f625a0_0 .net/2u *"_ivl_14", 31 0, L_0000027a6105a130;  1 drivers
v0000027a60f626e0_0 .net *"_ivl_148", 0 0, L_0000027a60f48130;  1 drivers
v0000027a60f63180_0 .net *"_ivl_150", 0 0, L_0000027a60f481a0;  1 drivers
v0000027a60f616a0_0 .net *"_ivl_152", 0 0, L_0000027a60f48210;  1 drivers
v0000027a60f61b00_0 .net *"_ivl_156", 0 0, L_0000027a60f9d9c0;  1 drivers
v0000027a60f63400_0 .net *"_ivl_158", 0 0, L_0000027a60f9dbf0;  1 drivers
v0000027a60f634a0_0 .net *"_ivl_18", 31 0, L_0000027a61059990;  1 drivers
v0000027a60f63540_0 .net *"_ivl_2", 31 0, L_0000027a610597b0;  1 drivers
L_0000027a6105a178 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f61740_0 .net *"_ivl_21", 25 0, L_0000027a6105a178;  1 drivers
L_0000027a6105a1c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000027a60f61920_0 .net/2u *"_ivl_22", 31 0, L_0000027a6105a1c0;  1 drivers
v0000027a60f619c0_0 .net *"_ivl_26", 31 0, L_0000027a61058130;  1 drivers
L_0000027a6105a208 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a60f61a60_0 .net *"_ivl_29", 25 0, L_0000027a6105a208;  1 drivers
L_0000027a6105a250 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000027a60f4d0f0_0 .net/2u *"_ivl_30", 31 0, L_0000027a6105a250;  1 drivers
v0000027a610531e0_0 .net *"_ivl_34", 31 0, L_0000027a610583b0;  1 drivers
L_0000027a6105a298 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61053be0_0 .net *"_ivl_37", 25 0, L_0000027a6105a298;  1 drivers
L_0000027a6105a2e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a61052100_0 .net/2u *"_ivl_38", 31 0, L_0000027a6105a2e0;  1 drivers
v0000027a610526a0_0 .net *"_ivl_42", 31 0, L_0000027a61058bd0;  1 drivers
L_0000027a6105a328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61053500_0 .net *"_ivl_45", 25 0, L_0000027a6105a328;  1 drivers
L_0000027a6105a370 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0000027a61052d80_0 .net/2u *"_ivl_46", 31 0, L_0000027a6105a370;  1 drivers
L_0000027a6105a058 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61052740_0 .net *"_ivl_5", 25 0, L_0000027a6105a058;  1 drivers
v0000027a61052560_0 .net *"_ivl_50", 31 0, L_0000027a610581d0;  1 drivers
L_0000027a6105a3b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61052e20_0 .net *"_ivl_53", 25 0, L_0000027a6105a3b8;  1 drivers
L_0000027a6105a400 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0000027a61052ec0_0 .net/2u *"_ivl_54", 31 0, L_0000027a6105a400;  1 drivers
v0000027a61052600_0 .net *"_ivl_58", 31 0, L_0000027a610584f0;  1 drivers
L_0000027a6105a0a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61053640_0 .net/2u *"_ivl_6", 31 0, L_0000027a6105a0a0;  1 drivers
L_0000027a6105a448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61053aa0_0 .net *"_ivl_61", 25 0, L_0000027a6105a448;  1 drivers
L_0000027a6105a490 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0000027a610535a0_0 .net/2u *"_ivl_62", 31 0, L_0000027a6105a490;  1 drivers
v0000027a61052c40_0 .net *"_ivl_66", 31 0, L_0000027a61058db0;  1 drivers
L_0000027a6105a4d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61053140_0 .net *"_ivl_69", 25 0, L_0000027a6105a4d8;  1 drivers
L_0000027a6105a520 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000027a61053460_0 .net/2u *"_ivl_70", 31 0, L_0000027a6105a520;  1 drivers
v0000027a61053f00_0 .net *"_ivl_74", 31 0, L_0000027a61058ef0;  1 drivers
L_0000027a6105a568 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61052ce0_0 .net *"_ivl_77", 25 0, L_0000027a6105a568;  1 drivers
L_0000027a6105a5b0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000027a610536e0_0 .net/2u *"_ivl_78", 31 0, L_0000027a6105a5b0;  1 drivers
v0000027a610527e0_0 .net *"_ivl_82", 31 0, L_0000027a61059030;  1 drivers
L_0000027a6105a5f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61052a60_0 .net *"_ivl_85", 25 0, L_0000027a6105a5f8;  1 drivers
L_0000027a6105a640 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027a61052f60_0 .net/2u *"_ivl_86", 31 0, L_0000027a6105a640;  1 drivers
v0000027a61053960_0 .net *"_ivl_90", 31 0, L_0000027a610593f0;  1 drivers
L_0000027a6105a688 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a610538c0_0 .net *"_ivl_93", 25 0, L_0000027a6105a688;  1 drivers
L_0000027a6105a6d0 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0000027a61053000_0 .net/2u *"_ivl_94", 31 0, L_0000027a6105a6d0;  1 drivers
v0000027a61053780_0 .net *"_ivl_98", 31 0, L_0000027a610b4490;  1 drivers
v0000027a61053820_0 .var "alu_command", 3 0;
v0000027a610530a0_0 .net "alu_src", 0 0, L_0000027a60f9d950;  alias, 1 drivers
v0000027a61053c80_0 .net "alucontrol", 2 0, L_0000027a610b56b0;  alias, 1 drivers
v0000027a61053280_0 .net "branch", 0 0, L_0000027a60f486e0;  alias, 1 drivers
v0000027a61053320_0 .net "cond_for_add", 0 0, L_0000027a61058a90;  1 drivers
v0000027a610529c0_0 .net "cond_for_addi", 0 0, L_0000027a61058090;  1 drivers
v0000027a61052880_0 .net "cond_for_addiu", 0 0, L_0000027a610b5d90;  1 drivers
v0000027a61052920_0 .net "cond_for_addu", 0 0, L_0000027a61058f90;  1 drivers
v0000027a61052060_0 .net "cond_for_and", 0 0, L_0000027a610b5b10;  1 drivers
v0000027a610533c0_0 .net "cond_for_andi", 0 0, L_0000027a610b4cb0;  1 drivers
v0000027a61053a00_0 .net "cond_for_beq", 0 0, L_0000027a61059170;  1 drivers
v0000027a61052b00_0 .net "cond_for_bne", 0 0, L_0000027a610b4850;  1 drivers
v0000027a610521a0_0 .net "cond_for_j", 0 0, L_0000027a61058d10;  1 drivers
v0000027a61053b40_0 .net "cond_for_lw", 0 0, L_0000027a61058c70;  1 drivers
v0000027a61053d20_0 .net "cond_for_or", 0 0, L_0000027a610b57f0;  1 drivers
v0000027a61053dc0_0 .net "cond_for_ori", 0 0, L_0000027a610b4f30;  1 drivers
v0000027a61053e60_0 .net "cond_for_sll", 0 0, L_0000027a610590d0;  1 drivers
v0000027a61052ba0_0 .net "cond_for_slt", 0 0, L_0000027a61059b70;  1 drivers
v0000027a610524c0_0 .net "cond_for_sub", 0 0, L_0000027a61058e50;  1 drivers
v0000027a61052240_0 .net "cond_for_subu", 0 0, L_0000027a61059210;  1 drivers
v0000027a610522e0_0 .net "cond_for_sw", 0 0, L_0000027a61058b30;  1 drivers
v0000027a61052380_0 .net "instr", 31 0, v0000027a60f63220_0;  alias, 1 drivers
v0000027a61052420_0 .net "jump", 0 0, L_0000027a60f489f0;  alias, 1 drivers
v0000027a61054d90_0 .net "mem_to_reg", 0 0, L_0000027a60f48f30;  alias, 1 drivers
v0000027a61054b10_0 .net "mem_write", 0 0, L_0000027a60f48fa0;  alias, 1 drivers
v0000027a61054890_0 .net "opcode", 5 0, L_0000027a61059a30;  1 drivers
v0000027a610542f0_0 .net "reg_dst", 0 0, L_0000027a60f48750;  alias, 1 drivers
v0000027a61055c90_0 .net "reg_write", 0 0, L_0000027a60f38de0;  alias, 1 drivers
E_0000027a60f52d40 .event anyedge, v0000027a60f63220_0;
L_0000027a61059a30 .part v0000027a60f63220_0, 26, 6;
L_0000027a610597b0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a058;
L_0000027a61058a90 .cmp/eq 32, L_0000027a610597b0, L_0000027a6105a0a0;
L_0000027a61058450 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a0e8;
L_0000027a61058090 .cmp/eq 32, L_0000027a61058450, L_0000027a6105a130;
L_0000027a61059990 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a178;
L_0000027a610590d0 .cmp/eq 32, L_0000027a61059990, L_0000027a6105a1c0;
L_0000027a61058130 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a208;
L_0000027a61059b70 .cmp/eq 32, L_0000027a61058130, L_0000027a6105a250;
L_0000027a610583b0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a298;
L_0000027a61058b30 .cmp/eq 32, L_0000027a610583b0, L_0000027a6105a2e0;
L_0000027a61058bd0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a328;
L_0000027a61058c70 .cmp/eq 32, L_0000027a61058bd0, L_0000027a6105a370;
L_0000027a610581d0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a3b8;
L_0000027a61059170 .cmp/eq 32, L_0000027a610581d0, L_0000027a6105a400;
L_0000027a610584f0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a448;
L_0000027a61058d10 .cmp/eq 32, L_0000027a610584f0, L_0000027a6105a490;
L_0000027a61058db0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a4d8;
L_0000027a61058e50 .cmp/eq 32, L_0000027a61058db0, L_0000027a6105a520;
L_0000027a61058ef0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a568;
L_0000027a61058f90 .cmp/eq 32, L_0000027a61058ef0, L_0000027a6105a5b0;
L_0000027a61059030 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a5f8;
L_0000027a61059210 .cmp/eq 32, L_0000027a61059030, L_0000027a6105a640;
L_0000027a610593f0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a688;
L_0000027a610b5d90 .cmp/eq 32, L_0000027a610593f0, L_0000027a6105a6d0;
L_0000027a610b4490 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a718;
L_0000027a610b5b10 .cmp/eq 32, L_0000027a610b4490, L_0000027a6105a760;
L_0000027a610b4c10 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a7a8;
L_0000027a610b57f0 .cmp/eq 32, L_0000027a610b4c10, L_0000027a6105a7f0;
L_0000027a610b48f0 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a838;
L_0000027a610b4cb0 .cmp/eq 32, L_0000027a610b48f0, L_0000027a6105a880;
L_0000027a610b4670 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a8c8;
L_0000027a610b4f30 .cmp/eq 32, L_0000027a610b4670, L_0000027a6105a910;
L_0000027a610b4710 .concat [ 6 26 0 0], L_0000027a61059a30, L_0000027a6105a958;
L_0000027a610b4850 .cmp/eq 32, L_0000027a610b4710, L_0000027a6105a9a0;
L_0000027a610b56b0 .part v0000027a61053820_0, 0, 3;
S_0000027a60f05b30 .scope module, "datapath" "dataPath" 6 38, 8 3 0, S_0000027a60ef59f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "alucontrol";
    .port_info 2 /INPUT 1 "alu_src";
    .port_info 3 /INPUT 1 "branch";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "mem_to_reg";
    .port_info 6 /INPUT 1 "mem_write";
    .port_info 7 /INPUT 1 "reg_dst";
    .port_info 8 /INPUT 1 "reg_write";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "read_data";
    .port_info 12 /OUTPUT 32 "alu_result";
    .port_info 13 /OUTPUT 32 "write_data";
L_0000027a60f9dcd0 .functor AND 1, L_0000027a60f486e0, L_0000027a60f9d640, C4<1>, C4<1>;
L_0000027a60f9dc60 .functor BUFZ 32, v0000027a61056620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a60f9daa0 .functor BUFZ 32, L_0000027a610b6e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a60f9d640 .functor BUFZ 1, L_0000027a610b7290, C4<0>, C4<0>, C4<0>;
L_0000027a60f9df00 .functor BUFZ 32, v0000027a61056d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a6105a9e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a61057160_0 .net/2u *"_ivl_0", 31 0, L_0000027a6105a9e8;  1 drivers
v0000027a61056c60_0 .net *"_ivl_15", 29 0, L_0000027a610b5750;  1 drivers
L_0000027a6105aa78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a61057840_0 .net/2u *"_ivl_16", 1 0, L_0000027a6105aa78;  1 drivers
v0000027a61056940_0 .net *"_ivl_18", 31 0, L_0000027a610b5610;  1 drivers
v0000027a61056800_0 .net *"_ivl_22", 31 0, L_0000027a610b4e90;  1 drivers
v0000027a61057340_0 .net *"_ivl_27", 4 0, L_0000027a610b5f70;  1 drivers
L_0000027a6105aac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a61056e40_0 .net *"_ivl_31", 0 0, L_0000027a6105aac0;  1 drivers
v0000027a610568a0_0 .net *"_ivl_33", 4 0, L_0000027a610b42b0;  1 drivers
L_0000027a6105ab08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a61056260_0 .net *"_ivl_37", 0 0, L_0000027a6105ab08;  1 drivers
v0000027a610569e0_0 .net *"_ivl_38", 5 0, L_0000027a610b4fd0;  1 drivers
v0000027a61057020_0 .net *"_ivl_5", 3 0, L_0000027a610b5890;  1 drivers
v0000027a61057c00_0 .net *"_ivl_57", 0 0, L_0000027a610b69d0;  1 drivers
v0000027a61056120_0 .net *"_ivl_58", 15 0, L_0000027a610b66b0;  1 drivers
v0000027a610578e0_0 .net *"_ivl_61", 15 0, L_0000027a610b6cf0;  1 drivers
v0000027a61056da0_0 .net *"_ivl_7", 25 0, L_0000027a610b5bb0;  1 drivers
L_0000027a6105aa30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a61057a20_0 .net/2u *"_ivl_8", 1 0, L_0000027a6105aa30;  1 drivers
v0000027a61057e80_0 .net "alu_out", 31 0, L_0000027a610b6e30;  1 drivers
v0000027a61057980_0 .net "alu_result", 31 0, L_0000027a60f9daa0;  alias, 1 drivers
v0000027a61056440_0 .net "alu_src", 0 0, L_0000027a60f9d950;  alias, 1 drivers
v0000027a61057b60_0 .net "alucontrol", 2 0, L_0000027a610b56b0;  alias, 1 drivers
v0000027a61056760_0 .net "branch", 0 0, L_0000027a60f486e0;  alias, 1 drivers
v0000027a61056a80_0 .net "branch_cond", 0 0, L_0000027a60f9d640;  1 drivers
v0000027a61057de0_0 .net "branch_eval", 0 0, L_0000027a610b7290;  1 drivers
v0000027a61057ca0_0 .net "clk", 0 0, v0000027a61059350_0;  alias, 1 drivers
v0000027a61057d40_0 .net "extended_immediate", 31 0, L_0000027a610b8050;  1 drivers
v0000027a61056ee0_0 .net "instr", 31 0, v0000027a60f63220_0;  alias, 1 drivers
v0000027a61056b20_0 .net "jump", 0 0, L_0000027a60f489f0;  alias, 1 drivers
v0000027a610577a0_0 .net "mem_to_reg", 0 0, L_0000027a60f48f30;  alias, 1 drivers
v0000027a61057f20_0 .net "mem_write", 0 0, L_0000027a60f48fa0;  alias, 1 drivers
v0000027a61056bc0_0 .var "pc", 31 0;
v0000027a61056f80_0 .net "pc_branch", 31 0, L_0000027a610b4990;  1 drivers
v0000027a61056080_0 .net "pc_jump", 31 0, L_0000027a610b5e30;  1 drivers
v0000027a610561c0_0 .net "pc_next", 31 0, L_0000027a610b5390;  1 drivers
v0000027a61057200_0 .net "pc_plus_4", 31 0, L_0000027a610b4170;  1 drivers
v0000027a61056300_0 .net "pc_src", 0 0, L_0000027a60f9dcd0;  1 drivers
v0000027a610570c0_0 .net "rd", 5 0, L_0000027a610b5c50;  1 drivers
v0000027a61056580_0 .net "read_data", 31 0, L_0000027a60f48980;  alias, 1 drivers
v0000027a610564e0_0 .net "reg_data1", 31 0, v0000027a61056620_0;  1 drivers
v0000027a610566c0_0 .net "reg_data2", 31 0, v0000027a61056d00_0;  1 drivers
v0000027a610572a0_0 .net "reg_dst", 0 0, L_0000027a60f48750;  alias, 1 drivers
v0000027a610573e0_0 .net "reg_write", 0 0, L_0000027a60f38de0;  alias, 1 drivers
v0000027a61057480_0 .net "result", 31 0, L_0000027a610b47b0;  1 drivers
v0000027a61057520_0 .net "rt", 5 0, L_0000027a610b40d0;  1 drivers
v0000027a610575c0_0 .net "src_a", 31 0, L_0000027a60f9dc60;  1 drivers
v0000027a61057700_0 .net "src_b", 31 0, L_0000027a610b4530;  1 drivers
v0000027a61059c10_0 .net "write_data", 31 0, L_0000027a60f9df00;  alias, 1 drivers
v0000027a610595d0_0 .net "write_reg", 4 0, L_0000027a610b4210;  1 drivers
L_0000027a610b4170 .arith/sum 32, v0000027a61056bc0_0, L_0000027a6105a9e8;
L_0000027a610b5890 .part L_0000027a610b4170, 28, 4;
L_0000027a610b5bb0 .part v0000027a60f63220_0, 0, 26;
L_0000027a610b5e30 .concat [ 2 26 4 0], L_0000027a6105aa30, L_0000027a610b5bb0, L_0000027a610b5890;
L_0000027a610b5750 .part L_0000027a610b8050, 0, 30;
L_0000027a610b5610 .concat [ 2 30 0 0], L_0000027a6105aa78, L_0000027a610b5750;
L_0000027a610b4990 .arith/sum 32, L_0000027a610b4170, L_0000027a610b5610;
L_0000027a610b4e90 .functor MUXZ 32, L_0000027a610b4170, L_0000027a610b4990, L_0000027a60f9dcd0, C4<>;
L_0000027a610b5390 .functor MUXZ 32, L_0000027a610b4e90, L_0000027a610b5e30, L_0000027a60f489f0, C4<>;
L_0000027a610b5f70 .part v0000027a60f63220_0, 16, 5;
L_0000027a610b40d0 .concat [ 5 1 0 0], L_0000027a610b5f70, L_0000027a6105aac0;
L_0000027a610b42b0 .part v0000027a60f63220_0, 11, 5;
L_0000027a610b5c50 .concat [ 5 1 0 0], L_0000027a610b42b0, L_0000027a6105ab08;
L_0000027a610b4fd0 .functor MUXZ 6, L_0000027a610b40d0, L_0000027a610b5c50, L_0000027a60f48750, C4<>;
L_0000027a610b4210 .part L_0000027a610b4fd0, 0, 5;
L_0000027a610b47b0 .functor MUXZ 32, L_0000027a60f9daa0, L_0000027a60f48980, L_0000027a60f48f30, C4<>;
L_0000027a610b5430 .part v0000027a60f63220_0, 21, 5;
L_0000027a610b43f0 .part v0000027a60f63220_0, 16, 5;
L_0000027a610b4530 .functor MUXZ 32, v0000027a61056d00_0, L_0000027a610b8050, L_0000027a60f9d950, C4<>;
L_0000027a610b69d0 .part v0000027a60f63220_0, 15, 1;
LS_0000027a610b66b0_0_0 .concat [ 1 1 1 1], L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0;
LS_0000027a610b66b0_0_4 .concat [ 1 1 1 1], L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0;
LS_0000027a610b66b0_0_8 .concat [ 1 1 1 1], L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0;
LS_0000027a610b66b0_0_12 .concat [ 1 1 1 1], L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0, L_0000027a610b69d0;
L_0000027a610b66b0 .concat [ 4 4 4 4], LS_0000027a610b66b0_0_0, LS_0000027a610b66b0_0_4, LS_0000027a610b66b0_0_8, LS_0000027a610b66b0_0_12;
L_0000027a610b6cf0 .part v0000027a60f63220_0, 0, 16;
L_0000027a610b8050 .concat [ 16 16 0 0], L_0000027a610b6cf0, L_0000027a610b66b0;
S_0000027a60f05cc0 .scope module, "alu" "ALU" 8 87, 9 1 0, S_0000027a60f05b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "what_to_do";
    .port_info 3 /OUTPUT 1 "branch_eval";
    .port_info 4 /OUTPUT 32 "y_out";
L_0000027a6105ac28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a61054930_0 .net/2s *"_ivl_10", 31 0, L_0000027a6105ac28;  1 drivers
L_0000027a6105ac70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027a610546b0_0 .net/2u *"_ivl_18", 2 0, L_0000027a6105ac70;  1 drivers
v0000027a610551f0_0 .net *"_ivl_20", 0 0, L_0000027a610b5070;  1 drivers
L_0000027a6105acb8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027a61055bf0_0 .net/2u *"_ivl_22", 2 0, L_0000027a6105acb8;  1 drivers
v0000027a61054110_0 .net *"_ivl_24", 0 0, L_0000027a610b54d0;  1 drivers
L_0000027a6105ad00 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027a61054750_0 .net/2u *"_ivl_26", 2 0, L_0000027a6105ad00;  1 drivers
v0000027a61055510_0 .net *"_ivl_28", 0 0, L_0000027a610b4b70;  1 drivers
L_0000027a6105ad48 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000027a61055290_0 .net/2u *"_ivl_30", 2 0, L_0000027a6105ad48;  1 drivers
v0000027a610547f0_0 .net *"_ivl_32", 0 0, L_0000027a610b5570;  1 drivers
L_0000027a6105ad90 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027a61054e30_0 .net/2u *"_ivl_34", 2 0, L_0000027a6105ad90;  1 drivers
v0000027a61054610_0 .net *"_ivl_36", 0 0, L_0000027a610b5110;  1 drivers
L_0000027a6105add8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000027a61054250_0 .net/2u *"_ivl_38", 2 0, L_0000027a6105add8;  1 drivers
v0000027a610555b0_0 .net *"_ivl_40", 0 0, L_0000027a610b51b0;  1 drivers
L_0000027a6105ae20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a610549d0_0 .net/2u *"_ivl_42", 31 0, L_0000027a6105ae20;  1 drivers
v0000027a61055650_0 .net *"_ivl_44", 31 0, L_0000027a610b5250;  1 drivers
v0000027a61055ab0_0 .net *"_ivl_46", 31 0, L_0000027a610b52f0;  1 drivers
v0000027a610556f0_0 .net *"_ivl_48", 31 0, L_0000027a610b7fb0;  1 drivers
v0000027a61054ed0_0 .net *"_ivl_50", 31 0, L_0000027a610b70b0;  1 drivers
v0000027a61055790_0 .net *"_ivl_52", 31 0, L_0000027a610b7470;  1 drivers
v0000027a61055330_0 .net *"_ivl_56", 0 0, L_0000027a610b6d90;  1 drivers
L_0000027a6105ae68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a61055f10_0 .net/2u *"_ivl_58", 0 0, L_0000027a6105ae68;  1 drivers
v0000027a61054c50_0 .net *"_ivl_6", 0 0, L_0000027a610b4ad0;  1 drivers
L_0000027a6105aeb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a61054bb0_0 .net/2u *"_ivl_60", 0 0, L_0000027a6105aeb0;  1 drivers
L_0000027a6105abe0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027a61054cf0_0 .net/2s *"_ivl_8", 31 0, L_0000027a6105abe0;  1 drivers
v0000027a610544d0_0 .net "a", 31 0, L_0000027a60f9dc60;  alias, 1 drivers
v0000027a61055010_0 .net "add_out", 31 0, L_0000027a610b4d50;  1 drivers
v0000027a61055830_0 .net "addi_out", 31 0, L_0000027a610b45d0;  1 drivers
v0000027a61055b50_0 .net "b", 31 0, L_0000027a610b4530;  alias, 1 drivers
v0000027a610553d0_0 .net "branch_eval", 0 0, L_0000027a610b7290;  alias, 1 drivers
v0000027a61054a70_0 .net "lw_out", 31 0, L_0000027a610b4df0;  1 drivers
v0000027a610541b0_0 .net "sll_out", 31 0, L_0000027a610b5930;  1 drivers
v0000027a61054390_0 .net "slt_out", 31 0, L_0000027a610b5a70;  1 drivers
v0000027a61055470_0 .net "sw_out", 31 0, L_0000027a610b5ed0;  1 drivers
v0000027a610558d0_0 .net "what_to_do", 2 0, L_0000027a610b56b0;  alias, 1 drivers
v0000027a61054f70_0 .net "y_out", 31 0, L_0000027a610b6e30;  alias, 1 drivers
L_0000027a610b4d50 .arith/sum 32, L_0000027a60f9dc60, L_0000027a610b4530;
L_0000027a610b45d0 .arith/sum 32, L_0000027a60f9dc60, L_0000027a610b4530;
L_0000027a610b5930 .shift/l 32, L_0000027a60f9dc60, L_0000027a610b4530;
L_0000027a610b4ad0 .cmp/gt.s 32, L_0000027a610b4530, L_0000027a60f9dc60;
L_0000027a610b5a70 .functor MUXZ 32, L_0000027a6105ac28, L_0000027a6105abe0, L_0000027a610b4ad0, C4<>;
L_0000027a610b5ed0 .arith/sum 32, L_0000027a60f9dc60, L_0000027a610b4530;
L_0000027a610b4df0 .arith/sum 32, L_0000027a60f9dc60, L_0000027a610b4530;
L_0000027a610b5070 .cmp/eq 3, L_0000027a6105ac70, L_0000027a610b56b0;
L_0000027a610b54d0 .cmp/eq 3, L_0000027a6105acb8, L_0000027a610b56b0;
L_0000027a610b4b70 .cmp/eq 3, L_0000027a6105ad00, L_0000027a610b56b0;
L_0000027a610b5570 .cmp/eq 3, L_0000027a6105ad48, L_0000027a610b56b0;
L_0000027a610b5110 .cmp/eq 3, L_0000027a6105ad90, L_0000027a610b56b0;
L_0000027a610b51b0 .cmp/eq 3, L_0000027a6105add8, L_0000027a610b56b0;
L_0000027a610b5250 .functor MUXZ 32, L_0000027a6105ae20, L_0000027a610b4df0, L_0000027a610b51b0, C4<>;
L_0000027a610b52f0 .functor MUXZ 32, L_0000027a610b5250, L_0000027a610b5ed0, L_0000027a610b5110, C4<>;
L_0000027a610b7fb0 .functor MUXZ 32, L_0000027a610b52f0, L_0000027a610b5a70, L_0000027a610b5570, C4<>;
L_0000027a610b70b0 .functor MUXZ 32, L_0000027a610b7fb0, L_0000027a610b5930, L_0000027a610b4b70, C4<>;
L_0000027a610b7470 .functor MUXZ 32, L_0000027a610b70b0, L_0000027a610b45d0, L_0000027a610b54d0, C4<>;
L_0000027a610b6e30 .functor MUXZ 32, L_0000027a610b7470, L_0000027a610b4d50, L_0000027a610b5070, C4<>;
L_0000027a610b6d90 .cmp/eq 32, L_0000027a60f9dc60, L_0000027a610b4530;
L_0000027a610b7290 .functor MUXZ 1, L_0000027a6105aeb0, L_0000027a6105ae68, L_0000027a610b6d90, C4<>;
S_0000027a60f0ce10 .scope module, "regfile" "RISC_BUBBLE" 8 66, 10 2 0, S_0000027a60f05b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "addr1";
    .port_info 2 /INPUT 5 "addr2";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /INPUT 5 "addr3";
    .port_info 7 /INPUT 32 "wdata";
v0000027a610550b0_0 .net *"_ivl_11", 31 0, L_0000027a610b59d0;  1 drivers
v0000027a61055150_0 .net *"_ivl_13", 6 0, L_0000027a610b5cf0;  1 drivers
L_0000027a6105ab98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a61055970_0 .net *"_ivl_16", 1 0, L_0000027a6105ab98;  1 drivers
v0000027a61054430_0 .net *"_ivl_2", 31 0, L_0000027a610b4a30;  1 drivers
v0000027a61055a10_0 .net *"_ivl_4", 6 0, L_0000027a610b4350;  1 drivers
L_0000027a6105ab50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a61055d30_0 .net *"_ivl_7", 1 0, L_0000027a6105ab50;  1 drivers
v0000027a61055dd0_0 .net "addr1", 4 0, L_0000027a610b5430;  1 drivers
v0000027a61055e70_0 .net "addr2", 4 0, L_0000027a610b43f0;  1 drivers
v0000027a61054570_0 .net "addr3", 4 0, L_0000027a610b4210;  alias, 1 drivers
v0000027a61054070_0 .net "clk", 0 0, v0000027a61059350_0;  alias, 1 drivers
v0000027a61056620_0 .var "data1", 31 0;
v0000027a61056d00_0 .var "data2", 31 0;
v0000027a61057ac0 .array "regmem", 0 31, 31 0;
v0000027a61057660_0 .net "wdata", 31 0, L_0000027a610b47b0;  alias, 1 drivers
v0000027a610563a0_0 .net "write_enable", 0 0, L_0000027a60f38de0;  alias, 1 drivers
E_0000027a60f535c0 .event anyedge, L_0000027a610b59d0, v0000027a61055e70_0;
E_0000027a60f53980 .event anyedge, L_0000027a610b4a30, v0000027a61055dd0_0;
L_0000027a610b4a30 .array/port v0000027a61057ac0, L_0000027a610b4350;
L_0000027a610b4350 .concat [ 5 2 0 0], L_0000027a610b5430, L_0000027a6105ab50;
L_0000027a610b59d0 .array/port v0000027a61057ac0, L_0000027a610b5cf0;
L_0000027a610b5cf0 .concat [ 5 2 0 0], L_0000027a610b43f0, L_0000027a6105ab98;
    .scope S_0000027a60f1f440;
T_0 ;
    %pushi/vec4 469762057, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67239941, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67305477, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 4399104, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 142934018, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 210055168, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 268763136, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 335937536, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 407044097, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67174400, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336003073, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336461824, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67960832, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67239936, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67633154, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 72417280, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 36210688, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 371851264, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 371916801, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 223043584, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 403439617, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 469762072, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 304807936, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 304742401, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 71434241, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 4272128, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 417726465, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 469762063, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 69271553, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 67239936, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 405209089, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 469762063, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199682, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199683, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199684, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199685, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199686, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199687, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199688, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199689, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 336199690, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f62960, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000027a60f1f440;
T_1 ;
    %wait E_0000027a60f52a80;
    %load/vec4 v0000027a60f62aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000027a60f62960, 4;
    %store/vec4 v0000027a60f63220_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027a60f1f2b0;
T_2 ;
    %wait E_0000027a60f53840;
    %load/vec4 v0000027a60f61f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000027a60f61ec0_0;
    %ix/getv 4, v0000027a60f61880_0;
    %store/vec4a v0000027a60f61d80, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027a60f1f2b0;
T_3 ;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 4294967240, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 2938, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 4294965309, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 2083, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a60f61d80, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000027a60ef5b80;
T_4 ;
    %wait E_0000027a60f52d40;
    %load/vec4 v0000027a61052380_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027a61053820_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027a60f0ce10;
T_5 ;
    %wait E_0000027a60f53980;
    %load/vec4 v0000027a61055dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a61056620_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027a61055dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027a61057ac0, 4;
    %store/vec4 v0000027a61056620_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027a60f0ce10;
T_6 ;
    %wait E_0000027a60f535c0;
    %load/vec4 v0000027a61055e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a61056d00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027a61055e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027a61057ac0, 4;
    %store/vec4 v0000027a61056d00_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027a60f0ce10;
T_7 ;
    %wait E_0000027a60f53840;
    %load/vec4 v0000027a610563a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000027a61057660_0;
    %load/vec4 v0000027a61054570_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000027a61057ac0, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027a60f05b30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a61056bc0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000027a60f05b30;
T_9 ;
    %wait E_0000027a60f53840;
    %load/vec4 v0000027a610561c0_0;
    %store/vec4 v0000027a61056bc0_0, 0, 32;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027a60f28360;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0000027a61059350_0;
    %inv;
    %store/vec4 v0000027a61059350_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027a60f28360;
T_11 ;
    %vpi_call 2 14 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027a60f284f0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000027a60f28360;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a61059350_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "./CSE_BUBBLE.v";
    "./dataMemory.v";
    "./instrMemory.v";
    "./manipulate.v";
    "./controller.v";
    "./dataPath.v";
    "./ALU.v";
    "./RISC_BUBBLE.v";
