From ddeacf3417a0475008879842cb59b79ded2b227e Mon Sep 17 00:00:00 2001
From: Stanimir Bonev <bonev.stanimir@gmail.com>
Date: Mon, 30 Oct 2023 09:39:17 +0200
Subject: [PATCH] g2lc

---
 arch/arm64/boot/dts/renesas/Makefile          |   5 +
 arch/arm64/boot/dts/renesas/overlays/Makefile |  16 +
 .../boot/dts/renesas/overlays/vkrz-can.dts    |  43 +
 .../boot/dts/renesas/overlays/vkrz-imx219.dts |  29 +
 .../dts/renesas/overlays/vkrz-io-i2c3.dts     |  20 +
 .../dts/renesas/overlays/vkrz-io-pwm0.dts     |  33 +
 .../dts/renesas/overlays/vkrz-io-pwm1.dts     |  34 +
 .../dts/renesas/overlays/vkrz-io-scfi1.dts    |  32 +
 .../overlays/vkrz-io-scfi1_rst_cts.dts        |  35 +
 .../dts/renesas/overlays/vkrz-io-scfi3.dts    |  32 +
 .../dts/renesas/overlays/vkrz-io-spi1.dts     |  34 +
 .../renesas/overlays/vkrz-mipi_av_disp2.dts   |  64 ++
 .../renesas/overlays/vkrz-mipi_vklcd07.dts    |  65 ++
 arch/arm64/boot/dts/renesas/vkrzg2lc.dts      | 751 ++++++++++++++++++
 14 files changed, 1193 insertions(+)
 create mode 100644 arch/arm64/boot/dts/renesas/overlays/Makefile
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-can.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-imx219.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-i2c3.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm0.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm1.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1_rst_cts.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi3.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-io-spi1.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_av_disp2.dts
 create mode 100755 arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_vklcd07.dts
 create mode 100755 arch/arm64/boot/dts/renesas/vkrzg2lc.dts

diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/renesas/Makefile
index 65754c432..84e04fc37 100644
--- a/arch/arm64/boot/dts/renesas/Makefile
+++ b/arch/arm64/boot/dts/renesas/Makefile
@@ -94,3 +94,8 @@ dtb-$(CONFIG_ARCH_R9A07G044) += r9a07g044l2-dev.dtb

 dtb-$(CONFIG_ARCH_R9A07G054) += r9a07g054l2-smarc.dtb
 dtb-$(CONFIG_ARCH_R9A07G054) += r9a07g054l2-dev.dtb
+
+DTC_FLAGS_vkrzg2l += -@
+dtb-$(CONFIG_ARCH_R9A07G044) += vkrzg2lc.dtb
+subdir-$(CONFIG_ARCH_R9A07G044) += overlays
+
diff --git a/arch/arm64/boot/dts/renesas/overlays/Makefile b/arch/arm64/boot/dts/renesas/overlays/Makefile
new file mode 100644
index 000000000..1f38e6b77
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/Makefile
@@ -0,0 +1,16 @@
+# SPDX-License-Identifier: GPL-2.0
+
+# required for overlay support
+DTC_FLAGS += -@
+
+dtb-y += vkrz-can.dtbo
+dtb-y += vkrz-mipi_av_disp2.dtbo
+dtb-y += vkrz-mipi_vklcd07.dtbo
+dtb-y += vkrz-imx219.dtbo
+dtb-y += vkrz-io-i2c3.dtbo
+dtb-y += vkrz-io-spi1.dtbo
+dtb-y += vkrz-io-scfi1.dtbo
+dtb-y += vkrz-io-scfi1_rst_cts.dtbo
+dtb-y += vkrz-io-scfi3.dtbo
+dtb-y += vkrz-io-pwm0.dtbo
+dtb-y += vkrz-io-pwm1.dtbo
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-can.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-can.dts
new file mode 100755
index 000000000..9348ebbc0
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-can.dts
@@ -0,0 +1,43 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+#include <dt-bindings/gpio/gpio.h>
+
+&canfd {
+	pinctrl-0 = <&can0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+	channel0 {
+		renesas,channel = <0>;
+		status = "okay";
+	};
+};
+
+&pinctrl {
+	can0_stb {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(40, 2) GPIO_ACTIVE_LOW>;
+		output-high;
+		line-name = "can0_stb";
+	};
+
+	can0_pins: can0 {
+		pinmux = <RZG2L_PORT_PINMUX(40, 1, 3)>, /* TX */
+			 	 <RZG2L_PORT_PINMUX(40, 1, 3)>; /* RX */
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-imx219.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-imx219.dts
new file mode 100755
index 000000000..39d7930eb
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-imx219.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+&cru {
+	status = "okay";
+};
+
+&csi2 {
+	status = "okay";
+};
+
+&imx219 {
+	status = "okay";
+};
+
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-i2c3.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-i2c3.dts
new file mode 100755
index 000000000..ff8af60a7
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-i2c3.dts
@@ -0,0 +1,20 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+&i2c3 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm0.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm0.dts
new file mode 100755
index 000000000..4161a8181
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm0.dts
@@ -0,0 +1,33 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&gpt7 {
+	status = "okay";
+
+	pinctrl-0 = <&gpt7_pins>;
+	pinctrl-names = "default";
+	channel="both_AB";
+};
+
+&pinctrl {
+	gpt7_pins: gpt7 {
+		pinmux = <RZG2L_PORT_PINMUX(41, 0, 2)>, /* Channel A */
+				 <RZG2L_PORT_PINMUX(41, 1, 2)>; /* Channel B */
+	};
+};
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm1.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm1.dts
new file mode 100755
index 000000000..7ed20672a
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-pwm1.dts
@@ -0,0 +1,34 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&mtu3 {
+	status = "okay";
+
+	pinctrl-0 = <&mtu3_pins>;
+	pinctrl-names = "default";
+	/* Enable PWM mode 1 out for MTIOC4C pins. */
+	pwm_mode1 = <4 1>;
+};
+
+&pinctrl {
+	mtu3_pins: mtu3 {
+		pinmux = <RZG2L_PORT_PINMUX(39, 0, 4)>; /* MTIOC4C */
+	};
+};
+
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1.dts
new file mode 100755
index 000000000..5a727fd02
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1.dts
@@ -0,0 +1,32 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&scif1 {
+	status = "okay";
+
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+};
+
+&pinctrl {
+	scif1_pins: scif1 {
+		pinmux = <RZG2L_PORT_PINMUX(40, 0, 1)>, /* TxD */
+				 <RZG2L_PORT_PINMUX(40, 1, 1)>; /* RxD */
+	};
+};
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1_rst_cts.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1_rst_cts.dts
new file mode 100755
index 000000000..f5a9c18ed
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi1_rst_cts.dts
@@ -0,0 +1,35 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&scif1 {
+	status = "okay";
+
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+	uart-has-rtscts;
+};
+
+&pinctrl {
+	scif1_pins: scif1 {
+		pinmux = <RZG2L_PORT_PINMUX(40, 0, 1)>, /* TxD */
+				 <RZG2L_PORT_PINMUX(40, 1, 1)>, /* RxD */
+				 <RZG2L_PORT_PINMUX(41, 0, 1)>, /* CTS# */
+				 <RZG2L_PORT_PINMUX(41, 1, 1)>; /* RTS# */
+	};
+};
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi3.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi3.dts
new file mode 100755
index 000000000..4f7709604
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-scfi3.dts
@@ -0,0 +1,32 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&scif3 {
+	status = "okay";
+
+	pinctrl-0 = <&scif3_pins>;
+	pinctrl-names = "default";
+};
+
+&pinctrl {
+	scif3_pins: scif3 {
+		pinmux = <RZG2L_PORT_PINMUX(0, 0, 2)>, /* TxD */
+				 <RZG2L_PORT_PINMUX(0, 1, 2)>; /* RxD */
+	};
+};
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-io-spi1.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-spi1.dts
new file mode 100755
index 000000000..ff205b642
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-io-spi1.dts
@@ -0,0 +1,34 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&spi1 {
+	status = "okay";
+
+	pinctrl-0 = <&spi1_pins>;
+	pinctrl-names = "default";
+};
+
+&pinctrl {
+	spi1_pins: spi1 {
+		pinmux = <RZG2L_PORT_PINMUX(44, 0, 1)>, /* CK */
+				 <RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
+				 <RZG2L_PORT_PINMUX(44, 2, 1)>, /* MISO */
+				 <RZG2L_PORT_PINMUX(44, 3, 1)>; /* SSL */
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_av_disp2.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_av_disp2.dts
new file mode 100755
index 000000000..1cccb6cf6
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_av_disp2.dts
@@ -0,0 +1,64 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+// Avnet Display AES-ACC-MAAX-DISP2
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+#include <dt-bindings/gpio/gpio.h>
+
+&du {
+	status = "okay";
+};
+
+&dsi0 {
+	status = "okay";
+	ports {
+		port@1 {
+			dsi0_out: endpoint {
+				remote-endpoint = <&panel_in>;
+			};
+		};
+	};
+};
+
+&mipi_panel {
+	status = "okay";
+	compatible = "avnet,ph720128t005","ilitek,ili9881c";
+	reset-gpios = <&pinctrl RZG2L_GPIO(22, 1) GPIO_ACTIVE_LOW>;
+	lcd-model = "ph720128t005";
+	dsi-lanes = <2>;
+	port {
+		panel_in: endpoint {
+			remote-endpoint = <&dsi0_out>;
+		};
+	};
+};
+
+&gpt3 {
+	status = "okay";
+};
+
+&backlight {
+	status = "okay";
+};
+
+&gt911 {
+	status = "okay";
+	touchscreen-size-x = <720>;
+	touchscreen-size-y = <1280>;
+	reset-gpios = <&pinctrl RZG2L_GPIO(4, 1) GPIO_ACTIVE_HIGH>;
+};
diff --git a/arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_vklcd07.dts b/arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_vklcd07.dts
new file mode 100755
index 000000000..a0c45be5c
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/overlays/vkrz-mipi_vklcd07.dts
@@ -0,0 +1,65 @@
+/*
+ * Copyright 2023 Vekatech
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+#include <dt-bindings/gpio/gpio.h>
+
+&du {
+	status = "okay";
+};
+
+&dsi0 {
+	status = "okay";
+	ports {
+		port@1 {
+			dsi0_out: endpoint {
+				remote-endpoint = <&panel_in>;
+			};
+		};
+	};
+};
+
+&mipi_panel {
+	status = "okay";
+	compatible = "vekatech,vklcd07","fitipower,ek79007ad";
+
+	reset-gpios = <&pinctrl RZG2L_GPIO(4, 1) GPIO_ACTIVE_LOW>;
+	lcd-model = "vklcd07";
+	dsi-lanes = <4>;
+	port {
+		panel_in: endpoint {
+			remote-endpoint = <&dsi0_out>;
+		};
+	};
+};
+
+&gpt3 {
+	status = "okay";
+};
+
+&backlight {
+	status = "okay";
+};
+
+&gt911 {
+	status = "okay";
+	touchscreen-swapped-x-y;
+	touchscreen-inverted-y;
+	touchscreen-size-y = <1024>;
+	touchscreen-size-x = <600>;
+	reset-gpios = <&pinctrl RZG2L_GPIO(22, 1) GPIO_ACTIVE_HIGH>;
+};
diff --git a/arch/arm64/boot/dts/renesas/vkrzg2lc.dts b/arch/arm64/boot/dts/renesas/vkrzg2lc.dts
new file mode 100755
index 000000000..e19f276ad
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/vkrzg2lc.dts
@@ -0,0 +1,751 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Device Tree Source for the Vekatech (VKRZG2LC Dual Cortex-A55)
+ *
+ * Copyright (C) 2022 Vekatech.
+ */
+
+/dts-v1/;
+
+#include "r9a07g044c2.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+#include <dt-bindings/input/input.h>
+
+
+/ {
+	model = "Vekatech,vkrzg2lc";
+	compatible = "vekatech,vkrzg2lc", "renesas,r9a07g044", "renesas,r9a07g044c2";
+
+	aliases {
+		ethernet0 = &eth0;
+		serial0 = &scif0;
+		serial1 = &scif1;
+		serial2 = &scif2;
+		serial3 = &scif3;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		mmc0 = &sdhi0;
+		mmc1 = &sdhi1;
+	};
+
+	chosen {
+		bootargs = "ignore_loglevel";
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory@48000000 {
+		device_type = "memory";
+		/* first 128MB is reserved for secure area. */
+		reg = <0x0 0x48000000 0x0 0x78000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		global_cma: linux,cma@58000000 {
+			compatible = "shared-dma-pool";
+			linux,cma-default;
+			reusable;
+			reg = <0x0 0x58000000 0x0 0x10000000>;
+		};
+
+		mmp_reserved: linux,multimedia {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x00000000 0x68000000 0x0 0x18000000>;
+		};
+	};
+
+	udmabuf@0 {
+		compatible = "ikwzm,u-dma-buf";
+		device-name = "udmabuf0";
+		minor-number = <0>;
+		size = <0x4000000>; /* 64MiB */
+		dma-coherent;
+	};
+
+	mmngr {
+		compatible = "renesas,mmngr";
+		memory-region = <&mmp_reserved>;
+	};
+
+	mmngrbuf {
+		compatible = "renesas,mmngrbuf";
+	};
+
+	vspm_if {
+		compatible = "renesas,vspm_if";
+	};
+
+	vring-ctl0@43000000 {
+		compatible = "vring_uio";
+		reg = <0x0 0x43000000 0x0 0x100000>;
+		no-map;
+	};
+
+	vring-ctl1@43100000 {
+		compatible = "vring_uio";
+		reg = <0x0 0x43100000 0x0 0x100000>;
+		no-map;
+	};
+
+	vring-shm0@43200000 {
+		compatible = "shm_uio";
+		reg = <0x0 0x43200000 0x0 0x300000>;
+		no-map;
+	};
+
+	vring-shm1@43500000 {
+		compatible = "shm_uio";
+		reg = <0x0 0x43500000 0x0 0x300000>;
+		no-map;
+	};
+
+	rsctbl@42f00000 {
+		compatible = "shm_uio";
+		reg = <0x0 0x42f00000 0x0 0x1000>;
+		no-map;
+	};
+
+	mhu-shm@42f01000 {
+		compatible = "shm_uio";
+		reg = <0x0 0x42f01000 0x0 0x1000>;
+		no-map;
+	};
+
+	mbox-uio@10400000 {
+		compatible = "mbox_uio";
+		reg = <0x0 0x10400000 0x0 0x1000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
+		status = "okay";
+	};
+
+	reg_5p0v: regulator0 {
+		compatible = "regulator-fixed";
+		regulator-name = "MAIN-5.0V";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_1p8v: regulator1 {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-1.8V";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_3p3v: regulator2 {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-3.3V";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_1p1v: regulator-vdd-core {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-1.1V";
+		regulator-min-microvolt = <1100000>;
+		regulator-max-microvolt = <1100000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	vbus0_5v: regulator-vbus0-usb {
+		compatible = "regulator-fixed";
+		regulator-name = "USB2_VBUS0";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		regulator-always-on;
+	};
+
+	imx219_vana_2v8: 2p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vana";
+		regulator-min-microvolt = <2800000>;
+		regulator-max-microvolt = <2800000>;
+		regulator-always-on;
+	};
+
+	imx219_vdig_1v8: 1p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vdig";
+		regulator-min-microvolt = <1500000>;
+		regulator-max-microvolt = <1500000>;
+		regulator-always-on;
+	};
+
+	imx219_vddl_1v2: 1p2v {
+		compatible = "regulator-fixed";
+		regulator-name = "camera_vddl";
+		regulator-min-microvolt = <1200000>;
+		regulator-max-microvolt = <1200000>;
+		regulator-always-on;
+	};
+
+	audio_mclock: audio_mclock {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <11289600>;
+	};
+
+	clk_ext_camera: clk_ext_camera {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		led_red {
+			gpios = <&pinctrl RZG2L_GPIO(43, 3) GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "heartbeat";
+			default-state = "on";
+		};
+	};
+
+	keys {
+		compatible = "gpio-keys";
+		pinctrl-names = "default";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		pinctrl-0 = <&user_key_pin>;
+		user_key@1 {
+			interrupt-parent = <&intc_ex>;
+			interrupts = <6 IRQ_TYPE_EDGE_BOTH>;
+			linux,code = <KEY_1>;
+			label = "SB1";
+			debounce-interval = <50>;
+		};
+	};
+
+	sound-da7212 {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "audio-da7212";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&cpu_dai>;
+		simple-audio-card,frame-master = <&cpu_dai>;
+
+		simple-audio-card,widgets =
+			"Microphone", "Microphone Jack",
+			"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+			"MIC1", "Microphone Jack",
+			"Microphone Jack", "Mic Bias 1",
+			"Headphone Jack", "HPL",
+			"Headphone Jack", "HPR";
+
+		cpu_dai: simple-audio-card,cpu {
+			sound-dai = <&ssi0>;
+		};
+
+		codec_dai: simple-audio-card,codec {
+			sound-dai = <&da7212>;
+			clocks = <&versa3 3>;
+		};
+	};
+
+	avt_codec: avt_codec {
+		compatible = "avt,lite-codec-audio";
+		#sound-dai-cells = <1>;
+	};
+
+	lite_audio: sound-lite-codec {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "lite-codec";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-inversion;
+		simple-audio-card,frame-master = <&cpu>;
+		simple-audio-card,bitclock-master = <&cpu>;
+		status = "disabled";
+
+		cpu: simple-audio-card,cpu {
+			sound-dai = <&ssi0>;
+			dai-tdm-slot-num = <2>;
+			dai-tdm-slot-width = <16>;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <&avt_codec 1>;
+		};
+	};
+
+	backlight: backlight {
+		compatible = "pwm-backlight";
+		pwms = <&gpt3 0 40000 0>;
+		brightness-levels = <0 8 32 64 96 128 160 192 224 255>;
+		default-brightness-level = <8>;
+		power-supply = <&reg_5p0v>;
+		status = "disabled";
+	};
+
+	x1_clk: x1-clock {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+	};
+};
+
+&extal_clk {
+	clock-frequency = <24000000>;
+};
+
+&audio_clk1{
+	clock-frequency = <11289600>;
+};
+
+&audio_clk2{
+	clock-frequency = <12288000>;
+};
+
+&intc_ex {
+	status = "okay";
+};
+
+&gpu {
+	mali-supply = <&reg_1p1v>;
+};
+
+&wdt0 {
+	status = "okay";
+	timeout-sec = <60>;
+};
+
+&wdt1 {
+	status = "okay";
+	timeout-sec = <60>;
+};
+
+&wdt2 {
+	status = "okay";
+	timeout-sec = <60>;
+};
+
+&ostm1 {
+	status = "okay";
+};
+
+&scif0 {
+	pinctrl-0 = <&scif0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+/* for eMMC */
+&sdhi0 {
+	pinctrl-0 = <&sdhi0_emmc_pins>;
+	pinctrl-1 = <&sdhi0_emmc_pins>;
+	pinctrl-names = "default", "state_uhs";
+
+	vmmc-supply = <&reg_3p3v>;
+	vqmmc-supply = <&reg_1p8v>;
+	bus-width = <8>;
+	non-removable;
+	fixed-emmc-driver-type = <1>;
+	status = "okay";
+};
+
+/* for SD Card */
+&sdhi1 {
+	pinctrl-0 = <&sdhi1_sd_pins>;
+	pinctrl-names = "default";
+
+	vmmc-supply = <&reg_3p3v>;
+	bus-width = <4>;
+	non-removable;
+	status = "okay";
+};
+
+&ehci0 {
+	memory-region = <&global_cma>;
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&ohci0 {
+	memory-region = <&global_cma>;
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&ehci1 {
+	memory-region = <&global_cma>;
+	status = "okay";
+};
+
+&ohci1 {
+	memory-region = <&global_cma>;
+	status = "okay";
+};
+
+&hsusb {
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&phyrst {
+	status = "okay";
+};
+
+&usb2_phy0 {
+	pinctrl-0 = <&usb0_pins>;
+	pinctrl-names = "default";
+
+	vbus-supply = <&vbus0_5v>;
+	status = "okay";
+};
+
+&usb2_phy1 {
+	pinctrl-0 = <&usb1_pins>;
+	pinctrl-names = "default";
+
+	vbus-supply = <&vbus0_5v>;
+	status = "okay";
+};
+
+&eth0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&eth0_pins>;
+	phy-handle = <&phy0>;
+	phy-mode = "rgmii-id";
+	status = "okay";
+
+	/* Realtek RTL8211F (0x001cc916) */
+	phy0: ethernet-phy@0 {
+		reg = <0>;
+		reset-assert-us = <15000>;
+		reset-deassert-us = <100000>;
+		interrupt-parent = <&pinctrl>;
+		interrupts = <RZG2L_GPIO(43, 0) IRQ_TYPE_LEVEL_LOW>;
+	};
+};
+
+&csi2 {
+	status = "disabled";
+	ports {
+		port {
+			csi2_in: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				remote-endpoint = <&imx219_to_csi>;
+			};
+		};
+	};
+};
+
+&i2c0 {
+	pinctrl-0 = <&i2c0_pins>;
+	pinctrl-names = "default";
+
+	clock-frequency = <100000>;
+	status = "okay";
+
+	imx219: camera@10 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		status = "disabled";
+
+		clock-names = "xclk";
+		clocks = <&clk_ext_camera>;
+		clock-frequency = <24000000>;
+
+		VANA-supply = <&imx219_vana_2v8>;
+		VDIG-supply = <&imx219_vdig_1v8>;
+		VDDL-supply = <&imx219_vddl_1v2>;
+
+		reset-gpios = <&pinctrl RZG2L_GPIO(23, 1) GPIO_ACTIVE_HIGH>;
+
+		port {
+			imx219_to_csi: endpoint {
+				remote-endpoint = <&csi2_in>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <456000000>;
+			};
+		};
+	};
+
+	pmic: raa215300@12 {
+		compatible = "renesas,raa215300";
+		reg = <0x12>;
+
+		rtc-enable;
+	};
+
+	da7212: codec@1a {
+		compatible = "dlg,da7212";
+		#sound-dai-cells = <0>;
+		reg = <0x1a>;
+		dlg,micbias1-lvl = <2500>;
+		dlg,micbias2-lvl = <2500>;
+		VDDA-supply = <&reg_1p8v>;
+		VDDIO-supply = <&reg_3p3v>;
+		VDDMIC-supply = <&reg_3p3v>;
+		clocks = <&audio_mclock>;
+		clock-names = "mclk";
+	};
+
+	eeprom_i2c: eeprom_i2c@50 {
+		status = "okay";
+		compatible = "microchip,24c02", "atmel,24c02";
+		reg = <0x50>;
+		pagesize = <8>;
+	};
+
+	versa3: versa3@68 {
+		compatible = "renesas,5p35023";
+		reg = <0x68>;
+		#clock-cells = <1>;
+		clocks = <&x1_clk>;
+		clock-names = "x1";
+		assigned-clocks = <&versa3 0>,	/* DIFF2 Audio CLK2 */
+				   		  <&versa3 1>,	/* DIFF1 ETH1/2 CLK */
+						  <&versa3 2>,	/* SE3 HDMI CLK */
+					   	  <&versa3 3>,	/* SE2 Audio Master CLK */
+					   	  <&versa3 4>,	/* SE1 Audio CLK1 */
+					   	  <&versa3 5>;	/* REF RZ EXT */
+		assigned-clock-rates =	<12288000>, <25000000>,
+		                        <25000000>, <12288000>,
+		                        <11289600>, <24000000>;
+		clock-divider-read-only = <1>, <1>, <1>, <1>, <1>;
+		clock-flags = <2176>, <2176>, <2176>, <2052>, <2176>, <2048>;
+	};
+};
+
+&i2c1 {
+	status = "okay";
+
+	pinctrl-0 = <&i2c1_pins>;
+	pinctrl-names = "default";
+	clock-frequency = <100000>;
+
+	gt911: gt911_ts@14 {
+		compatible = "goodix,gt911";
+		reg = <0x14>;
+
+		status = "disabled";
+
+		interrupt-parent = <&pinctrl>;
+		interrupts = <RZG2L_GPIO(43, 1) IRQ_TYPE_EDGE_FALLING>;
+		irq-gpios = <&pinctrl RZG2L_GPIO(43, 1) GPIO_ACTIVE_HIGH>;   /* DSI_TS_nINT */
+	};
+
+};
+
+&i2c2 {
+	pinctrl-0 = <&i2c2_pins>;
+	pinctrl-names = "default";
+	clock-frequency = <400000>;
+	status = "disabled";
+
+};
+
+&i2c3 {
+	pinctrl-0 = <&i2c3_pins>;
+	pinctrl-names = "default";
+	clock-frequency = <100000>;
+	status = "disabled";
+};
+
+&ssi0 {
+	pinctrl-0 = <&ssi0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&gpt3 {
+	pinctrl-0 = <&gpt3_pins>;
+	pinctrl-names = "default";
+	channel="channel_B";
+	status = "disabled";
+};
+
+&dsi0 {
+	status = "disabled";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	mipi_panel: panel@0 {
+		power-supply = <&reg_5p0v>;
+		reg = <0>;
+		backlight = <&backlight>;
+		status = "disabled";
+	};
+};
+
+&sbc {
+	status = "okay";
+
+	pinctrl-0 = <&qspi0_pins>;
+	pinctrl-names = "default";
+
+	flash@0 {
+		status = "okay";
+
+		compatible = "mxicy,mx25u51245g", "jedec,spi-nor";
+		spi-max-frequency = <50000000>;
+		reg = <0>;
+		spi-rx-bus-width = <4>;
+		spi-tx-bus-width = <4>;
+		m25p,fast-read;
+
+		partitions {
+			compatible = "fixed-partitions";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			partition@0000000 {
+				label = "u-boot";
+				reg = <0x00000000 0x1FFE000>;
+				read-only;
+			};
+			partition@0x1FFE000 {
+				label = "env";
+				reg = <0x1FFE000 0x2000>;
+				read-only;
+			};
+			partition@0x2000000 {
+				label = "rootfs";
+				/* 32MB @ 32MB offset in SPI Flash */
+				reg = <0x2000000 0x2000000>;
+			};
+		};
+	};
+};
+
+&pinctrl {
+	pinctrl-0 = <&sound_clk_pins>;
+	pinctrl-names = "default";
+
+	user_key_pin: user_key {
+		pinmux = <RZG2L_PORT_PINMUX(43, 2, 4)>;	/* IRQ6 */
+	};
+
+	sound_clk_pins: sound_clk {
+		pins = "AUDIO_CLK1", "AUDIO_CLK2";
+		input-enable;
+	};
+
+	scif0_pins: scif0 {
+		pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>,	/* TxD */
+				 <RZG2L_PORT_PINMUX(38, 1, 1)>;	/* RxD */
+	};
+
+	i2c0_pins: i2c0 {
+		pins = "RIIC0_SDA", "RIIC0_SCL";
+		input-enable;
+	};
+
+	i2c1_pins: i2c1 {
+		pins = "RIIC1_SDA", "RIIC1_SCL";
+		input-enable;
+	};
+
+	i2c2_pins: i2c2 {
+		pinmux = <RZG2L_PORT_PINMUX(42, 3, 1)>, /* SDA */
+			 	 <RZG2L_PORT_PINMUX(42, 4, 1)>; /* SCL */
+	};
+
+	i2c3_pins: i2c3 {
+		pinmux = <RZG2L_PORT_PINMUX(18, 0, 3)>, /* SDA */
+			 	 <RZG2L_PORT_PINMUX(18, 1, 3)>; /* SCL */
+	};
+
+	eth0_pins: eth0 {
+		pinmux = <RZG2L_PORT_PINMUX(28, 1, 1)>, /* ET0_LINKSTA */
+				 <RZG2L_PORT_PINMUX(27, 1, 1)>, /* ET0_MDC */
+				 <RZG2L_PORT_PINMUX(28, 0, 1)>, /* ET0_MDIO */
+				 <RZG2L_PORT_PINMUX(20, 0, 1)>, /* ET0_TXC */
+				 <RZG2L_PORT_PINMUX(20, 1, 1)>, /* ET0_TX_CTL */
+				 <RZG2L_PORT_PINMUX(20, 2, 1)>, /* ET0_TXD0 */
+				 <RZG2L_PORT_PINMUX(21, 0, 1)>, /* ET0_TXD1 */
+				 <RZG2L_PORT_PINMUX(21, 1, 1)>, /* ET0_TXD2 */
+				 <RZG2L_PORT_PINMUX(22, 0, 1)>, /* ET0_TXD3 */
+				 <RZG2L_PORT_PINMUX(24, 0, 1)>, /* ET0_RXC */
+				 <RZG2L_PORT_PINMUX(24, 1, 1)>, /* ET0_RX_CTL */
+				 <RZG2L_PORT_PINMUX(25, 0, 1)>, /* ET0_RXD0 */
+				 <RZG2L_PORT_PINMUX(25, 1, 1)>, /* ET0_RXD1 */
+				 <RZG2L_PORT_PINMUX(26, 0, 1)>, /* ET0_RXD2 */
+				 <RZG2L_PORT_PINMUX(26, 1, 1)>; /* ET0_RXD3 */
+	};
+
+	usb0_pins: usb0 {
+		pinmux = <RZG2L_PORT_PINMUX(4, 0, 1)>, /* VBUS */
+			     <RZG2L_PORT_PINMUX(5, 0, 1)>; /* OVC */
+	};
+
+	usb1_pins: usb1 {
+		pinmux = <RZG2L_PORT_PINMUX(42, 0, 1)>, /* VBUS */
+			     <RZG2L_PORT_PINMUX(42, 1, 1)>; /* OVC */
+	};
+
+	ssi0_pins: ssi0 {
+		pinmux = <RZG2L_PORT_PINMUX(45, 0, 1)>, /* BCK */
+			 	 <RZG2L_PORT_PINMUX(45, 1, 1)>, /* RCK */
+			 	 <RZG2L_PORT_PINMUX(45, 2, 1)>, /* TXD */
+			 	 <RZG2L_PORT_PINMUX(45, 3, 1)>; /* RXD */
+	};
+
+	gpt3_pins: gpt3 {
+		pinmux = <RZG2L_PORT_PINMUX(19, 1, 2)>; /* Channel B */
+	};
+
+	sdhi0_emmc_pins: sd0emmc {
+		sd0_emmc_data {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3",
+			       "SD0_DATA4", "SD0_DATA5", "SD0_DATA6", "SD0_DATA7";
+			power-source = <1800>;
+		};
+
+		sd0_emmc_ctrl {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <1800>;
+		};
+
+		sd0_emmc_rst {
+			pins = "SD0_RST#";
+			power-source = <1800>;
+		};
+	};
+
+	sdhi1_sd_pins: sd1 {
+		sd1_data {
+			pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
+			power-source  = <3300>;
+		};
+
+		sd1_ctrl {
+			pins = "SD1_CLK", "SD1_CMD";
+			power-source  = <3300>;
+		};
+
+		sd1_mux {
+			pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* CD */
+		};
+	};
+
+	qspi0_pins: qspi0 {
+		qspi0-data {
+			pins = "QSPI0_IO0", "QSPI0_IO1", "QSPI0_IO2", "QSPI0_IO3";
+			power-source = <3300>;
+		};
+
+		qspi0-ctrl {
+			pins = "QSPI0_SPCLK", "QSPI0_SSL", "QSPI_RESET#";
+			power-source = <3300>;
+		};
+	};
+};
