/*
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Oct 15 03:57:12 2022
#  Design:            SYS_TOP
#  Command:           saveNetlist SYS_TOP.v
###############################################################
*/
module SYS_TOP (
	RX_IN, 
	REF_CLK, 
	UART_CLK, 
	RST, 
	scan_clk, 
	scan_rst, 
	test_mode, 
	SE, 
	SI, 
	SO, 
	TX_OUT, 
	par_err, 
	stp_err);
   input RX_IN;
   input REF_CLK;
   input UART_CLK;
   input RST;
   input scan_clk;
   input scan_rst;
   input test_mode;
   input SE;
   input [2:0] SI;
   output [2:0] SO;
   output TX_OUT;
   output par_err;
   output stp_err;

   // Internal wires
   wire FE_PHN31_RST_fun_scan;
   wire FE_PHN29_RST_fun_scan;
   wire UART_CLK__L2_N0;
   wire UART_CLK__L1_N0;
   wire CLK2_fun_scan__L9_N0;
   wire CLK2_fun_scan__L8_N0;
   wire CLK2_fun_scan__L7_N0;
   wire CLK2_fun_scan__L6_N0;
   wire CLK2_fun_scan__L5_N0;
   wire CLK2_fun_scan__L4_N0;
   wire CLK2_fun_scan__L3_N0;
   wire CLK2_fun_scan__L2_N1;
   wire CLK2_fun_scan__L2_N0;
   wire CLK2_fun_scan__L1_N0;
   wire TX_CLK__SKEWGRP1__MMExc_0_NET;
   wire CLK3_fun_scan__L1_N0;
   wire REF_CLK__L2_N0;
   wire REF_CLK__L1_N0;
   wire CLK1_fun_scan__L8_N7;
   wire CLK1_fun_scan__L8_N6;
   wire CLK1_fun_scan__L8_N5;
   wire CLK1_fun_scan__L8_N4;
   wire CLK1_fun_scan__L8_N3;
   wire CLK1_fun_scan__L8_N2;
   wire CLK1_fun_scan__L8_N1;
   wire CLK1_fun_scan__L8_N0;
   wire CLK1_fun_scan__L7_N3;
   wire CLK1_fun_scan__L7_N2;
   wire CLK1_fun_scan__L7_N1;
   wire CLK1_fun_scan__L7_N0;
   wire CLK1_fun_scan__L6_N3;
   wire CLK1_fun_scan__L6_N2;
   wire CLK1_fun_scan__L6_N1;
   wire CLK1_fun_scan__L6_N0;
   wire CLK1_fun_scan__L5_N0;
   wire CLK1_fun_scan__L4_N0;
   wire CLK1_fun_scan__L3_N0;
   wire CLK1_fun_scan__L2_N0;
   wire CLK1_fun_scan__L1_N0;
   wire FE_OFN25_RST1_fun_scan;
   wire FE_OFN24_RST1_fun_scan;
   wire FE_OFN19_SE;
   wire FE_OFN18_SE;
   wire FE_OFN17_SE;
   wire FE_OFN15_SO_0_;
   wire WrEn;
   wire RdEn;
   wire CLK1_fun_scan;
   wire RST1_fun_scan;
   wire RdData_Valid;
   wire CLK2_fun_scan;
   wire RST2_fun_scan;
   wire TX_CLK;
   wire CLK_EN;
   wire ALU_CLK;
   wire Busy;
   wire SYNC_Busy;
   wire data_valid_RX;
   wire RX_D_VLD;
   wire TX_D_VLD;
   wire CLK3_fun_scan;
   wire Data_Vaild_TX;
   wire RST_fun_scan;
   wire SYNC_RST1;
   wire SYNC_RST2;
   wire OUT_Valid;
   wire EN;
   wire CLK4_fun_scan;
   wire n10;
   wire n15;
   wire n16;
   wire n17;
   wire SYNOPSYS_UNCONNECTED_1;
   wire SYNOPSYS_UNCONNECTED_2;
   wire SYNOPSYS_UNCONNECTED_3;
   wire SYNOPSYS_UNCONNECTED_4;
   wire [7:0] WrData;
   wire [3:0] Address;
   wire [7:0] RdData;
   wire [7:0] REG0;
   wire [7:0] REG1;
   wire [6:0] REG2;
   wire [3:0] REG3;
   wire [7:0] P_DATA_RX;
   wire [7:0] RX_P_DATA;
   wire [7:0] TX_P_DATA;
   wire [7:0] P_DATA_TX;
   wire [15:0] ALU_OUT;
   wire [3:0] ALU_FUN;

   assign TX_OUT = SO[0] ;

   BUFX2M FE_PHC31_RST_fun_scan (.A(RST_fun_scan),
	.Y(FE_PHN31_RST_fun_scan));
   DLY4X1M FE_PHC29_RST_fun_scan (.A(FE_PHN31_RST_fun_scan),
	.Y(FE_PHN29_RST_fun_scan));
   CLKINVX32M UART_CLK__L2_I0 (.A(UART_CLK__L1_N0),
	.Y(UART_CLK__L2_N0));
   CLKINVX40M UART_CLK__L1_I0 (.A(UART_CLK),
	.Y(UART_CLK__L1_N0));
   CLKINVX32M CLK2_fun_scan__L9_I0 (.A(CLK2_fun_scan__L8_N0),
	.Y(CLK2_fun_scan__L9_N0));
   CLKINVX32M CLK2_fun_scan__L8_I0 (.A(CLK2_fun_scan__L7_N0),
	.Y(CLK2_fun_scan__L8_N0));
   CLKBUFX20M CLK2_fun_scan__L7_I0 (.A(CLK2_fun_scan__L6_N0),
	.Y(CLK2_fun_scan__L7_N0));
   CLKINVX40M CLK2_fun_scan__L6_I0 (.A(CLK2_fun_scan__L5_N0),
	.Y(CLK2_fun_scan__L6_N0));
   CLKBUFX20M CLK2_fun_scan__L5_I0 (.A(CLK2_fun_scan__L4_N0),
	.Y(CLK2_fun_scan__L5_N0));
   CLKBUFX20M CLK2_fun_scan__L4_I0 (.A(CLK2_fun_scan__L3_N0),
	.Y(CLK2_fun_scan__L4_N0));
   CLKBUFX20M CLK2_fun_scan__L3_I0 (.A(CLK2_fun_scan__L2_N1),
	.Y(CLK2_fun_scan__L3_N0));
   CLKBUFX20M CLK2_fun_scan__L2_I1 (.A(CLK2_fun_scan__L1_N0),
	.Y(CLK2_fun_scan__L2_N1));
   CLKINVX32M CLK2_fun_scan__L2_I0 (.A(CLK2_fun_scan__L1_N0),
	.Y(CLK2_fun_scan__L2_N0));
   CLKINVX32M CLK2_fun_scan__L1_I0 (.A(CLK2_fun_scan),
	.Y(CLK2_fun_scan__L1_N0));
   CLKBUFX20M TX_CLK__SKEWGRP1__MMExc_0 (.A(TX_CLK),
	.Y(TX_CLK__SKEWGRP1__MMExc_0_NET));
   CLKBUFX40M CLK3_fun_scan__L1_I0 (.A(CLK3_fun_scan),
	.Y(CLK3_fun_scan__L1_N0));
   CLKINVX32M REF_CLK__L2_I0 (.A(REF_CLK__L1_N0),
	.Y(REF_CLK__L2_N0));
   CLKINVX40M REF_CLK__L1_I0 (.A(REF_CLK),
	.Y(REF_CLK__L1_N0));
   CLKINVX40M CLK1_fun_scan__L8_I7 (.A(CLK1_fun_scan__L7_N3),
	.Y(CLK1_fun_scan__L8_N7));
   CLKINVX40M CLK1_fun_scan__L8_I6 (.A(CLK1_fun_scan__L7_N3),
	.Y(CLK1_fun_scan__L8_N6));
   CLKINVX40M CLK1_fun_scan__L8_I5 (.A(CLK1_fun_scan__L7_N2),
	.Y(CLK1_fun_scan__L8_N5));
   CLKINVX40M CLK1_fun_scan__L8_I4 (.A(CLK1_fun_scan__L7_N2),
	.Y(CLK1_fun_scan__L8_N4));
   CLKINVX40M CLK1_fun_scan__L8_I3 (.A(CLK1_fun_scan__L7_N1),
	.Y(CLK1_fun_scan__L8_N3));
   CLKINVX40M CLK1_fun_scan__L8_I2 (.A(CLK1_fun_scan__L7_N1),
	.Y(CLK1_fun_scan__L8_N2));
   CLKINVX40M CLK1_fun_scan__L8_I1 (.A(CLK1_fun_scan__L7_N0),
	.Y(CLK1_fun_scan__L8_N1));
   CLKINVX40M CLK1_fun_scan__L8_I0 (.A(CLK1_fun_scan__L7_N0),
	.Y(CLK1_fun_scan__L8_N0));
   CLKINVX40M CLK1_fun_scan__L7_I3 (.A(CLK1_fun_scan__L6_N3),
	.Y(CLK1_fun_scan__L7_N3));
   CLKINVX40M CLK1_fun_scan__L7_I2 (.A(CLK1_fun_scan__L6_N2),
	.Y(CLK1_fun_scan__L7_N2));
   CLKINVX40M CLK1_fun_scan__L7_I1 (.A(CLK1_fun_scan__L6_N1),
	.Y(CLK1_fun_scan__L7_N1));
   CLKINVX32M CLK1_fun_scan__L7_I0 (.A(CLK1_fun_scan__L6_N0),
	.Y(CLK1_fun_scan__L7_N0));
   CLKINVX40M CLK1_fun_scan__L6_I3 (.A(CLK1_fun_scan__L5_N0),
	.Y(CLK1_fun_scan__L6_N3));
   CLKINVX40M CLK1_fun_scan__L6_I2 (.A(CLK1_fun_scan__L5_N0),
	.Y(CLK1_fun_scan__L6_N2));
   CLKINVX40M CLK1_fun_scan__L6_I1 (.A(CLK1_fun_scan__L5_N0),
	.Y(CLK1_fun_scan__L6_N1));
   CLKINVX40M CLK1_fun_scan__L6_I0 (.A(CLK1_fun_scan__L5_N0),
	.Y(CLK1_fun_scan__L6_N0));
   CLKINVX32M CLK1_fun_scan__L5_I0 (.A(CLK1_fun_scan__L4_N0),
	.Y(CLK1_fun_scan__L5_N0));
   CLKINVX40M CLK1_fun_scan__L4_I0 (.A(CLK1_fun_scan__L3_N0),
	.Y(CLK1_fun_scan__L4_N0));
   CLKINVX32M CLK1_fun_scan__L3_I0 (.A(CLK1_fun_scan__L2_N0),
	.Y(CLK1_fun_scan__L3_N0));
   CLKINVX40M CLK1_fun_scan__L2_I0 (.A(CLK1_fun_scan__L1_N0),
	.Y(CLK1_fun_scan__L2_N0));
   CLKINVX32M CLK1_fun_scan__L1_I0 (.A(CLK1_fun_scan),
	.Y(CLK1_fun_scan__L1_N0));
   BUFX8M FE_OFC25_RST1_fun_scan (.A(FE_OFN24_RST1_fun_scan),
	.Y(FE_OFN25_RST1_fun_scan));
   BUFX8M FE_OFC24_RST1_fun_scan (.A(RST1_fun_scan),
	.Y(FE_OFN24_RST1_fun_scan));
   CLKBUFX6M FE_OFC19_SE (.A(FE_OFN17_SE),
	.Y(FE_OFN19_SE));
   BUFX4M FE_OFC18_SE (.A(FE_OFN17_SE),
	.Y(FE_OFN18_SE));
   CLKBUFX6M FE_OFC17_SE (.A(SE),
	.Y(FE_OFN17_SE));
   BUFX10M FE_OFC16_SO_0_ (.A(FE_OFN15_SO_0_),
	.Y(SO[0]));
   RegFile_test_1 RegFile_I0 (.WrData(WrData),
	.Address(Address),
	.WrEn(WrEn),
	.RdEn(RdEn),
	.CLK(CLK1_fun_scan__L8_N7),
	.RST(RST1_fun_scan),
	.RdData(RdData),
	.RdData_Valid(RdData_Valid),
	.REG0(REG0),
	.REG1(REG1),
	.REG2({ SYNOPSYS_UNCONNECTED_1,
		REG2 }),
	.REG3({ SO[2],
		SYNOPSYS_UNCONNECTED_2,
		SYNOPSYS_UNCONNECTED_3,
		SYNOPSYS_UNCONNECTED_4,
		REG3 }),
	.test_si3(SI[0]),
	.test_si2(SI[1]),
	.test_si1(n15),
	.test_so1(SO[1]),
	.test_se(SE),
	.p1(FE_OFN17_SE),
	.p2(FE_OFN19_SE),
	.p3(FE_OFN24_RST1_fun_scan),
	.p4(FE_OFN25_RST1_fun_scan),
	.CLK1_fun_scan__L8_N6(CLK1_fun_scan__L8_N6),
	.CLK1_fun_scan__L8_N5(CLK1_fun_scan__L8_N5),
	.CLK1_fun_scan__L8_N4(CLK1_fun_scan__L8_N4),
	.CLK1_fun_scan__L8_N2(CLK1_fun_scan__L8_N2),
	.CLK1_fun_scan__L8_N1(CLK1_fun_scan__L8_N1),
	.CLK1_fun_scan__L8_N0(CLK1_fun_scan__L8_N0));
   ClkDiv_test_1 ClkDiv_I0 (.i_ref_clk(CLK2_fun_scan__L2_N0),
	.i_rst_n(RST2_fun_scan),
	.i_div_ratio(REG3),
	.o_div_clk(TX_CLK),
	.test_si(n17),
	.test_se(FE_OFN18_SE),
	.p1(FE_OFN19_SE),
	.TX_CLK__SKEWGRP1__MMExc_0_NET(TX_CLK__SKEWGRP1__MMExc_0_NET));
   Clock_Gating Clock_Gating_I0 (.CLK_EN(CLK_EN),
	.CLK(CLK1_fun_scan__L2_N0),
	.GATED_CLK(ALU_CLK));
   BIT_SYNC_test_1 BIT_SYNC_I0 (.ASYNC(Busy),
	.CLK(CLK1_fun_scan__L8_N3),
	.RST(FE_OFN25_RST1_fun_scan),
	.SYNC(SYNC_Busy),
	.test_si(ALU_OUT[15]),
	.test_so(n17),
	.test_se(FE_OFN17_SE),
	.p1(FE_OFN18_SE));
   DATA_SYNC_test_0 DATA_SYNC_I0 (.Unsync_bus(P_DATA_RX),
	.bus_enable(data_valid_RX),
	.CLK(CLK1_fun_scan__L8_N5),
	.RST(FE_OFN25_RST1_fun_scan),
	.sync_bus(RX_P_DATA),
	.enable_pulse(RX_D_VLD),
	.test_si(TX_CLK__SKEWGRP1__MMExc_0_NET),
	.test_se(FE_OFN18_SE),
	.CLK1_fun_scan__L8_N3(CLK1_fun_scan__L8_N3));
   DATA_SYNC_test_1 DATA_SYNC_I1 (.Unsync_bus(TX_P_DATA),
	.bus_enable(TX_D_VLD),
	.CLK(CLK3_fun_scan__L1_N0),
	.RST(RST2_fun_scan),
	.sync_bus(P_DATA_TX),
	.enable_pulse(Data_Vaild_TX),
	.test_si(RX_P_DATA[7]),
	.test_se(FE_OFN17_SE),
	.p1(FE_OFN18_SE));
   RST_SYNC_test_0 RST_SYNC_I0 (.RST(FE_PHN29_RST_fun_scan),
	.CLK(CLK1_fun_scan__L8_N0),
	.SYNC_RST(SYNC_RST1),
	.test_si(P_DATA_TX[7]),
	.test_so(n16),
	.test_se(SE));
   RST_SYNC_test_1 RST_SYNC_I1 (.RST(FE_PHN29_RST_fun_scan),
	.CLK(CLK2_fun_scan__L9_N0),
	.SYNC_RST(SYNC_RST2),
	.test_si(n16),
	.test_so(n15),
	.test_se(SE));
   SYS_CTRL_test_1 SYS_CTRL_I0 (.RX_P_DATA(RX_P_DATA),
	.RX_D_VLD(RX_D_VLD),
	.CLK(CLK1_fun_scan__L8_N5),
	.RST(FE_OFN24_RST1_fun_scan),
	.ALU_OUT(ALU_OUT),
	.OUT_Valid(OUT_Valid),
	.RDData(RdData),
	.RdData_Valid(RdData_Valid),
	.Busy(SYNC_Busy),
	.EN(EN),
	.ALU_FUN(ALU_FUN),
	.CLK_EN(CLK_EN),
	.Address(Address),
	.WrEn(WrEn),
	.RdEn(RdEn),
	.WrData(WrData),
	.TX_P_DATA(TX_P_DATA),
	.TX_D_VLD(TX_D_VLD),
	.test_so(n10),
	.test_se(FE_OFN17_SE),
	.p1(FE_OFN18_SE),
	.p2(FE_OFN19_SE),
	.p3(FE_OFN25_RST1_fun_scan),
	.CLK1_fun_scan__L8_N3(CLK1_fun_scan__L8_N3),
	.CLK1_fun_scan__L8_N2(CLK1_fun_scan__L8_N2));
   ALU_test_1 ALU_I0 (.A(REG0),
	.B(REG1),
	.ALU_FUN(ALU_FUN),
	.Enable(EN),
	.CLK(CLK4_fun_scan),
	.RST(FE_OFN25_RST1_fun_scan),
	.ALU_OUT(ALU_OUT),
	.OUT_VALID(OUT_Valid),
	.test_si(SI[2]),
	.test_se(FE_OFN17_SE));
   UART_test_1 UART_I0 (.RX_IN(RX_IN),
	.P_DATA_TX(P_DATA_TX),
	.RX_CLK(CLK2_fun_scan__L6_N0),
	.TX_CLK(CLK3_fun_scan),
	.RST(RST2_fun_scan),
	.PAR_EN(REG2[0]),
	.PAR_TYP(REG2[1]),
	.Prescale({ REG2[6],
		REG2[5],
		REG2[4],
		REG2[3],
		REG2[2] }),
	.Data_Vaild_TX(Data_Vaild_TX),
	.data_valid_RX(data_valid_RX),
	.Busy(Busy),
	.TX_OUT(FE_OFN15_SO_0_),
	.P_DATA_RX(P_DATA_RX),
	.par_err(par_err),
	.stp_err(stp_err),
	.test_si(n10),
	.test_se(FE_OFN17_SE),
	.p1(FE_OFN18_SE));
   mux2X1_0 mux2X1_UO (.IN_0(REF_CLK__L2_N0),
	.IN_1(scan_clk),
	.SEL(test_mode),
	.OUT(CLK1_fun_scan));
   mux2X1_6 mux2X1_U1 (.IN_0(UART_CLK__L2_N0),
	.IN_1(scan_clk),
	.SEL(test_mode),
	.OUT(CLK2_fun_scan));
   mux2X1_5 mux2X1_U2 (.IN_0(TX_CLK),
	.IN_1(scan_clk),
	.SEL(test_mode),
	.OUT(CLK3_fun_scan));
   mux2X1_4 mux2X1_U3 (.IN_0(ALU_CLK),
	.IN_1(scan_clk),
	.SEL(test_mode),
	.OUT(CLK4_fun_scan));
   mux2X1_3 mux2X1_U4 (.IN_0(RST),
	.IN_1(scan_rst),
	.SEL(test_mode),
	.OUT(RST_fun_scan));
   mux2X1_2 mux2X1_U5 (.IN_0(SYNC_RST1),
	.IN_1(scan_rst),
	.SEL(test_mode),
	.OUT(RST1_fun_scan));
   mux2X1_1 mux2X1_U6 (.IN_0(SYNC_RST2),
	.IN_1(scan_rst),
	.SEL(test_mode),
	.OUT(RST2_fun_scan));
endmodule

/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : K-2015.06
// Date      : Sat Oct 15 02:44:48 2022
/////////////////////////////////////////////////////////////
module RegFile_test_1 (
	WrData, 
	Address, 
	WrEn, 
	RdEn, 
	CLK, 
	RST, 
	RdData, 
	RdData_Valid, 
	REG0, 
	REG1, 
	REG2, 
	REG3, 
	test_si3, 
	test_si2, 
	test_si1, 
	test_so1, 
	test_se, 
	p1, 
	p2, 
	p3, 
	p4, 
	CLK1_fun_scan__L8_N6, 
	CLK1_fun_scan__L8_N5, 
	CLK1_fun_scan__L8_N4, 
	CLK1_fun_scan__L8_N2, 
	CLK1_fun_scan__L8_N1, 
	CLK1_fun_scan__L8_N0);
   input [7:0] WrData;
   input [3:0] Address;
   input WrEn;
   input RdEn;
   input CLK;
   input RST;
   output [7:0] RdData;
   output RdData_Valid;
   output [7:0] REG0;
   output [7:0] REG1;
   output [7:0] REG2;
   output [7:0] REG3;
   input test_si3;
   input test_si2;
   input test_si1;
   output test_so1;
   input test_se;
   input p1;
   input p2;
   input p3;
   input p4;
   input CLK1_fun_scan__L8_N6;
   input CLK1_fun_scan__L8_N5;
   input CLK1_fun_scan__L8_N4;
   input CLK1_fun_scan__L8_N2;
   input CLK1_fun_scan__L8_N1;
   input CLK1_fun_scan__L8_N0;

   // Internal wires
   wire MEM_15__7_;
   wire MEM_15__6_;
   wire MEM_15__5_;
   wire MEM_15__4_;
   wire MEM_15__3_;
   wire MEM_15__2_;
   wire MEM_15__1_;
   wire MEM_15__0_;
   wire MEM_14__7_;
   wire MEM_14__6_;
   wire MEM_14__5_;
   wire MEM_14__4_;
   wire MEM_14__2_;
   wire MEM_14__1_;
   wire MEM_14__0_;
   wire MEM_13__7_;
   wire MEM_13__6_;
   wire MEM_13__5_;
   wire MEM_13__4_;
   wire MEM_13__3_;
   wire MEM_13__2_;
   wire MEM_13__1_;
   wire MEM_13__0_;
   wire MEM_12__7_;
   wire MEM_12__6_;
   wire MEM_12__5_;
   wire MEM_12__4_;
   wire MEM_12__3_;
   wire MEM_12__2_;
   wire MEM_12__1_;
   wire MEM_12__0_;
   wire MEM_11__7_;
   wire MEM_11__6_;
   wire MEM_11__5_;
   wire MEM_11__4_;
   wire MEM_11__3_;
   wire MEM_11__2_;
   wire MEM_11__1_;
   wire MEM_11__0_;
   wire MEM_10__7_;
   wire MEM_10__6_;
   wire MEM_10__5_;
   wire MEM_10__4_;
   wire MEM_10__3_;
   wire MEM_10__2_;
   wire MEM_10__1_;
   wire MEM_10__0_;
   wire MEM_9__7_;
   wire MEM_9__6_;
   wire MEM_9__5_;
   wire MEM_9__4_;
   wire MEM_9__3_;
   wire MEM_9__2_;
   wire MEM_9__1_;
   wire MEM_9__0_;
   wire MEM_8__7_;
   wire MEM_8__6_;
   wire MEM_8__5_;
   wire MEM_8__4_;
   wire MEM_8__3_;
   wire MEM_8__2_;
   wire MEM_8__1_;
   wire MEM_8__0_;
   wire MEM_7__7_;
   wire MEM_7__6_;
   wire MEM_7__5_;
   wire MEM_7__4_;
   wire MEM_7__3_;
   wire MEM_7__2_;
   wire MEM_7__1_;
   wire MEM_7__0_;
   wire MEM_6__7_;
   wire MEM_6__6_;
   wire MEM_6__5_;
   wire MEM_6__4_;
   wire MEM_6__3_;
   wire MEM_6__2_;
   wire MEM_6__1_;
   wire MEM_6__0_;
   wire MEM_5__7_;
   wire MEM_5__6_;
   wire MEM_5__5_;
   wire MEM_5__4_;
   wire MEM_5__3_;
   wire MEM_5__2_;
   wire MEM_5__1_;
   wire MEM_5__0_;
   wire MEM_4__7_;
   wire MEM_4__6_;
   wire MEM_4__5_;
   wire MEM_4__4_;
   wire MEM_4__3_;
   wire MEM_4__2_;
   wire MEM_4__1_;
   wire MEM_4__0_;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire N43;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;

   SDFFRQX2M RdData_reg_7_ (.SI(RdData[6]),
	.SE(p1),
	.D(n186),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[7]));
   SDFFRQX2M RdData_reg_6_ (.SI(RdData[5]),
	.SE(p1),
	.D(n185),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[6]));
   SDFFRQX2M RdData_reg_5_ (.SI(RdData[4]),
	.SE(p1),
	.D(n184),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[5]));
   SDFFRQX2M RdData_reg_4_ (.SI(RdData[3]),
	.SE(p1),
	.D(n183),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[4]));
   SDFFRQX2M RdData_reg_3_ (.SI(RdData[2]),
	.SE(p1),
	.D(n182),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[3]));
   SDFFRQX2M RdData_reg_2_ (.SI(RdData[1]),
	.SE(p1),
	.D(n181),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[2]));
   SDFFRQX2M RdData_reg_1_ (.SI(RdData[0]),
	.SE(p1),
	.D(n180),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[1]));
   SDFFRQX2M RdData_reg_0_ (.SI(RdData_Valid),
	.SE(p1),
	.D(n179),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData[0]));
   SDFFRQX2M MEM_reg_13__7_ (.SI(MEM_13__6_),
	.SE(p2),
	.D(n298),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_13__7_));
   SDFFRQX2M MEM_reg_13__6_ (.SI(MEM_13__5_),
	.SE(p2),
	.D(n297),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_13__6_));
   SDFFRQX2M MEM_reg_13__5_ (.SI(MEM_13__4_),
	.SE(p2),
	.D(n296),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_13__5_));
   SDFFRQX2M MEM_reg_13__4_ (.SI(MEM_13__3_),
	.SE(p2),
	.D(n295),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_13__4_));
   SDFFRQX2M MEM_reg_13__3_ (.SI(MEM_13__2_),
	.SE(p2),
	.D(n294),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_13__3_));
   SDFFRQX2M MEM_reg_13__2_ (.SI(MEM_13__1_),
	.SE(p2),
	.D(n293),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_13__2_));
   SDFFRQX2M MEM_reg_13__1_ (.SI(MEM_13__0_),
	.SE(p2),
	.D(n292),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_13__1_));
   SDFFRQX2M MEM_reg_13__0_ (.SI(MEM_12__7_),
	.SE(p2),
	.D(n291),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_13__0_));
   SDFFRQX2M MEM_reg_9__7_ (.SI(MEM_9__6_),
	.SE(p2),
	.D(n266),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_9__7_));
   SDFFRQX2M MEM_reg_9__6_ (.SI(MEM_9__5_),
	.SE(p2),
	.D(n265),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_9__6_));
   SDFFRQX2M MEM_reg_9__5_ (.SI(MEM_9__4_),
	.SE(test_se),
	.D(n264),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_9__5_));
   SDFFRQX2M MEM_reg_9__4_ (.SI(MEM_9__3_),
	.SE(test_se),
	.D(n263),
	.CK(CLK),
	.RN(RST),
	.Q(MEM_9__4_));
   SDFFRQX2M MEM_reg_9__3_ (.SI(MEM_9__2_),
	.SE(test_se),
	.D(n262),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_9__3_));
   SDFFRQX2M MEM_reg_9__2_ (.SI(MEM_9__1_),
	.SE(test_se),
	.D(n261),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_9__2_));
   SDFFRQX2M MEM_reg_9__1_ (.SI(MEM_9__0_),
	.SE(test_se),
	.D(n260),
	.CK(CLK),
	.RN(RST),
	.Q(MEM_9__1_));
   SDFFRQX2M MEM_reg_9__0_ (.SI(MEM_8__7_),
	.SE(p2),
	.D(n259),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_9__0_));
   SDFFRQX2M MEM_reg_5__7_ (.SI(MEM_5__6_),
	.SE(test_se),
	.D(n234),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_5__7_));
   SDFFRQX2M MEM_reg_5__6_ (.SI(MEM_5__5_),
	.SE(test_se),
	.D(n233),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_5__6_));
   SDFFRQX2M MEM_reg_5__5_ (.SI(MEM_5__4_),
	.SE(test_se),
	.D(n232),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_5__5_));
   SDFFRQX2M MEM_reg_5__4_ (.SI(MEM_5__3_),
	.SE(test_se),
	.D(n231),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_5__4_));
   SDFFRQX2M MEM_reg_5__3_ (.SI(MEM_5__2_),
	.SE(test_se),
	.D(n230),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_5__3_));
   SDFFRQX2M MEM_reg_5__2_ (.SI(MEM_5__1_),
	.SE(test_se),
	.D(n229),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_5__2_));
   SDFFRQX2M MEM_reg_5__1_ (.SI(MEM_5__0_),
	.SE(test_se),
	.D(n228),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_5__1_));
   SDFFRQX2M MEM_reg_5__0_ (.SI(MEM_4__7_),
	.SE(test_se),
	.D(n227),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_5__0_));
   SDFFRQX2M MEM_reg_15__7_ (.SI(MEM_15__6_),
	.SE(p2),
	.D(n314),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p4),
	.Q(MEM_15__7_));
   SDFFRQX2M MEM_reg_15__6_ (.SI(MEM_15__5_),
	.SE(p2),
	.D(n313),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_15__6_));
   SDFFRQX2M MEM_reg_15__5_ (.SI(MEM_15__4_),
	.SE(p2),
	.D(n312),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_15__5_));
   SDFFRQX2M MEM_reg_15__4_ (.SI(MEM_15__3_),
	.SE(p2),
	.D(n311),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_15__4_));
   SDFFRQX2M MEM_reg_15__3_ (.SI(MEM_15__2_),
	.SE(p2),
	.D(n310),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_15__3_));
   SDFFRQX2M MEM_reg_15__2_ (.SI(MEM_15__1_),
	.SE(p2),
	.D(n309),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_15__2_));
   SDFFRQX2M MEM_reg_15__1_ (.SI(MEM_15__0_),
	.SE(p2),
	.D(n308),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_15__1_));
   SDFFRQX2M MEM_reg_15__0_ (.SI(MEM_14__7_),
	.SE(p2),
	.D(n307),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_15__0_));
   SDFFRQX2M MEM_reg_11__7_ (.SI(MEM_11__6_),
	.SE(p2),
	.D(n282),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_11__7_));
   SDFFRQX2M MEM_reg_11__6_ (.SI(MEM_11__5_),
	.SE(p2),
	.D(n281),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_11__6_));
   SDFFRQX2M MEM_reg_11__5_ (.SI(MEM_11__4_),
	.SE(p2),
	.D(n280),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_11__5_));
   SDFFRQX2M MEM_reg_11__4_ (.SI(MEM_11__3_),
	.SE(test_se),
	.D(n279),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_11__4_));
   SDFFRQX2M MEM_reg_11__3_ (.SI(MEM_11__2_),
	.SE(test_se),
	.D(n278),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_11__3_));
   SDFFRQX2M MEM_reg_11__2_ (.SI(MEM_11__1_),
	.SE(test_se),
	.D(n277),
	.CK(CLK),
	.RN(RST),
	.Q(MEM_11__2_));
   SDFFRQX2M MEM_reg_11__1_ (.SI(MEM_11__0_),
	.SE(p2),
	.D(n276),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_11__1_));
   SDFFRQX2M MEM_reg_11__0_ (.SI(MEM_10__7_),
	.SE(p2),
	.D(n275),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_11__0_));
   SDFFRQX2M MEM_reg_7__7_ (.SI(MEM_7__6_),
	.SE(test_se),
	.D(n250),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_7__7_));
   SDFFRQX2M MEM_reg_7__6_ (.SI(MEM_7__5_),
	.SE(test_se),
	.D(n249),
	.CK(CLK),
	.RN(RST),
	.Q(MEM_7__6_));
   SDFFRQX2M MEM_reg_7__5_ (.SI(MEM_7__4_),
	.SE(test_se),
	.D(n248),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_7__5_));
   SDFFRQX2M MEM_reg_7__4_ (.SI(MEM_7__3_),
	.SE(test_se),
	.D(n247),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_7__4_));
   SDFFRQX2M MEM_reg_7__3_ (.SI(MEM_7__2_),
	.SE(test_se),
	.D(n246),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_7__3_));
   SDFFRQX2M MEM_reg_7__2_ (.SI(MEM_7__1_),
	.SE(test_se),
	.D(n245),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_7__2_));
   SDFFRQX2M MEM_reg_7__1_ (.SI(MEM_7__0_),
	.SE(test_se),
	.D(n244),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_7__1_));
   SDFFRQX2M MEM_reg_7__0_ (.SI(MEM_6__7_),
	.SE(test_se),
	.D(n243),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_7__0_));
   SDFFRQX2M MEM_reg_3__7_ (.SI(REG3[6]),
	.SE(p2),
	.D(n218),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(REG3[7]));
   SDFFRQX2M MEM_reg_3__6_ (.SI(REG3[5]),
	.SE(p2),
	.D(n217),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG3[6]));
   SDFFRQX2M MEM_reg_3__5_ (.SI(REG3[4]),
	.SE(p2),
	.D(n216),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG3[5]));
   SDFFRQX2M MEM_reg_3__4_ (.SI(REG3[3]),
	.SE(p2),
	.D(n215),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG3[4]));
   SDFFRQX2M MEM_reg_14__7_ (.SI(MEM_14__6_),
	.SE(p2),
	.D(n306),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_14__7_));
   SDFFRQX2M MEM_reg_14__6_ (.SI(MEM_14__5_),
	.SE(p2),
	.D(n305),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_14__6_));
   SDFFRQX2M MEM_reg_14__5_ (.SI(MEM_14__4_),
	.SE(p2),
	.D(n304),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_14__5_));
   SDFFRQX2M MEM_reg_14__4_ (.SI(test_si3),
	.SE(p2),
	.D(n303),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p4),
	.Q(MEM_14__4_));
   SDFFRQX2M MEM_reg_14__3_ (.SI(MEM_14__2_),
	.SE(p2),
	.D(n302),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(test_so1));
   SDFFRQX2M MEM_reg_14__2_ (.SI(MEM_14__1_),
	.SE(p2),
	.D(n301),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_14__2_));
   SDFFRQX2M MEM_reg_14__1_ (.SI(MEM_14__0_),
	.SE(p2),
	.D(n300),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_14__1_));
   SDFFRQX2M MEM_reg_14__0_ (.SI(MEM_13__7_),
	.SE(p2),
	.D(n299),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_14__0_));
   SDFFRQX2M MEM_reg_10__7_ (.SI(MEM_10__6_),
	.SE(p2),
	.D(n274),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_10__7_));
   SDFFRQX2M MEM_reg_10__6_ (.SI(MEM_10__5_),
	.SE(p2),
	.D(n273),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_10__6_));
   SDFFRQX2M MEM_reg_10__5_ (.SI(MEM_10__4_),
	.SE(p2),
	.D(n272),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_10__5_));
   SDFFRQX2M MEM_reg_10__4_ (.SI(MEM_10__3_),
	.SE(test_se),
	.D(n271),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_10__4_));
   SDFFRQX2M MEM_reg_10__3_ (.SI(MEM_10__2_),
	.SE(test_se),
	.D(n270),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_10__3_));
   SDFFRQX2M MEM_reg_10__2_ (.SI(MEM_10__1_),
	.SE(test_se),
	.D(n269),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_10__2_));
   SDFFRQX2M MEM_reg_10__1_ (.SI(MEM_10__0_),
	.SE(test_se),
	.D(n268),
	.CK(CLK),
	.RN(RST),
	.Q(MEM_10__1_));
   SDFFRQX2M MEM_reg_10__0_ (.SI(MEM_9__7_),
	.SE(p2),
	.D(n267),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_10__0_));
   SDFFRQX2M MEM_reg_6__7_ (.SI(MEM_6__6_),
	.SE(test_se),
	.D(n242),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_6__7_));
   SDFFRQX2M MEM_reg_6__6_ (.SI(MEM_6__5_),
	.SE(test_se),
	.D(n241),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_6__6_));
   SDFFRQX2M MEM_reg_6__5_ (.SI(MEM_6__4_),
	.SE(p1),
	.D(n240),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_6__5_));
   SDFFRQX2M MEM_reg_6__4_ (.SI(MEM_6__3_),
	.SE(test_se),
	.D(n239),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_6__4_));
   SDFFRQX2M MEM_reg_6__3_ (.SI(MEM_6__2_),
	.SE(test_se),
	.D(n238),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_6__3_));
   SDFFRQX2M MEM_reg_6__2_ (.SI(MEM_6__1_),
	.SE(test_se),
	.D(n237),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_6__2_));
   SDFFRQX2M MEM_reg_6__1_ (.SI(MEM_6__0_),
	.SE(test_se),
	.D(n236),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_6__1_));
   SDFFRQX2M MEM_reg_6__0_ (.SI(MEM_5__7_),
	.SE(test_se),
	.D(n235),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_6__0_));
   SDFFRQX2M MEM_reg_2__7_ (.SI(REG2[6]),
	.SE(p2),
	.D(n210),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(REG2[7]));
   SDFFRQX2M MEM_reg_2__2_ (.SI(REG2[1]),
	.SE(p1),
	.D(n205),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(REG2[2]));
   SDFFRQX2M MEM_reg_12__7_ (.SI(MEM_12__6_),
	.SE(p2),
	.D(n290),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_12__7_));
   SDFFRQX2M MEM_reg_12__6_ (.SI(MEM_12__5_),
	.SE(p2),
	.D(n289),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_12__6_));
   SDFFRQX2M MEM_reg_12__5_ (.SI(MEM_12__4_),
	.SE(p2),
	.D(n288),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_12__5_));
   SDFFRQX2M MEM_reg_12__4_ (.SI(MEM_12__3_),
	.SE(p2),
	.D(n287),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_12__4_));
   SDFFRQX2M MEM_reg_12__3_ (.SI(MEM_12__2_),
	.SE(p2),
	.D(n286),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_12__3_));
   SDFFRQX2M MEM_reg_12__2_ (.SI(MEM_12__1_),
	.SE(p2),
	.D(n285),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(MEM_12__2_));
   SDFFRQX2M MEM_reg_12__1_ (.SI(MEM_12__0_),
	.SE(p2),
	.D(n284),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_12__1_));
   SDFFRQX2M MEM_reg_12__0_ (.SI(MEM_11__7_),
	.SE(p2),
	.D(n283),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p3),
	.Q(MEM_12__0_));
   SDFFRQX2M MEM_reg_8__7_ (.SI(MEM_8__6_),
	.SE(p2),
	.D(n258),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_8__7_));
   SDFFRQX2M MEM_reg_8__6_ (.SI(MEM_8__5_),
	.SE(p2),
	.D(n257),
	.CK(CLK),
	.RN(p3),
	.Q(MEM_8__6_));
   SDFFRQX2M MEM_reg_8__5_ (.SI(MEM_8__4_),
	.SE(test_se),
	.D(n256),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_8__5_));
   SDFFRQX2M MEM_reg_8__4_ (.SI(MEM_8__3_),
	.SE(test_se),
	.D(n255),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_8__4_));
   SDFFRQX2M MEM_reg_8__3_ (.SI(MEM_8__2_),
	.SE(test_se),
	.D(n254),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_8__3_));
   SDFFRQX2M MEM_reg_8__2_ (.SI(MEM_8__1_),
	.SE(test_se),
	.D(n253),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_8__2_));
   SDFFRQX2M MEM_reg_8__1_ (.SI(MEM_8__0_),
	.SE(test_se),
	.D(n252),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_8__1_));
   SDFFRQX2M MEM_reg_8__0_ (.SI(MEM_7__7_),
	.SE(test_se),
	.D(n251),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_8__0_));
   SDFFRQX2M MEM_reg_4__7_ (.SI(MEM_4__6_),
	.SE(test_se),
	.D(n226),
	.CK(CLK1_fun_scan__L8_N1),
	.RN(RST),
	.Q(MEM_4__7_));
   SDFFRQX2M MEM_reg_4__6_ (.SI(MEM_4__5_),
	.SE(test_se),
	.D(n225),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_4__6_));
   SDFFRQX2M MEM_reg_4__5_ (.SI(MEM_4__4_),
	.SE(test_se),
	.D(n224),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(MEM_4__5_));
   SDFFRQX2M MEM_reg_4__4_ (.SI(MEM_4__3_),
	.SE(test_se),
	.D(n223),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_4__4_));
   SDFFRQX2M MEM_reg_4__3_ (.SI(MEM_4__2_),
	.SE(test_se),
	.D(n222),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_4__3_));
   SDFFRQX2M MEM_reg_4__2_ (.SI(MEM_4__1_),
	.SE(test_se),
	.D(n221),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_4__2_));
   SDFFRQX2M MEM_reg_4__1_ (.SI(MEM_4__0_),
	.SE(test_se),
	.D(n220),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_4__1_));
   SDFFRQX2M MEM_reg_4__0_ (.SI(test_si2),
	.SE(test_se),
	.D(n219),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(MEM_4__0_));
   SDFFSQX2M MEM_reg_2__1_ (.SI(REG2[0]),
	.SE(p1),
	.D(n204),
	.CK(CLK1_fun_scan__L8_N2),
	.SN(p4),
	.Q(REG2[1]));
   SDFFRQX2M MEM_reg_2__6_ (.SI(REG2[5]),
	.SE(p1),
	.D(n209),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(REG2[6]));
   SDFFRQX2M RdData_Valid_reg (.SI(MEM_15__7_),
	.SE(p1),
	.D(n178),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(RdData_Valid));
   SDFFSQX2M MEM_reg_3__3_ (.SI(REG3[2]),
	.SE(p2),
	.D(n214),
	.CK(CLK1_fun_scan__L8_N2),
	.SN(p4),
	.Q(REG3[3]));
   SDFFRQX2M MEM_reg_2__4_ (.SI(REG2[3]),
	.SE(p1),
	.D(n207),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(REG2[4]));
   SDFFSQX2M MEM_reg_2__0_ (.SI(REG1[7]),
	.SE(p1),
	.D(n203),
	.CK(CLK1_fun_scan__L8_N6),
	.SN(p4),
	.Q(REG2[0]));
   SDFFRQX2M MEM_reg_3__0_ (.SI(REG2[7]),
	.SE(p2),
	.D(n211),
	.CK(CLK1_fun_scan__L8_N4),
	.RN(p4),
	.Q(REG3[0]));
   SDFFRQX2M MEM_reg_3__2_ (.SI(REG3[1]),
	.SE(p2),
	.D(n213),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(REG3[2]));
   SDFFRQX2M MEM_reg_3__1_ (.SI(REG3[0]),
	.SE(p2),
	.D(n212),
	.CK(CLK1_fun_scan__L8_N5),
	.RN(p3),
	.Q(REG3[1]));
   SDFFRQX2M MEM_reg_2__3_ (.SI(REG2[2]),
	.SE(p1),
	.D(n206),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p4),
	.Q(REG2[3]));
   SDFFRQX2M MEM_reg_0__1_ (.SI(REG0[0]),
	.SE(test_se),
	.D(n188),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(REG0[1]));
   SDFFRQX2M MEM_reg_0__0_ (.SI(test_si1),
	.SE(test_se),
	.D(n187),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(REG0[0]));
   SDFFRQX2M MEM_reg_0__2_ (.SI(REG0[1]),
	.SE(test_se),
	.D(n189),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(REG0[2]));
   SDFFRQX2M MEM_reg_0__3_ (.SI(REG0[2]),
	.SE(test_se),
	.D(n190),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(REG0[3]));
   SDFFRQX2M MEM_reg_0__4_ (.SI(REG0[3]),
	.SE(test_se),
	.D(n191),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(REG0[4]));
   SDFFRQX2M MEM_reg_0__5_ (.SI(REG0[4]),
	.SE(test_se),
	.D(n192),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(RST),
	.Q(REG0[5]));
   SDFFRQX2M MEM_reg_0__6_ (.SI(REG0[5]),
	.SE(test_se),
	.D(n193),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(RST),
	.Q(REG0[6]));
   SDFFRQX2M MEM_reg_1__6_ (.SI(REG1[5]),
	.SE(p1),
	.D(n201),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG1[6]));
   SDFFRQX2M MEM_reg_0__7_ (.SI(REG0[6]),
	.SE(test_se),
	.D(n194),
	.CK(CLK1_fun_scan__L8_N0),
	.RN(p3),
	.Q(REG0[7]));
   SDFFRQX2M MEM_reg_1__1_ (.SI(REG1[0]),
	.SE(p1),
	.D(n196),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(REG1[1]));
   SDFFRQX2M MEM_reg_1__5_ (.SI(REG1[4]),
	.SE(p1),
	.D(n200),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG1[5]));
   SDFFRQX2M MEM_reg_1__4_ (.SI(REG1[3]),
	.SE(p1),
	.D(n199),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(REG1[4]));
   SDFFRQX2M MEM_reg_1__7_ (.SI(REG1[6]),
	.SE(p1),
	.D(n202),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG1[7]));
   SDFFRQX2M MEM_reg_1__3_ (.SI(REG1[2]),
	.SE(p1),
	.D(n198),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p4),
	.Q(REG1[3]));
   SDFFRQX2M MEM_reg_1__2_ (.SI(REG1[1]),
	.SE(p1),
	.D(n197),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(REG1[2]));
   SDFFRQX2M MEM_reg_1__0_ (.SI(REG0[7]),
	.SE(test_se),
	.D(n195),
	.CK(CLK1_fun_scan__L8_N6),
	.RN(p3),
	.Q(REG1[0]));
   SDFFSQX1M MEM_reg_2__5_ (.SI(REG2[4]),
	.SE(p2),
	.D(n208),
	.CK(CLK1_fun_scan__L8_N2),
	.SN(p4),
	.Q(REG2[5]));
   NOR2X2M U141 (.A(n357),
	.B(Address[2]),
	.Y(n158));
   NOR2X2M U142 (.A(Address[1]),
	.B(Address[2]),
	.Y(n153));
   INVX2M U145 (.A(n151),
	.Y(n358));
   NAND2X2M U149 (.A(RdEn),
	.B(n363),
	.Y(n151));
   NOR2X2M U150 (.A(n363),
	.B(RdEn),
	.Y(n150));
   INVX2M U151 (.A(WrEn),
	.Y(n363));
   NAND2X2M U162 (.A(n156),
	.B(n153),
	.Y(n155));
   NAND2X2M U163 (.A(n158),
	.B(n154),
	.Y(n157));
   NAND2X2M U164 (.A(n158),
	.B(n156),
	.Y(n159));
   NAND2X2M U165 (.A(n161),
	.B(n154),
	.Y(n160));
   NAND2X2M U166 (.A(n161),
	.B(n156),
	.Y(n162));
   NAND2X2M U167 (.A(n164),
	.B(n154),
	.Y(n163));
   NAND2X2M U168 (.A(n164),
	.B(n156),
	.Y(n166));
   NAND2X2M U169 (.A(n168),
	.B(n153),
	.Y(n167));
   NAND2X2M U170 (.A(n170),
	.B(n153),
	.Y(n169));
   NAND2X2M U171 (.A(n168),
	.B(n158),
	.Y(n171));
   NAND2X2M U172 (.A(n170),
	.B(n158),
	.Y(n172));
   NAND2X2M U173 (.A(n168),
	.B(n161),
	.Y(n173));
   NAND2X2M U174 (.A(n170),
	.B(n161),
	.Y(n174));
   NAND2X2M U175 (.A(n168),
	.B(n164),
	.Y(n175));
   NAND2X2M U176 (.A(n170),
	.B(n164),
	.Y(n177));
   NAND2X2M U177 (.A(n153),
	.B(n154),
	.Y(n152));
   INVX2M U178 (.A(WrData[0]),
	.Y(n359));
   INVX2M U179 (.A(WrData[1]),
	.Y(n360));
   INVX2M U180 (.A(WrData[2]),
	.Y(n361));
   INVX2M U181 (.A(WrData[3]),
	.Y(n362));
   INVX2M U182 (.A(WrData[4]),
	.Y(n367));
   INVX2M U183 (.A(WrData[5]),
	.Y(n366));
   INVX2M U184 (.A(WrData[6]),
	.Y(n365));
   AND2X2M U185 (.A(n165),
	.B(n356),
	.Y(n154));
   AND2X2M U186 (.A(n165),
	.B(Address[0]),
	.Y(n156));
   AND2X2M U187 (.A(n176),
	.B(n356),
	.Y(n168));
   AND2X2M U188 (.A(n176),
	.B(Address[0]),
	.Y(n170));
   INVX2M U194 (.A(WrData[7]),
	.Y(n364));
   OAI2BB2X1M U195 (.A0N(REG0[0]),
	.A1N(n152),
	.B0(n152),
	.B1(n359),
	.Y(n187));
   OAI2BB2X1M U196 (.A0N(REG0[1]),
	.A1N(n152),
	.B0(n152),
	.B1(n360),
	.Y(n188));
   OAI2BB2X1M U197 (.A0N(REG0[2]),
	.A1N(n152),
	.B0(n152),
	.B1(n361),
	.Y(n189));
   OAI2BB2X1M U198 (.A0N(REG0[3]),
	.A1N(n152),
	.B0(n152),
	.B1(n362),
	.Y(n190));
   OAI2BB2X1M U199 (.A0N(REG0[4]),
	.A1N(n152),
	.B0(n152),
	.B1(n367),
	.Y(n191));
   OAI2BB2X1M U200 (.A0N(REG0[5]),
	.A1N(n152),
	.B0(n152),
	.B1(n366),
	.Y(n192));
   OAI2BB2X1M U201 (.A0N(REG0[6]),
	.A1N(n152),
	.B0(n152),
	.B1(n365),
	.Y(n193));
   OAI2BB2X1M U202 (.A0N(REG0[7]),
	.A1N(n152),
	.B0(n152),
	.B1(n364),
	.Y(n194));
   OAI2BB2X1M U203 (.A0N(REG2[2]),
	.A1N(n157),
	.B0(n361),
	.B1(n157),
	.Y(n205));
   OAI2BB2X1M U204 (.A0N(REG2[3]),
	.A1N(n157),
	.B0(n362),
	.B1(n157),
	.Y(n206));
   OAI2BB2X1M U205 (.A0N(REG2[4]),
	.A1N(n157),
	.B0(n367),
	.B1(n157),
	.Y(n207));
   OAI2BB2X1M U206 (.A0N(REG2[6]),
	.A1N(n157),
	.B0(n365),
	.B1(n157),
	.Y(n209));
   OAI2BB2X1M U207 (.A0N(REG2[7]),
	.A1N(n157),
	.B0(n364),
	.B1(n157),
	.Y(n210));
   OAI2BB2X1M U208 (.A0N(REG3[0]),
	.A1N(n159),
	.B0(n359),
	.B1(n159),
	.Y(n211));
   OAI2BB2X1M U209 (.A0N(REG3[1]),
	.A1N(n159),
	.B0(n360),
	.B1(n159),
	.Y(n212));
   OAI2BB2X1M U210 (.A0N(REG3[2]),
	.A1N(n159),
	.B0(n361),
	.B1(n159),
	.Y(n213));
   OAI2BB2X1M U211 (.A0N(REG3[4]),
	.A1N(n159),
	.B0(n367),
	.B1(n159),
	.Y(n215));
   OAI2BB2X1M U212 (.A0N(REG3[5]),
	.A1N(n159),
	.B0(n366),
	.B1(n159),
	.Y(n216));
   OAI2BB2X1M U213 (.A0N(REG3[6]),
	.A1N(n159),
	.B0(n365),
	.B1(n159),
	.Y(n217));
   OAI2BB2X1M U214 (.A0N(REG3[7]),
	.A1N(n159),
	.B0(n364),
	.B1(n159),
	.Y(n218));
   OAI2BB2X1M U215 (.A0N(REG1[0]),
	.A1N(n155),
	.B0(n359),
	.B1(n155),
	.Y(n195));
   OAI2BB2X1M U216 (.A0N(REG1[1]),
	.A1N(n155),
	.B0(n360),
	.B1(n155),
	.Y(n196));
   OAI2BB2X1M U217 (.A0N(REG1[2]),
	.A1N(n155),
	.B0(n361),
	.B1(n155),
	.Y(n197));
   OAI2BB2X1M U218 (.A0N(REG1[3]),
	.A1N(n155),
	.B0(n362),
	.B1(n155),
	.Y(n198));
   OAI2BB2X1M U219 (.A0N(REG1[4]),
	.A1N(n155),
	.B0(n367),
	.B1(n155),
	.Y(n199));
   OAI2BB2X1M U220 (.A0N(REG1[5]),
	.A1N(n155),
	.B0(n366),
	.B1(n155),
	.Y(n200));
   OAI2BB2X1M U221 (.A0N(REG1[6]),
	.A1N(n155),
	.B0(n365),
	.B1(n155),
	.Y(n201));
   OAI2BB2X1M U222 (.A0N(REG1[7]),
	.A1N(n155),
	.B0(n364),
	.B1(n155),
	.Y(n202));
   OAI2BB2X1M U223 (.A0N(MEM_8__0_),
	.A1N(n167),
	.B0(n359),
	.B1(n167),
	.Y(n251));
   OAI2BB2X1M U224 (.A0N(MEM_8__1_),
	.A1N(n167),
	.B0(n360),
	.B1(n167),
	.Y(n252));
   OAI2BB2X1M U225 (.A0N(MEM_8__2_),
	.A1N(n167),
	.B0(n361),
	.B1(n167),
	.Y(n253));
   OAI2BB2X1M U226 (.A0N(MEM_8__3_),
	.A1N(n167),
	.B0(n362),
	.B1(n167),
	.Y(n254));
   OAI2BB2X1M U227 (.A0N(MEM_8__4_),
	.A1N(n167),
	.B0(n367),
	.B1(n167),
	.Y(n255));
   OAI2BB2X1M U228 (.A0N(MEM_8__5_),
	.A1N(n167),
	.B0(n366),
	.B1(n167),
	.Y(n256));
   OAI2BB2X1M U229 (.A0N(MEM_8__6_),
	.A1N(n167),
	.B0(n365),
	.B1(n167),
	.Y(n257));
   OAI2BB2X1M U230 (.A0N(MEM_8__7_),
	.A1N(n167),
	.B0(n364),
	.B1(n167),
	.Y(n258));
   OAI2BB2X1M U231 (.A0N(MEM_9__0_),
	.A1N(n169),
	.B0(n359),
	.B1(n169),
	.Y(n259));
   OAI2BB2X1M U232 (.A0N(MEM_9__1_),
	.A1N(n169),
	.B0(n360),
	.B1(n169),
	.Y(n260));
   OAI2BB2X1M U233 (.A0N(MEM_9__2_),
	.A1N(n169),
	.B0(n361),
	.B1(n169),
	.Y(n261));
   OAI2BB2X1M U234 (.A0N(MEM_9__3_),
	.A1N(n169),
	.B0(n362),
	.B1(n169),
	.Y(n262));
   OAI2BB2X1M U235 (.A0N(MEM_9__4_),
	.A1N(n169),
	.B0(n367),
	.B1(n169),
	.Y(n263));
   OAI2BB2X1M U236 (.A0N(MEM_9__5_),
	.A1N(n169),
	.B0(n366),
	.B1(n169),
	.Y(n264));
   OAI2BB2X1M U237 (.A0N(MEM_9__6_),
	.A1N(n169),
	.B0(n365),
	.B1(n169),
	.Y(n265));
   OAI2BB2X1M U238 (.A0N(MEM_9__7_),
	.A1N(n169),
	.B0(n364),
	.B1(n169),
	.Y(n266));
   OAI2BB2X1M U239 (.A0N(MEM_10__0_),
	.A1N(n171),
	.B0(n359),
	.B1(n171),
	.Y(n267));
   OAI2BB2X1M U240 (.A0N(MEM_10__1_),
	.A1N(n171),
	.B0(n360),
	.B1(n171),
	.Y(n268));
   OAI2BB2X1M U241 (.A0N(MEM_10__2_),
	.A1N(n171),
	.B0(n361),
	.B1(n171),
	.Y(n269));
   OAI2BB2X1M U242 (.A0N(MEM_10__3_),
	.A1N(n171),
	.B0(n362),
	.B1(n171),
	.Y(n270));
   OAI2BB2X1M U243 (.A0N(MEM_10__4_),
	.A1N(n171),
	.B0(n367),
	.B1(n171),
	.Y(n271));
   OAI2BB2X1M U244 (.A0N(MEM_10__5_),
	.A1N(n171),
	.B0(n366),
	.B1(n171),
	.Y(n272));
   OAI2BB2X1M U245 (.A0N(MEM_10__6_),
	.A1N(n171),
	.B0(n365),
	.B1(n171),
	.Y(n273));
   OAI2BB2X1M U246 (.A0N(MEM_10__7_),
	.A1N(n171),
	.B0(n364),
	.B1(n171),
	.Y(n274));
   OAI2BB2X1M U247 (.A0N(MEM_11__0_),
	.A1N(n172),
	.B0(n359),
	.B1(n172),
	.Y(n275));
   OAI2BB2X1M U248 (.A0N(MEM_11__1_),
	.A1N(n172),
	.B0(n360),
	.B1(n172),
	.Y(n276));
   OAI2BB2X1M U249 (.A0N(MEM_11__2_),
	.A1N(n172),
	.B0(n361),
	.B1(n172),
	.Y(n277));
   OAI2BB2X1M U250 (.A0N(MEM_11__3_),
	.A1N(n172),
	.B0(n362),
	.B1(n172),
	.Y(n278));
   OAI2BB2X1M U251 (.A0N(MEM_11__4_),
	.A1N(n172),
	.B0(n367),
	.B1(n172),
	.Y(n279));
   OAI2BB2X1M U252 (.A0N(MEM_11__5_),
	.A1N(n172),
	.B0(n366),
	.B1(n172),
	.Y(n280));
   OAI2BB2X1M U253 (.A0N(MEM_11__6_),
	.A1N(n172),
	.B0(n365),
	.B1(n172),
	.Y(n281));
   OAI2BB2X1M U254 (.A0N(MEM_11__7_),
	.A1N(n172),
	.B0(n364),
	.B1(n172),
	.Y(n282));
   OAI2BB2X1M U255 (.A0N(REG2[0]),
	.A1N(n157),
	.B0(n359),
	.B1(n157),
	.Y(n203));
   OAI2BB2X1M U256 (.A0N(REG2[1]),
	.A1N(n157),
	.B0(n360),
	.B1(n157),
	.Y(n204));
   OAI2BB2X1M U257 (.A0N(REG2[5]),
	.A1N(n157),
	.B0(n366),
	.B1(n157),
	.Y(n208));
   OAI2BB2X1M U258 (.A0N(REG3[3]),
	.A1N(n159),
	.B0(n362),
	.B1(n159),
	.Y(n214));
   OAI2BB2X1M U259 (.A0N(MEM_4__0_),
	.A1N(n160),
	.B0(n359),
	.B1(n160),
	.Y(n219));
   OAI2BB2X1M U260 (.A0N(MEM_4__1_),
	.A1N(n160),
	.B0(n360),
	.B1(n160),
	.Y(n220));
   OAI2BB2X1M U261 (.A0N(MEM_4__2_),
	.A1N(n160),
	.B0(n361),
	.B1(n160),
	.Y(n221));
   OAI2BB2X1M U262 (.A0N(MEM_4__3_),
	.A1N(n160),
	.B0(n362),
	.B1(n160),
	.Y(n222));
   OAI2BB2X1M U263 (.A0N(MEM_4__4_),
	.A1N(n160),
	.B0(n367),
	.B1(n160),
	.Y(n223));
   OAI2BB2X1M U264 (.A0N(MEM_4__5_),
	.A1N(n160),
	.B0(n366),
	.B1(n160),
	.Y(n224));
   OAI2BB2X1M U265 (.A0N(MEM_4__6_),
	.A1N(n160),
	.B0(n365),
	.B1(n160),
	.Y(n225));
   OAI2BB2X1M U266 (.A0N(MEM_4__7_),
	.A1N(n160),
	.B0(n364),
	.B1(n160),
	.Y(n226));
   OAI2BB2X1M U267 (.A0N(MEM_5__0_),
	.A1N(n162),
	.B0(n359),
	.B1(n162),
	.Y(n227));
   OAI2BB2X1M U268 (.A0N(MEM_5__1_),
	.A1N(n162),
	.B0(n360),
	.B1(n162),
	.Y(n228));
   OAI2BB2X1M U269 (.A0N(MEM_5__2_),
	.A1N(n162),
	.B0(n361),
	.B1(n162),
	.Y(n229));
   OAI2BB2X1M U270 (.A0N(MEM_5__3_),
	.A1N(n162),
	.B0(n362),
	.B1(n162),
	.Y(n230));
   OAI2BB2X1M U271 (.A0N(MEM_5__4_),
	.A1N(n162),
	.B0(n367),
	.B1(n162),
	.Y(n231));
   OAI2BB2X1M U272 (.A0N(MEM_5__5_),
	.A1N(n162),
	.B0(n366),
	.B1(n162),
	.Y(n232));
   OAI2BB2X1M U273 (.A0N(MEM_5__6_),
	.A1N(n162),
	.B0(n365),
	.B1(n162),
	.Y(n233));
   OAI2BB2X1M U274 (.A0N(MEM_5__7_),
	.A1N(n162),
	.B0(n364),
	.B1(n162),
	.Y(n234));
   OAI2BB2X1M U275 (.A0N(MEM_6__0_),
	.A1N(n163),
	.B0(n359),
	.B1(n163),
	.Y(n235));
   OAI2BB2X1M U276 (.A0N(MEM_6__1_),
	.A1N(n163),
	.B0(n360),
	.B1(n163),
	.Y(n236));
   OAI2BB2X1M U277 (.A0N(MEM_6__2_),
	.A1N(n163),
	.B0(n361),
	.B1(n163),
	.Y(n237));
   OAI2BB2X1M U278 (.A0N(MEM_6__3_),
	.A1N(n163),
	.B0(n362),
	.B1(n163),
	.Y(n238));
   OAI2BB2X1M U279 (.A0N(MEM_6__4_),
	.A1N(n163),
	.B0(n367),
	.B1(n163),
	.Y(n239));
   OAI2BB2X1M U280 (.A0N(MEM_6__5_),
	.A1N(n163),
	.B0(n366),
	.B1(n163),
	.Y(n240));
   OAI2BB2X1M U281 (.A0N(MEM_6__6_),
	.A1N(n163),
	.B0(n365),
	.B1(n163),
	.Y(n241));
   OAI2BB2X1M U282 (.A0N(MEM_6__7_),
	.A1N(n163),
	.B0(n364),
	.B1(n163),
	.Y(n242));
   OAI2BB2X1M U283 (.A0N(MEM_7__0_),
	.A1N(n166),
	.B0(n359),
	.B1(n166),
	.Y(n243));
   OAI2BB2X1M U284 (.A0N(MEM_7__1_),
	.A1N(n166),
	.B0(n360),
	.B1(n166),
	.Y(n244));
   OAI2BB2X1M U285 (.A0N(MEM_7__2_),
	.A1N(n166),
	.B0(n361),
	.B1(n166),
	.Y(n245));
   OAI2BB2X1M U286 (.A0N(MEM_7__3_),
	.A1N(n166),
	.B0(n362),
	.B1(n166),
	.Y(n246));
   OAI2BB2X1M U287 (.A0N(MEM_7__4_),
	.A1N(n166),
	.B0(n367),
	.B1(n166),
	.Y(n247));
   OAI2BB2X1M U288 (.A0N(MEM_7__5_),
	.A1N(n166),
	.B0(n366),
	.B1(n166),
	.Y(n248));
   OAI2BB2X1M U289 (.A0N(MEM_7__6_),
	.A1N(n166),
	.B0(n365),
	.B1(n166),
	.Y(n249));
   OAI2BB2X1M U290 (.A0N(MEM_7__7_),
	.A1N(n166),
	.B0(n364),
	.B1(n166),
	.Y(n250));
   OAI2BB2X1M U291 (.A0N(MEM_12__0_),
	.A1N(n173),
	.B0(n359),
	.B1(n173),
	.Y(n283));
   OAI2BB2X1M U292 (.A0N(MEM_12__1_),
	.A1N(n173),
	.B0(n360),
	.B1(n173),
	.Y(n284));
   OAI2BB2X1M U293 (.A0N(MEM_12__2_),
	.A1N(n173),
	.B0(n361),
	.B1(n173),
	.Y(n285));
   OAI2BB2X1M U294 (.A0N(MEM_12__3_),
	.A1N(n173),
	.B0(n362),
	.B1(n173),
	.Y(n286));
   OAI2BB2X1M U295 (.A0N(MEM_12__4_),
	.A1N(n173),
	.B0(n367),
	.B1(n173),
	.Y(n287));
   OAI2BB2X1M U296 (.A0N(MEM_12__5_),
	.A1N(n173),
	.B0(n366),
	.B1(n173),
	.Y(n288));
   OAI2BB2X1M U297 (.A0N(MEM_12__6_),
	.A1N(n173),
	.B0(n365),
	.B1(n173),
	.Y(n289));
   OAI2BB2X1M U298 (.A0N(MEM_12__7_),
	.A1N(n173),
	.B0(n364),
	.B1(n173),
	.Y(n290));
   OAI2BB2X1M U299 (.A0N(MEM_13__0_),
	.A1N(n174),
	.B0(n359),
	.B1(n174),
	.Y(n291));
   OAI2BB2X1M U300 (.A0N(MEM_13__1_),
	.A1N(n174),
	.B0(n360),
	.B1(n174),
	.Y(n292));
   OAI2BB2X1M U301 (.A0N(MEM_13__2_),
	.A1N(n174),
	.B0(n361),
	.B1(n174),
	.Y(n293));
   OAI2BB2X1M U302 (.A0N(MEM_13__3_),
	.A1N(n174),
	.B0(n362),
	.B1(n174),
	.Y(n294));
   OAI2BB2X1M U303 (.A0N(MEM_13__4_),
	.A1N(n174),
	.B0(n367),
	.B1(n174),
	.Y(n295));
   OAI2BB2X1M U304 (.A0N(MEM_13__5_),
	.A1N(n174),
	.B0(n366),
	.B1(n174),
	.Y(n296));
   OAI2BB2X1M U305 (.A0N(MEM_13__6_),
	.A1N(n174),
	.B0(n365),
	.B1(n174),
	.Y(n297));
   OAI2BB2X1M U306 (.A0N(MEM_13__7_),
	.A1N(n174),
	.B0(n364),
	.B1(n174),
	.Y(n298));
   OAI2BB2X1M U307 (.A0N(MEM_14__0_),
	.A1N(n175),
	.B0(n359),
	.B1(n175),
	.Y(n299));
   OAI2BB2X1M U308 (.A0N(MEM_14__1_),
	.A1N(n175),
	.B0(n360),
	.B1(n175),
	.Y(n300));
   OAI2BB2X1M U309 (.A0N(MEM_14__2_),
	.A1N(n175),
	.B0(n361),
	.B1(n175),
	.Y(n301));
   OAI2BB2X1M U310 (.A0N(test_so1),
	.A1N(n175),
	.B0(n362),
	.B1(n175),
	.Y(n302));
   OAI2BB2X1M U311 (.A0N(MEM_14__4_),
	.A1N(n175),
	.B0(n367),
	.B1(n175),
	.Y(n303));
   OAI2BB2X1M U312 (.A0N(MEM_14__5_),
	.A1N(n175),
	.B0(n366),
	.B1(n175),
	.Y(n304));
   OAI2BB2X1M U313 (.A0N(MEM_14__6_),
	.A1N(n175),
	.B0(n365),
	.B1(n175),
	.Y(n305));
   OAI2BB2X1M U314 (.A0N(MEM_14__7_),
	.A1N(n175),
	.B0(n364),
	.B1(n175),
	.Y(n306));
   OAI2BB2X1M U315 (.A0N(MEM_15__0_),
	.A1N(n177),
	.B0(n359),
	.B1(n177),
	.Y(n307));
   OAI2BB2X1M U316 (.A0N(MEM_15__1_),
	.A1N(n177),
	.B0(n360),
	.B1(n177),
	.Y(n308));
   OAI2BB2X1M U317 (.A0N(MEM_15__2_),
	.A1N(n177),
	.B0(n361),
	.B1(n177),
	.Y(n309));
   OAI2BB2X1M U318 (.A0N(MEM_15__3_),
	.A1N(n177),
	.B0(n362),
	.B1(n177),
	.Y(n310));
   OAI2BB2X1M U319 (.A0N(MEM_15__4_),
	.A1N(n177),
	.B0(n367),
	.B1(n177),
	.Y(n311));
   OAI2BB2X1M U320 (.A0N(MEM_15__5_),
	.A1N(n177),
	.B0(n366),
	.B1(n177),
	.Y(n312));
   OAI2BB2X1M U321 (.A0N(MEM_15__6_),
	.A1N(n177),
	.B0(n365),
	.B1(n177),
	.Y(n313));
   OAI2BB2X1M U322 (.A0N(MEM_15__7_),
	.A1N(n177),
	.B0(n364),
	.B1(n177),
	.Y(n314));
   NOR2BX2M U323 (.AN(n150),
	.B(Address[3]),
	.Y(n165));
   MX4X1M U324 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[1]),
	.C(REG2[1]),
	.B(REG1[1]),
	.A(REG0[1]),
	.Y(n146));
   MX4X1M U325 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__0_),
	.C(MEM_6__0_),
	.B(MEM_5__0_),
	.A(MEM_4__0_),
	.Y(n141));
   MX4X1M U326 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__1_),
	.C(MEM_6__1_),
	.B(MEM_5__1_),
	.A(MEM_4__1_),
	.Y(n145));
   MX4X1M U327 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__2_),
	.C(MEM_6__2_),
	.B(MEM_5__2_),
	.A(MEM_4__2_),
	.Y(n149));
   MX4X1M U328 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__3_),
	.C(MEM_6__3_),
	.B(MEM_5__3_),
	.A(MEM_4__3_),
	.Y(n318));
   MX4X1M U329 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__4_),
	.C(MEM_6__4_),
	.B(MEM_5__4_),
	.A(MEM_4__4_),
	.Y(n322));
   MX4X1M U330 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__5_),
	.C(MEM_6__5_),
	.B(MEM_5__5_),
	.A(MEM_4__5_),
	.Y(n326));
   MX4X1M U331 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__6_),
	.C(MEM_6__6_),
	.B(MEM_5__6_),
	.A(MEM_4__6_),
	.Y(n330));
   MX4X1M U332 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_7__7_),
	.C(MEM_6__7_),
	.B(MEM_5__7_),
	.A(MEM_4__7_),
	.Y(n334));
   MX4X1M U333 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__0_),
	.C(MEM_14__0_),
	.B(MEM_13__0_),
	.A(MEM_12__0_),
	.Y(n139));
   MX4X1M U334 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__2_),
	.C(MEM_14__2_),
	.B(MEM_13__2_),
	.A(MEM_12__2_),
	.Y(n147));
   MX4X1M U335 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__3_),
	.C(test_so1),
	.B(MEM_13__3_),
	.A(MEM_12__3_),
	.Y(n316));
   MX4X1M U336 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__4_),
	.C(MEM_14__4_),
	.B(MEM_13__4_),
	.A(MEM_12__4_),
	.Y(n320));
   MX4X1M U337 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__5_),
	.C(MEM_14__5_),
	.B(MEM_13__5_),
	.A(MEM_12__5_),
	.Y(n324));
   MX4X1M U338 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__6_),
	.C(MEM_14__6_),
	.B(MEM_13__6_),
	.A(MEM_12__6_),
	.Y(n328));
   MX4X1M U339 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__7_),
	.C(MEM_14__7_),
	.B(MEM_13__7_),
	.A(MEM_12__7_),
	.Y(n332));
   AND2X2M U340 (.A(Address[3]),
	.B(n150),
	.Y(n176));
   AO22X1M U341 (.A0(N43),
	.A1(n358),
	.B0(RdData[0]),
	.B1(n151),
	.Y(n179));
   MX4X1M U342 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n139),
	.C(n141),
	.B(n140),
	.A(n142),
	.Y(N43));
   MX4X1M U343 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[0]),
	.C(REG2[0]),
	.B(REG1[0]),
	.A(REG0[0]),
	.Y(n142));
   MX4X1M U344 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__0_),
	.C(MEM_10__0_),
	.B(MEM_9__0_),
	.A(MEM_8__0_),
	.Y(n140));
   AO22X1M U345 (.A0(N42),
	.A1(n358),
	.B0(RdData[1]),
	.B1(n151),
	.Y(n180));
   MX4X1M U346 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n143),
	.C(n145),
	.B(n144),
	.A(n146),
	.Y(N42));
   MX4X1M U347 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__1_),
	.C(MEM_10__1_),
	.B(MEM_9__1_),
	.A(MEM_8__1_),
	.Y(n144));
   MX4X1M U348 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_15__1_),
	.C(MEM_14__1_),
	.B(MEM_13__1_),
	.A(MEM_12__1_),
	.Y(n143));
   AO22X1M U349 (.A0(N41),
	.A1(n358),
	.B0(RdData[2]),
	.B1(n151),
	.Y(n181));
   MX4X1M U350 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n147),
	.C(n149),
	.B(n148),
	.A(n315),
	.Y(N41));
   MX4X1M U351 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[2]),
	.C(REG2[2]),
	.B(REG1[2]),
	.A(REG0[2]),
	.Y(n315));
   MX4X1M U352 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__2_),
	.C(MEM_10__2_),
	.B(MEM_9__2_),
	.A(MEM_8__2_),
	.Y(n148));
   AO22X1M U353 (.A0(N40),
	.A1(n358),
	.B0(RdData[3]),
	.B1(n151),
	.Y(n182));
   MX4X1M U354 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n316),
	.C(n318),
	.B(n317),
	.A(n319),
	.Y(N40));
   MX4X1M U355 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[3]),
	.C(REG2[3]),
	.B(REG1[3]),
	.A(REG0[3]),
	.Y(n319));
   MX4X1M U356 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__3_),
	.C(MEM_10__3_),
	.B(MEM_9__3_),
	.A(MEM_8__3_),
	.Y(n317));
   AO22X1M U357 (.A0(N39),
	.A1(n358),
	.B0(RdData[4]),
	.B1(n151),
	.Y(n183));
   MX4X1M U358 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n320),
	.C(n322),
	.B(n321),
	.A(n323),
	.Y(N39));
   MX4X1M U359 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[4]),
	.C(REG2[4]),
	.B(REG1[4]),
	.A(REG0[4]),
	.Y(n323));
   MX4X1M U360 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__4_),
	.C(MEM_10__4_),
	.B(MEM_9__4_),
	.A(MEM_8__4_),
	.Y(n321));
   AO22X1M U361 (.A0(N38),
	.A1(n358),
	.B0(RdData[5]),
	.B1(n151),
	.Y(n184));
   MX4X1M U362 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n324),
	.C(n326),
	.B(n325),
	.A(n327),
	.Y(N38));
   MX4X1M U363 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[5]),
	.C(REG2[5]),
	.B(REG1[5]),
	.A(REG0[5]),
	.Y(n327));
   MX4X1M U364 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__5_),
	.C(MEM_10__5_),
	.B(MEM_9__5_),
	.A(MEM_8__5_),
	.Y(n325));
   AO22X1M U365 (.A0(N37),
	.A1(n358),
	.B0(RdData[6]),
	.B1(n151),
	.Y(n185));
   MX4X1M U366 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n328),
	.C(n330),
	.B(n329),
	.A(n331),
	.Y(N37));
   MX4X1M U367 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[6]),
	.C(REG2[6]),
	.B(REG1[6]),
	.A(REG0[6]),
	.Y(n331));
   MX4X1M U368 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__6_),
	.C(MEM_10__6_),
	.B(MEM_9__6_),
	.A(MEM_8__6_),
	.Y(n329));
   AO22X1M U369 (.A0(N36),
	.A1(n358),
	.B0(RdData[7]),
	.B1(n151),
	.Y(n186));
   MX4X1M U370 (.S1(Address[2]),
	.S0(Address[3]),
	.D(n332),
	.C(n334),
	.B(n333),
	.A(n335),
	.Y(N36));
   MX4X1M U371 (.S1(Address[1]),
	.S0(Address[0]),
	.D(REG3[7]),
	.C(REG2[7]),
	.B(REG1[7]),
	.A(REG0[7]),
	.Y(n335));
   MX4X1M U372 (.S1(Address[1]),
	.S0(Address[0]),
	.D(MEM_11__7_),
	.C(MEM_10__7_),
	.B(MEM_9__7_),
	.A(MEM_8__7_),
	.Y(n333));
   INVX2M U373 (.A(Address[0]),
	.Y(n356));
   INVX2M U374 (.A(Address[1]),
	.Y(n357));
   AO21XLM U375 (.A0(RdData_Valid),
	.A1(n150),
	.B0(n358),
	.Y(n178));
   AND2X2M U376 (.A(Address[2]),
	.B(n357),
	.Y(n161));
   AND2X2M U377 (.A(Address[2]),
	.B(Address[1]),
	.Y(n164));
endmodule

module ClkDiv_test_1 (
	i_ref_clk, 
	i_rst_n, 
	i_clk_en, 
	i_div_ratio, 
	o_div_clk, 
	test_si, 
	test_se, 
	p1, 
	TX_CLK__SKEWGRP1__MMExc_0_NET);
   input i_ref_clk;
   input i_rst_n;
   input i_clk_en;
   input [3:0] i_div_ratio;
   output o_div_clk;
   input test_si;
   input test_se;
   input p1;
   input TX_CLK__SKEWGRP1__MMExc_0_NET;

   // Internal wires
   wire LTIE_LTIELO_NET;
   wire N5;
   wire N6;
   wire N7;
   wire N8;
   wire N12;
   wire Flag;
   wire N24;
   wire N25;
   wire N26;
   wire N27;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire [3:0] counter;

   TIELOM LTIE_LTIELO (.Y(LTIE_LTIELO_NET));
   SDFFRHQX4M o_div_clk_reg (.SI(n19),
	.SE(test_se),
	.D(n33),
	.CK(i_ref_clk),
	.RN(i_rst_n),
	.Q(o_div_clk));
   SDFFRQX2M counter_reg_3_ (.SI(n18),
	.SE(test_se),
	.D(N27),
	.CK(i_ref_clk),
	.RN(i_rst_n),
	.Q(counter[3]));
   SDFFRQX2M Flag_reg (.SI(test_si),
	.SE(p1),
	.D(n34),
	.CK(i_ref_clk),
	.RN(i_rst_n),
	.Q(Flag));
   SDFFRQX2M counter_reg_1_ (.SI(counter[0]),
	.SE(p1),
	.D(N25),
	.CK(i_ref_clk),
	.RN(i_rst_n),
	.Q(counter[1]));
   SDFFRQX2M counter_reg_2_ (.SI(counter[1]),
	.SE(test_se),
	.D(N26),
	.CK(i_ref_clk),
	.RN(i_rst_n),
	.Q(counter[2]));
   SDFFRQX2M counter_reg_0_ (.SI(Flag),
	.SE(p1),
	.D(N24),
	.CK(i_ref_clk),
	.RN(i_rst_n),
	.Q(counter[0]));
   INVX2M U5 (.A(N8),
	.Y(n17));
   INVX2M U6 (.A(n29),
	.Y(n14));
   OAI22X1M U11 (.A0(n25),
	.A1(n16),
	.B0(LTIE_LTIELO_NET),
	.B1(n23),
	.Y(n34));
   NOR3X2M U12 (.A(LTIE_LTIELO_NET),
	.B(n20),
	.C(n17),
	.Y(n25));
   XNOR2X2M U13 (.A(i_div_ratio[1]),
	.B(counter[0]),
	.Y(n3));
   OAI33X2M U14 (.A0(LTIE_LTIELO_NET),
	.A1(i_div_ratio[0]),
	.A2(n17),
	.B0(LTIE_LTIELO_NET),
	.B1(n32),
	.B2(n20),
	.Y(n29));
   AOI22X1M U15 (.A0(N12),
	.A1(n16),
	.B0(Flag),
	.B1(N8),
	.Y(n32));
   OAI32X1M U16 (.A0(n18),
	.A1(counter[3]),
	.A2(n27),
	.B0(n28),
	.B1(n19),
	.Y(N27));
   INVX2M U17 (.A(counter[3]),
	.Y(n19));
   OA21X2M U18 (.A0(n29),
	.A1(counter[2]),
	.B0(n30),
	.Y(n28));
   XNOR2X2M U19 (.A(i_div_ratio[2]),
	.B(i_div_ratio[1]),
	.Y(N5));
   NAND2BX2M U20 (.AN(N7),
	.B(n26),
	.Y(N6));
   OAI21X2M U21 (.A0(i_div_ratio[2]),
	.A1(i_div_ratio[1]),
	.B0(i_div_ratio[3]),
	.Y(n26));
   NOR2X2M U22 (.A(n29),
	.B(counter[0]),
	.Y(N24));
   NAND3X2M U23 (.A(i_div_ratio[0]),
	.B(n16),
	.C(N12),
	.Y(n23));
   OAI22X1M U24 (.A0(n30),
	.A1(n18),
	.B0(counter[2]),
	.B1(n27),
	.Y(N26));
   AOI2B1X1M U25 (.A0(n14),
	.A1N(counter[1]),
	.B0(N24),
	.Y(n30));
   NOR2X2M U26 (.A(n31),
	.B(n29),
	.Y(N25));
   XNOR2X2M U27 (.A(counter[0]),
	.B(counter[1]),
	.Y(n31));
   NAND3X2M U28 (.A(counter[0]),
	.B(n14),
	.C(counter[1]),
	.Y(n27));
   INVX2M U29 (.A(Flag),
	.Y(n16));
   INVX2M U30 (.A(counter[2]),
	.Y(n18));
   CLKXOR2X2M U31 (.A(TX_CLK__SKEWGRP1__MMExc_0_NET),
	.B(n22),
	.Y(n33));
   AOI21X2M U32 (.A0(n23),
	.A1(n24),
	.B0(LTIE_LTIELO_NET),
	.Y(n22));
   OAI21X2M U33 (.A0(Flag),
	.A1(n20),
	.B0(N8),
	.Y(n24));
   NOR3X2M U34 (.A(i_div_ratio[3]),
	.B(i_div_ratio[1]),
	.C(i_div_ratio[2]),
	.Y(N7));
   INVX2M U35 (.A(i_div_ratio[0]),
	.Y(n20));
   XNOR2X1M U37 (.A(N6),
	.B(counter[2]),
	.Y(n2));
   XNOR2X1M U38 (.A(N5),
	.B(counter[1]),
	.Y(n1));
   CLKNAND2X2M U39 (.A(n2),
	.B(n1),
	.Y(n4));
   NOR4X1M U40 (.A(n4),
	.B(n3),
	.C(N7),
	.D(counter[3]),
	.Y(N8));
   CLKXOR2X2M U41 (.A(i_div_ratio[2]),
	.B(counter[1]),
	.Y(n7));
   CLKXOR2X2M U42 (.A(i_div_ratio[1]),
	.B(counter[0]),
	.Y(n6));
   CLKXOR2X2M U43 (.A(i_div_ratio[3]),
	.B(counter[2]),
	.Y(n5));
   NOR4X1M U44 (.A(counter[3]),
	.B(n7),
	.C(n6),
	.D(n5),
	.Y(N12));
endmodule

module Clock_Gating (
	CLK_EN, 
	CLK, 
	GATED_CLK);
   input CLK_EN;
   input CLK;
   output GATED_CLK;

   TLATNCAX20M TLATNCAX8M_I0 (.E(CLK_EN),
	.CK(CLK),
	.ECK(GATED_CLK));
endmodule

module BIT_SYNC_test_1 (
	ASYNC, 
	CLK, 
	RST, 
	SYNC, 
	test_si, 
	test_so, 
	test_se, 
	p1);
   input [0:0] ASYNC;
   input CLK;
   input RST;
   output [0:0] SYNC;
   input test_si;
   output test_so;
   input test_se;
   input p1;

   SDFFRQX2M SYNC_reg_0_ (.SI(test_si),
	.SE(test_se),
	.D(test_so),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC[0]));
   SDFFRQX2M Sync_flops_reg_0__0_ (.SI(SYNC[0]),
	.SE(p1),
	.D(ASYNC[0]),
	.CK(CLK),
	.RN(RST),
	.Q(test_so));
endmodule

module Multi_Flip_Flop_test_0 (
	ASYNC, 
	CLK, 
	RST, 
	SYNC, 
	test_si, 
	test_so, 
	test_se);
   input [0:0] ASYNC;
   input CLK;
   input RST;
   output [0:0] SYNC;
   input test_si;
   output test_so;
   input test_se;

   SDFFRQX2M SYNC_reg_0_ (.SI(test_si),
	.SE(test_se),
	.D(test_so),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC[0]));
   SDFFRQX2M Sync_flops_reg_0__0_ (.SI(SYNC[0]),
	.SE(test_se),
	.D(ASYNC[0]),
	.CK(CLK),
	.RN(RST),
	.Q(test_so));
endmodule

module DATA_SYNC_test_0 (
	Unsync_bus, 
	bus_enable, 
	CLK, 
	RST, 
	sync_bus, 
	enable_pulse, 
	test_si, 
	test_se, 
	CLK1_fun_scan__L8_N3);
   input [7:0] Unsync_bus;
   input bus_enable;
   input CLK;
   input RST;
   output [7:0] sync_bus;
   output enable_pulse;
   input test_si;
   input test_se;
   input CLK1_fun_scan__L8_N3;

   // Internal wires
   wire pulse_Gen_Q;
   wire Sync_enable;
   wire n12;
   wire n11;
   wire n13;
   wire [7:0] mux_out;

   SDFFRQX2M pulse_Gen_Q_reg (.SI(enable_pulse),
	.SE(test_se),
	.D(Sync_enable),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(pulse_Gen_Q));
   SDFFRQX2M sync_bus_reg_7_ (.SI(sync_bus[6]),
	.SE(test_se),
	.D(mux_out[7]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(sync_bus[7]));
   SDFFRQX2M sync_bus_reg_3_ (.SI(sync_bus[2]),
	.SE(test_se),
	.D(mux_out[3]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(sync_bus[3]));
   SDFFRQX2M sync_bus_reg_5_ (.SI(sync_bus[4]),
	.SE(test_se),
	.D(mux_out[5]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[5]));
   SDFFRQX2M sync_bus_reg_6_ (.SI(sync_bus[5]),
	.SE(test_se),
	.D(mux_out[6]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[6]));
   SDFFRQX2M sync_bus_reg_0_ (.SI(pulse_Gen_Q),
	.SE(test_se),
	.D(mux_out[0]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(sync_bus[0]));
   SDFFRQX2M sync_bus_reg_1_ (.SI(sync_bus[0]),
	.SE(test_se),
	.D(mux_out[1]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(sync_bus[1]));
   SDFFRQX2M sync_bus_reg_4_ (.SI(sync_bus[3]),
	.SE(test_se),
	.D(mux_out[4]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[4]));
   SDFFRQX2M sync_bus_reg_2_ (.SI(sync_bus[1]),
	.SE(test_se),
	.D(mux_out[2]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(sync_bus[2]));
   SDFFRQX2M enable_pulse_reg (.SI(n13),
	.SE(test_se),
	.D(n11),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(enable_pulse));
   INVX2M U13 (.A(n12),
	.Y(n11));
   NAND2BX2M U14 (.AN(pulse_Gen_Q),
	.B(Sync_enable),
	.Y(n12));
   AO22X1M U15 (.A0(Unsync_bus[0]),
	.A1(n11),
	.B0(sync_bus[0]),
	.B1(n12),
	.Y(mux_out[0]));
   AO22X1M U16 (.A0(Unsync_bus[1]),
	.A1(n11),
	.B0(sync_bus[1]),
	.B1(n12),
	.Y(mux_out[1]));
   AO22X1M U17 (.A0(Unsync_bus[2]),
	.A1(n11),
	.B0(sync_bus[2]),
	.B1(n12),
	.Y(mux_out[2]));
   AO22X1M U18 (.A0(Unsync_bus[3]),
	.A1(n11),
	.B0(sync_bus[3]),
	.B1(n12),
	.Y(mux_out[3]));
   AO22X1M U19 (.A0(Unsync_bus[4]),
	.A1(n11),
	.B0(sync_bus[4]),
	.B1(n12),
	.Y(mux_out[4]));
   AO22X1M U20 (.A0(Unsync_bus[5]),
	.A1(n11),
	.B0(sync_bus[5]),
	.B1(n12),
	.Y(mux_out[5]));
   AO22X1M U21 (.A0(Unsync_bus[6]),
	.A1(n11),
	.B0(sync_bus[6]),
	.B1(n12),
	.Y(mux_out[6]));
   AO22X1M U22 (.A0(Unsync_bus[7]),
	.A1(n11),
	.B0(sync_bus[7]),
	.B1(n12),
	.Y(mux_out[7]));
   Multi_Flip_Flop_test_0 MultiFlipFlop (.ASYNC(bus_enable),
	.CLK(CLK1_fun_scan__L8_N3),
	.RST(RST),
	.SYNC(Sync_enable),
	.test_si(test_si),
	.test_so(n13),
	.test_se(test_se));
endmodule

module Multi_Flip_Flop_test_1 (
	ASYNC, 
	CLK, 
	RST, 
	SYNC, 
	test_si, 
	test_so, 
	test_se, 
	p1);
   input [0:0] ASYNC;
   input CLK;
   input RST;
   output [0:0] SYNC;
   input test_si;
   output test_so;
   input test_se;
   input p1;

   SDFFRQX2M SYNC_reg_0_ (.SI(test_si),
	.SE(p1),
	.D(test_so),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC[0]));
   SDFFRQX2M Sync_flops_reg_0__0_ (.SI(SYNC[0]),
	.SE(test_se),
	.D(ASYNC[0]),
	.CK(CLK),
	.RN(RST),
	.Q(test_so));
endmodule

module DATA_SYNC_test_1 (
	Unsync_bus, 
	bus_enable, 
	CLK, 
	RST, 
	sync_bus, 
	enable_pulse, 
	test_si, 
	test_se, 
	p1);
   input [7:0] Unsync_bus;
   input bus_enable;
   input CLK;
   input RST;
   output [7:0] sync_bus;
   output enable_pulse;
   input test_si;
   input test_se;
   input p1;

   // Internal wires
   wire pulse_Gen_Q;
   wire Sync_enable;
   wire n11;
   wire n13;
   wire n24;
   wire [7:0] mux_out;

   SDFFRQX2M pulse_Gen_Q_reg (.SI(enable_pulse),
	.SE(p1),
	.D(Sync_enable),
	.CK(CLK),
	.RN(RST),
	.Q(pulse_Gen_Q));
   SDFFRQX2M sync_bus_reg_7_ (.SI(sync_bus[6]),
	.SE(test_se),
	.D(mux_out[7]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[7]));
   SDFFRQX2M sync_bus_reg_6_ (.SI(sync_bus[5]),
	.SE(test_se),
	.D(mux_out[6]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[6]));
   SDFFRQX2M sync_bus_reg_5_ (.SI(sync_bus[4]),
	.SE(test_se),
	.D(mux_out[5]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[5]));
   SDFFRQX2M sync_bus_reg_4_ (.SI(sync_bus[3]),
	.SE(test_se),
	.D(mux_out[4]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[4]));
   SDFFRQX2M sync_bus_reg_3_ (.SI(sync_bus[2]),
	.SE(test_se),
	.D(mux_out[3]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[3]));
   SDFFRQX2M sync_bus_reg_2_ (.SI(sync_bus[1]),
	.SE(test_se),
	.D(mux_out[2]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[2]));
   SDFFRQX2M sync_bus_reg_1_ (.SI(sync_bus[0]),
	.SE(test_se),
	.D(mux_out[1]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[1]));
   SDFFRQX2M sync_bus_reg_0_ (.SI(pulse_Gen_Q),
	.SE(test_se),
	.D(mux_out[0]),
	.CK(CLK),
	.RN(RST),
	.Q(sync_bus[0]));
   SDFFRQX2M enable_pulse_reg (.SI(n24),
	.SE(test_se),
	.D(n11),
	.CK(CLK),
	.RN(RST),
	.Q(enable_pulse));
   INVX2M U13 (.A(n13),
	.Y(n11));
   NAND2BX2M U14 (.AN(pulse_Gen_Q),
	.B(Sync_enable),
	.Y(n13));
   AO22X1M U15 (.A0(Unsync_bus[0]),
	.A1(n11),
	.B0(sync_bus[0]),
	.B1(n13),
	.Y(mux_out[0]));
   AO22X1M U16 (.A0(Unsync_bus[1]),
	.A1(n11),
	.B0(sync_bus[1]),
	.B1(n13),
	.Y(mux_out[1]));
   AO22X1M U17 (.A0(Unsync_bus[2]),
	.A1(n11),
	.B0(sync_bus[2]),
	.B1(n13),
	.Y(mux_out[2]));
   AO22X1M U18 (.A0(Unsync_bus[3]),
	.A1(n11),
	.B0(sync_bus[3]),
	.B1(n13),
	.Y(mux_out[3]));
   AO22X1M U19 (.A0(Unsync_bus[4]),
	.A1(n11),
	.B0(sync_bus[4]),
	.B1(n13),
	.Y(mux_out[4]));
   AO22X1M U20 (.A0(Unsync_bus[5]),
	.A1(n11),
	.B0(sync_bus[5]),
	.B1(n13),
	.Y(mux_out[5]));
   AO22X1M U21 (.A0(Unsync_bus[6]),
	.A1(n11),
	.B0(sync_bus[6]),
	.B1(n13),
	.Y(mux_out[6]));
   AO22X1M U22 (.A0(Unsync_bus[7]),
	.A1(n11),
	.B0(sync_bus[7]),
	.B1(n13),
	.Y(mux_out[7]));
   Multi_Flip_Flop_test_1 MultiFlipFlop (.ASYNC(bus_enable),
	.CLK(CLK),
	.RST(RST),
	.SYNC(Sync_enable),
	.test_si(test_si),
	.test_so(n24),
	.test_se(test_se),
	.p1(p1));
endmodule

module RST_SYNC_test_0 (
	RST, 
	CLK, 
	SYNC_RST, 
	test_si, 
	test_so, 
	test_se);
   input RST;
   input CLK;
   output SYNC_RST;
   input test_si;
   output test_so;
   input test_se;

   // Internal wires
   wire HTIE_LTIEHI_NET;

   TIEHIM HTIE_LTIEHI (.Y(HTIE_LTIEHI_NET));
   SDFFRQX2M Sync_flops_reg_0_ (.SI(SYNC_RST),
	.SE(test_se),
	.D(HTIE_LTIEHI_NET),
	.CK(CLK),
	.RN(RST),
	.Q(test_so));
   SDFFRQX1M SYNC_RST_reg (.SI(test_si),
	.SE(test_se),
	.D(test_so),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC_RST));
endmodule

module RST_SYNC_test_1 (
	RST, 
	CLK, 
	SYNC_RST, 
	test_si, 
	test_so, 
	test_se);
   input RST;
   input CLK;
   output SYNC_RST;
   input test_si;
   output test_so;
   input test_se;

   // Internal wires
   wire HTIE_LTIEHI_NET;

   TIEHIM HTIE_LTIEHI (.Y(HTIE_LTIEHI_NET));
   SDFFRQX2M Sync_flops_reg_0_ (.SI(SYNC_RST),
	.SE(test_se),
	.D(HTIE_LTIEHI_NET),
	.CK(CLK),
	.RN(RST),
	.Q(test_so));
   SDFFRQX1M SYNC_RST_reg (.SI(test_si),
	.SE(test_se),
	.D(test_so),
	.CK(CLK),
	.RN(RST),
	.Q(SYNC_RST));
endmodule

module SYS_CTRL_RX_test_1 (
	RX_P_DATA, 
	RX_D_VLD, 
	CLK, 
	RST, 
	EN, 
	ALU_FUN, 
	CLK_EN, 
	Address, 
	WrEn, 
	RdEn, 
	WrData, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	p3, 
	CLK1_fun_scan__L8_N3, 
	CLK1_fun_scan__L8_N2);
   input [7:0] RX_P_DATA;
   input RX_D_VLD;
   input CLK;
   input RST;
   output EN;
   output [3:0] ALU_FUN;
   output CLK_EN;
   output [3:0] Address;
   output WrEn;
   output RdEn;
   output [7:0] WrData;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   input p3;
   input CLK1_fun_scan__L8_N3;
   input CLK1_fun_scan__L8_N2;

   // Internal wires
   wire FE_RN_4;
   wire FE_RN_2;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire [3:0] current_state;
   wire [3:0] next_state;

   BUFX8M FE_OFC27_Address_0_ (.A(FE_RN_4),
	.Y(Address[0]));
   CLKBUFX6M FE_OFC26_Address_1_ (.A(FE_RN_2),
	.Y(Address[1]));
   SDFFRQX2M Address_reg_2_ (.SI(Address[1]),
	.SE(p2),
	.D(n70),
	.CK(CLK),
	.RN(RST),
	.Q(Address[2]));
   SDFFRQX2M Address_reg_3_ (.SI(Address[2]),
	.SE(p2),
	.D(n71),
	.CK(CLK),
	.RN(RST),
	.Q(Address[3]));
   SDFFRQX2M Address_reg_1_ (.SI(Address[0]),
	.SE(p2),
	.D(n69),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(RST),
	.Q(FE_RN_2));
   SDFFRQX2M ALU_FUN_reg_3_ (.SI(ALU_FUN[2]),
	.SE(test_se),
	.D(n67),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(ALU_FUN[3]));
   SDFFRQX2M Address_reg_0_ (.SI(ALU_FUN[3]),
	.SE(test_se),
	.D(n68),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(FE_RN_4));
   SDFFRQX2M current_state_reg_0_ (.SI(Address[3]),
	.SE(test_se),
	.D(next_state[0]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(current_state[0]));
   SDFFRQX2M current_state_reg_3_ (.SI(n20),
	.SE(p1),
	.D(next_state[3]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(current_state[3]));
   SDFFRQX2M ALU_FUN_reg_1_ (.SI(ALU_FUN[0]),
	.SE(test_se),
	.D(n65),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p3),
	.Q(ALU_FUN[1]));
   SDFFRQX2M current_state_reg_1_ (.SI(n18),
	.SE(p1),
	.D(next_state[1]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(current_state[1]));
   SDFFRQX2M ALU_FUN_reg_0_ (.SI(test_si),
	.SE(test_se),
	.D(n64),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(ALU_FUN[0]));
   SDFFRQX2M current_state_reg_2_ (.SI(n19),
	.SE(p1),
	.D(next_state[2]),
	.CK(CLK1_fun_scan__L8_N3),
	.RN(p3),
	.Q(current_state[2]));
   SDFFRQX2M ALU_FUN_reg_2_ (.SI(ALU_FUN[1]),
	.SE(test_se),
	.D(n66),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(p3),
	.Q(ALU_FUN[2]));
   NOR3X2M U15 (.A(current_state[0]),
	.B(current_state[2]),
	.C(test_so),
	.Y(EN));
   NOR2X2M U16 (.A(n36),
	.B(n14),
	.Y(n63));
   INVX2M U17 (.A(WrEn),
	.Y(n13));
   NOR2X2M U18 (.A(n58),
	.B(n36),
	.Y(n61));
   INVX2M U19 (.A(n57),
	.Y(n16));
   INVX2M U20 (.A(n58),
	.Y(n17));
   NOR2X2M U21 (.A(n63),
	.B(n46),
	.Y(WrData[0]));
   NOR2X2M U22 (.A(n63),
	.B(n59),
	.Y(WrData[1]));
   NOR2X2M U23 (.A(n63),
	.B(n37),
	.Y(WrData[2]));
   NOR2X2M U24 (.A(n63),
	.B(n54),
	.Y(WrData[3]));
   NOR2X2M U25 (.A(n56),
	.B(n20),
	.Y(RdEn));
   NOR2X2M U26 (.A(n22),
	.B(n63),
	.Y(WrEn));
   NAND2X2M U27 (.A(n49),
	.B(n43),
	.Y(n36));
   NOR2X2M U28 (.A(n26),
	.B(n13),
	.Y(WrData[4]));
   NOR2X2M U29 (.A(n25),
	.B(n13),
	.Y(WrData[5]));
   NOR2X2M U30 (.A(n24),
	.B(n13),
	.Y(WrData[6]));
   NAND3X2M U31 (.A(n19),
	.B(test_so),
	.C(n18),
	.Y(n56));
   INVX2M U32 (.A(n47),
	.Y(n14));
   NAND2X2M U33 (.A(n48),
	.B(n35),
	.Y(n58));
   NAND3X2M U34 (.A(n19),
	.B(n20),
	.C(n62),
	.Y(n48));
   NAND2X2M U35 (.A(n29),
	.B(n31),
	.Y(n57));
   INVX2M U36 (.A(n46),
	.Y(n23));
   AND2X2M U37 (.A(n38),
	.B(n39),
	.Y(n32));
   OR3X2M U38 (.A(n36),
	.B(EN),
	.C(n57),
	.Y(CLK_EN));
   INVX2M U39 (.A(n49),
	.Y(n15));
   NOR2X2M U40 (.A(n18),
	.B(current_state[3]),
	.Y(n62));
   NOR2BX2M U41 (.AN(RX_P_DATA[7]),
	.B(n13),
	.Y(WrData[7]));
   NAND2X2M U42 (.A(n14),
	.B(current_state[2]),
	.Y(n43));
   NAND3X2M U43 (.A(n62),
	.B(n19),
	.C(current_state[2]),
	.Y(n49));
   INVX2M U44 (.A(current_state[2]),
	.Y(n20));
   INVX2M U45 (.A(RX_D_VLD),
	.Y(n22));
   INVX2M U46 (.A(current_state[1]),
	.Y(n19));
   NAND3X2M U47 (.A(n18),
	.B(test_so),
	.C(current_state[1]),
	.Y(n47));
   INVX2M U48 (.A(current_state[3]),
	.Y(test_so));
   INVX2M U49 (.A(current_state[0]),
	.Y(n18));
   NOR4X1M U50 (.A(n25),
	.B(n27),
	.C(RX_P_DATA[2]),
	.D(RX_P_DATA[6]),
	.Y(n44));
   NOR3X2M U51 (.A(RX_P_DATA[1]),
	.B(RX_P_DATA[5]),
	.C(n24),
	.Y(n39));
   NAND4X2M U52 (.A(current_state[3]),
	.B(current_state[0]),
	.C(n19),
	.D(n20),
	.Y(n31));
   OAI211X2M U53 (.A0(n17),
	.A1(n28),
	.B0(n43),
	.C0(n60),
	.Y(n68));
   NAND2X2M U54 (.A(Address[0]),
	.B(n61),
	.Y(n60));
   OAI211X2M U55 (.A0(n22),
	.A1(n29),
	.B0(n30),
	.C0(n31),
	.Y(next_state[3]));
   NAND4X2M U56 (.A(RX_P_DATA[4]),
	.B(RX_P_DATA[2]),
	.C(n23),
	.D(n32),
	.Y(n30));
   OAI211X2M U57 (.A0(n22),
	.A1(n43),
	.B0(n50),
	.C0(n51),
	.Y(next_state[0]));
   NAND4X2M U58 (.A(n45),
	.B(n52),
	.C(RX_P_DATA[7]),
	.D(n53),
	.Y(n51));
   OAI31X1M U59 (.A0(n57),
	.A1(n15),
	.A2(n58),
	.B0(n22),
	.Y(n50));
   NOR2X2M U60 (.A(n54),
	.B(n55),
	.Y(n53));
   OAI211X2M U61 (.A0(RX_D_VLD),
	.A1(n29),
	.B0(n33),
	.C0(n34),
	.Y(next_state[2]));
   AOI2BB1X2M U62 (.A0N(n35),
	.A1N(n22),
	.B0(n36),
	.Y(n34));
   NAND4BX1M U63 (.AN(n37),
	.B(n32),
	.C(n28),
	.D(n26),
	.Y(n33));
   NAND3X2M U64 (.A(current_state[1]),
	.B(n62),
	.C(current_state[2]),
	.Y(n29));
   NAND2X2M U65 (.A(RX_P_DATA[3]),
	.B(RX_D_VLD),
	.Y(n54));
   NAND2X2M U66 (.A(RX_P_DATA[0]),
	.B(RX_D_VLD),
	.Y(n46));
   NOR2X2M U67 (.A(n56),
	.B(current_state[2]),
	.Y(n45));
   NAND3X2M U68 (.A(n62),
	.B(n20),
	.C(current_state[1]),
	.Y(n35));
   NAND2X2M U69 (.A(RX_P_DATA[2]),
	.B(RX_D_VLD),
	.Y(n37));
   OAI2BB2X1M U70 (.A0N(Address[1]),
	.A1N(n61),
	.B0(n17),
	.B1(n27),
	.Y(n69));
   OAI2BB2X1M U71 (.A0N(ALU_FUN[0]),
	.A1N(n16),
	.B0(n16),
	.B1(n46),
	.Y(n64));
   OAI2BB2X1M U72 (.A0N(ALU_FUN[1]),
	.A1N(n16),
	.B0(n16),
	.B1(n59),
	.Y(n65));
   OAI2BB2X1M U73 (.A0N(ALU_FUN[2]),
	.A1N(n16),
	.B0(n16),
	.B1(n37),
	.Y(n66));
   OAI2BB2X1M U74 (.A0N(ALU_FUN[3]),
	.A1N(n16),
	.B0(n16),
	.B1(n54),
	.Y(n67));
   NAND2X2M U75 (.A(RX_P_DATA[1]),
	.B(RX_D_VLD),
	.Y(n59));
   AND3X2M U76 (.A(RX_P_DATA[3]),
	.B(n45),
	.C(RX_P_DATA[7]),
	.Y(n38));
   NAND4BBX1M U77 (.AN(n40),
	.BN(n41),
	.C(n42),
	.D(n43),
	.Y(next_state[1]));
   NAND4X2M U78 (.A(n44),
	.B(RX_P_DATA[4]),
	.C(n23),
	.D(n38),
	.Y(n42));
   AOI31X2M U79 (.A0(n48),
	.A1(n31),
	.A2(n49),
	.B0(n22),
	.Y(n40));
   AOI31X2M U80 (.A0(n47),
	.A1(n29),
	.A2(n35),
	.B0(RX_D_VLD),
	.Y(n41));
   INVX2M U81 (.A(RX_P_DATA[1]),
	.Y(n27));
   INVX2M U82 (.A(RX_P_DATA[5]),
	.Y(n25));
   INVX2M U83 (.A(RX_P_DATA[6]),
	.Y(n24));
   INVX2M U84 (.A(RX_P_DATA[4]),
	.Y(n26));
   AO21XLM U85 (.A0(n39),
	.A1(RX_P_DATA[2]),
	.B0(n44),
	.Y(n52));
   CLKXOR2X2M U86 (.A(RX_P_DATA[4]),
	.B(RX_P_DATA[0]),
	.Y(n55));
   INVX2M U87 (.A(RX_P_DATA[0]),
	.Y(n28));
   AO22X1M U88 (.A0(n58),
	.A1(RX_P_DATA[2]),
	.B0(Address[2]),
	.B1(n61),
	.Y(n70));
   AO22X1M U89 (.A0(n58),
	.A1(RX_P_DATA[3]),
	.B0(Address[3]),
	.B1(n61),
	.Y(n71));
endmodule

module SYS_CTRL_TX_test_1 (
	ALU_OUT, 
	OUT_Valid, 
	RDData, 
	RdData_Valid, 
	Busy, 
	CLK, 
	RST, 
	clk_div_en, 
	TX_P_DATA, 
	TX_D_VLD, 
	test_si, 
	test_so, 
	test_se, 
	CLK1_fun_scan__L8_N2);
   input [15:0] ALU_OUT;
   input OUT_Valid;
   input [7:0] RDData;
   input RdData_Valid;
   input Busy;
   input CLK;
   input RST;
   output clk_div_en;
   output [7:0] TX_P_DATA;
   output TX_D_VLD;
   input test_si;
   output test_so;
   input test_se;
   input CLK1_fun_scan__L8_N2;

   // Internal wires
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n6;
   wire n8;
   wire n28;
   wire n29;
   wire [2:0] current_state;
   wire [2:0] next_state;

   SDFFRQX2M current_state_reg_1_ (.SI(current_state[0]),
	.SE(test_se),
	.D(next_state[1]),
	.CK(CLK1_fun_scan__L8_N2),
	.RN(RST),
	.Q(current_state[1]));
   SDFFRQX2M current_state_reg_0_ (.SI(test_si),
	.SE(test_se),
	.D(next_state[0]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[0]));
   SDFFRQX2M current_state_reg_2_ (.SI(current_state[1]),
	.SE(test_se),
	.D(next_state[2]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[2]));
   NOR2X2M U8 (.A(n8),
	.B(n6),
	.Y(n11));
   NAND3BX2M U9 (.AN(n12),
	.B(n13),
	.C(n14),
	.Y(next_state[1]));
   NAND3X2M U10 (.A(n15),
	.B(n29),
	.C(OUT_Valid),
	.Y(n14));
   NOR3X2M U11 (.A(current_state[1]),
	.B(current_state[2]),
	.C(n6),
	.Y(n17));
   NOR3X2M U12 (.A(current_state[0]),
	.B(current_state[2]),
	.C(n8),
	.Y(n12));
   XNOR2X2M U13 (.A(current_state[0]),
	.B(n8),
	.Y(n9));
   NOR3X2M U14 (.A(current_state[1]),
	.B(current_state[2]),
	.C(current_state[0]),
	.Y(n15));
   OAI2B11X2M U15 (.A0(n29),
	.A1N(n15),
	.B0(n13),
	.C0(n16),
	.Y(next_state[0]));
   AOI22X1M U16 (.A0(n17),
	.A1(n28),
	.B0(n12),
	.B1(Busy),
	.Y(n16));
   INVX2M U17 (.A(Busy),
	.Y(n28));
   NOR3X2M U18 (.A(n9),
	.B(Busy),
	.C(n10),
	.Y(next_state[2]));
   XNOR2X2M U19 (.A(n11),
	.B(current_state[2]),
	.Y(n10));
   INVX2M U20 (.A(current_state[2]),
	.Y(test_so));
   INVX2M U21 (.A(current_state[1]),
	.Y(n8));
   INVX2M U22 (.A(current_state[0]),
	.Y(n6));
   NAND3X2M U23 (.A(n11),
	.B(test_so),
	.C(Busy),
	.Y(n13));
   INVX2M U24 (.A(RdData_Valid),
	.Y(n29));
   NOR3X2M U25 (.A(current_state[0]),
	.B(current_state[1]),
	.C(test_so),
	.Y(n19));
   NOR2X2M U26 (.A(n11),
	.B(n27),
	.Y(TX_D_VLD));
   XNOR2X2M U27 (.A(n9),
	.B(current_state[2]),
	.Y(n27));
   OAI2BB1X2M U28 (.A0N(ALU_OUT[0]),
	.A1N(n12),
	.B0(n26),
	.Y(TX_P_DATA[0]));
   AOI22X1M U29 (.A0(ALU_OUT[8]),
	.A1(n19),
	.B0(RDData[0]),
	.B1(n17),
	.Y(n26));
   OAI2BB1X2M U30 (.A0N(ALU_OUT[1]),
	.A1N(n12),
	.B0(n25),
	.Y(TX_P_DATA[1]));
   AOI22X1M U31 (.A0(ALU_OUT[9]),
	.A1(n19),
	.B0(RDData[1]),
	.B1(n17),
	.Y(n25));
   OAI2BB1X2M U32 (.A0N(ALU_OUT[2]),
	.A1N(n12),
	.B0(n24),
	.Y(TX_P_DATA[2]));
   AOI22X1M U33 (.A0(ALU_OUT[10]),
	.A1(n19),
	.B0(RDData[2]),
	.B1(n17),
	.Y(n24));
   OAI2BB1X2M U34 (.A0N(ALU_OUT[3]),
	.A1N(n12),
	.B0(n23),
	.Y(TX_P_DATA[3]));
   AOI22X1M U35 (.A0(ALU_OUT[11]),
	.A1(n19),
	.B0(RDData[3]),
	.B1(n17),
	.Y(n23));
   OAI2BB1X2M U36 (.A0N(ALU_OUT[4]),
	.A1N(n12),
	.B0(n22),
	.Y(TX_P_DATA[4]));
   AOI22X1M U37 (.A0(ALU_OUT[12]),
	.A1(n19),
	.B0(RDData[4]),
	.B1(n17),
	.Y(n22));
   OAI2BB1X2M U38 (.A0N(ALU_OUT[5]),
	.A1N(n12),
	.B0(n21),
	.Y(TX_P_DATA[5]));
   AOI22X1M U39 (.A0(ALU_OUT[13]),
	.A1(n19),
	.B0(RDData[5]),
	.B1(n17),
	.Y(n21));
   OAI2BB1X2M U40 (.A0N(ALU_OUT[6]),
	.A1N(n12),
	.B0(n20),
	.Y(TX_P_DATA[6]));
   AOI22X1M U41 (.A0(ALU_OUT[14]),
	.A1(n19),
	.B0(RDData[6]),
	.B1(n17),
	.Y(n20));
   OAI2BB1X2M U42 (.A0N(ALU_OUT[7]),
	.A1N(n12),
	.B0(n18),
	.Y(TX_P_DATA[7]));
   AOI22X1M U43 (.A0(ALU_OUT[15]),
	.A1(n19),
	.B0(RDData[7]),
	.B1(n17),
	.Y(n18));
endmodule

module SYS_CTRL_test_1 (
	RX_P_DATA, 
	RX_D_VLD, 
	CLK, 
	RST, 
	ALU_OUT, 
	OUT_Valid, 
	RDData, 
	RdData_Valid, 
	Busy, 
	EN, 
	ALU_FUN, 
	CLK_EN, 
	Address, 
	WrEn, 
	RdEn, 
	WrData, 
	clk_div_en, 
	TX_P_DATA, 
	TX_D_VLD, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	p3, 
	CLK1_fun_scan__L8_N3, 
	CLK1_fun_scan__L8_N2);
   input [7:0] RX_P_DATA;
   input RX_D_VLD;
   input CLK;
   input RST;
   input [15:0] ALU_OUT;
   input OUT_Valid;
   input [7:0] RDData;
   input RdData_Valid;
   input Busy;
   output EN;
   output [3:0] ALU_FUN;
   output CLK_EN;
   output [3:0] Address;
   output WrEn;
   output RdEn;
   output [7:0] WrData;
   output clk_div_en;
   output [7:0] TX_P_DATA;
   output TX_D_VLD;
   output test_so;
   input test_se;
   input p1;
   input p2;
   input p3;
   input CLK1_fun_scan__L8_N3;
   input CLK1_fun_scan__L8_N2;

   // Internal wires
   wire n5;

   SYS_CTRL_RX_test_1 SYS_CTRL_RX_I0 (.RX_P_DATA(RX_P_DATA),
	.RX_D_VLD(RX_D_VLD),
	.CLK(CLK),
	.RST(RST),
	.EN(EN),
	.ALU_FUN(ALU_FUN),
	.CLK_EN(CLK_EN),
	.Address(Address),
	.WrEn(WrEn),
	.RdEn(RdEn),
	.WrData(WrData),
	.test_si(RDData[7]),
	.test_so(n5),
	.test_se(test_se),
	.p1(p1),
	.p2(p2),
	.p3(p3),
	.CLK1_fun_scan__L8_N3(CLK1_fun_scan__L8_N3),
	.CLK1_fun_scan__L8_N2(CLK1_fun_scan__L8_N2));
   SYS_CTRL_TX_test_1 SYS_CTRL_TX_I0 (.ALU_OUT(ALU_OUT),
	.OUT_Valid(OUT_Valid),
	.RDData(RDData),
	.RdData_Valid(RdData_Valid),
	.Busy(Busy),
	.CLK(CLK1_fun_scan__L8_N3),
	.RST(p3),
	.TX_P_DATA(TX_P_DATA),
	.TX_D_VLD(TX_D_VLD),
	.test_si(n5),
	.test_so(test_so),
	.test_se(test_se),
	.CLK1_fun_scan__L8_N2(CLK1_fun_scan__L8_N2));
endmodule

module ALU_DW_div_uns_0 (
	a, 
	b, 
	quotient, 
	remainder, 
	divide_by_0, 
	p1, 
	p2, 
	p3, 
	p4, 
	p5, 
	p6, 
	p7, 
	p8, 
	p9);
   input [7:0] a;
   input [7:0] b;
   output [7:0] quotient;
   output [7:0] remainder;
   output divide_by_0;
   input p1;
   input p2;
   input p3;
   input p4;
   input p5;
   input p6;
   input p7;
   input p8;
   input p9;

   // Internal wires
   wire u_div_SumTmp_1__0_;
   wire u_div_SumTmp_1__1_;
   wire u_div_SumTmp_1__2_;
   wire u_div_SumTmp_1__3_;
   wire u_div_SumTmp_1__4_;
   wire u_div_SumTmp_1__5_;
   wire u_div_SumTmp_1__6_;
   wire u_div_SumTmp_2__0_;
   wire u_div_SumTmp_2__1_;
   wire u_div_SumTmp_2__2_;
   wire u_div_SumTmp_2__3_;
   wire u_div_SumTmp_2__4_;
   wire u_div_SumTmp_2__5_;
   wire u_div_SumTmp_3__0_;
   wire u_div_SumTmp_3__1_;
   wire u_div_SumTmp_3__2_;
   wire u_div_SumTmp_3__3_;
   wire u_div_SumTmp_3__4_;
   wire u_div_SumTmp_4__0_;
   wire u_div_SumTmp_4__1_;
   wire u_div_SumTmp_4__2_;
   wire u_div_SumTmp_4__3_;
   wire u_div_SumTmp_5__0_;
   wire u_div_SumTmp_5__1_;
   wire u_div_SumTmp_5__2_;
   wire u_div_SumTmp_6__0_;
   wire u_div_SumTmp_6__1_;
   wire u_div_SumTmp_7__0_;
   wire u_div_CryTmp_0__1_;
   wire u_div_CryTmp_0__2_;
   wire u_div_CryTmp_0__3_;
   wire u_div_CryTmp_0__4_;
   wire u_div_CryTmp_0__5_;
   wire u_div_CryTmp_0__6_;
   wire u_div_CryTmp_0__7_;
   wire u_div_CryTmp_1__1_;
   wire u_div_CryTmp_1__2_;
   wire u_div_CryTmp_1__3_;
   wire u_div_CryTmp_1__4_;
   wire u_div_CryTmp_1__5_;
   wire u_div_CryTmp_1__6_;
   wire u_div_CryTmp_1__7_;
   wire u_div_CryTmp_2__1_;
   wire u_div_CryTmp_2__2_;
   wire u_div_CryTmp_2__3_;
   wire u_div_CryTmp_2__4_;
   wire u_div_CryTmp_2__5_;
   wire u_div_CryTmp_2__6_;
   wire u_div_CryTmp_3__1_;
   wire u_div_CryTmp_3__2_;
   wire u_div_CryTmp_3__3_;
   wire u_div_CryTmp_3__4_;
   wire u_div_CryTmp_3__5_;
   wire u_div_CryTmp_4__1_;
   wire u_div_CryTmp_4__2_;
   wire u_div_CryTmp_4__3_;
   wire u_div_CryTmp_4__4_;
   wire u_div_CryTmp_5__1_;
   wire u_div_CryTmp_5__2_;
   wire u_div_CryTmp_5__3_;
   wire u_div_CryTmp_6__1_;
   wire u_div_CryTmp_6__2_;
   wire u_div_CryTmp_7__1_;
   wire u_div_PartRem_1__1_;
   wire u_div_PartRem_1__2_;
   wire u_div_PartRem_1__3_;
   wire u_div_PartRem_1__4_;
   wire u_div_PartRem_1__5_;
   wire u_div_PartRem_1__6_;
   wire u_div_PartRem_1__7_;
   wire u_div_PartRem_2__1_;
   wire u_div_PartRem_2__2_;
   wire u_div_PartRem_2__3_;
   wire u_div_PartRem_2__4_;
   wire u_div_PartRem_2__5_;
   wire u_div_PartRem_2__6_;
   wire u_div_PartRem_3__1_;
   wire u_div_PartRem_3__2_;
   wire u_div_PartRem_3__3_;
   wire u_div_PartRem_3__4_;
   wire u_div_PartRem_3__5_;
   wire u_div_PartRem_4__1_;
   wire u_div_PartRem_4__2_;
   wire u_div_PartRem_4__3_;
   wire u_div_PartRem_4__4_;
   wire u_div_PartRem_5__1_;
   wire u_div_PartRem_5__2_;
   wire u_div_PartRem_5__3_;
   wire u_div_PartRem_6__1_;
   wire u_div_PartRem_6__2_;
   wire u_div_PartRem_7__1_;
   wire n17;
   wire n19;
   wire n20;
   wire n21;

   ADDFX2M u_div_u_fa_PartRem_0_2_5 (.A(u_div_PartRem_3__5_),
	.B(b[5]),
	.CI(u_div_CryTmp_2__5_),
	.S(u_div_SumTmp_2__5_),
	.CO(u_div_CryTmp_2__6_));
   ADDFX2M u_div_u_fa_PartRem_0_4_3 (.A(u_div_PartRem_5__3_),
	.B(b[3]),
	.CI(u_div_CryTmp_4__3_),
	.S(u_div_SumTmp_4__3_),
	.CO(u_div_CryTmp_4__4_));
   ADDFX2M u_div_u_fa_PartRem_0_5_2 (.A(u_div_PartRem_6__2_),
	.B(b[2]),
	.CI(u_div_CryTmp_5__2_),
	.S(u_div_SumTmp_5__2_),
	.CO(u_div_CryTmp_5__3_));
   ADDFX2M u_div_u_fa_PartRem_0_6_1 (.A(u_div_PartRem_7__1_),
	.B(n17),
	.CI(u_div_CryTmp_6__1_),
	.S(u_div_SumTmp_6__1_),
	.CO(u_div_CryTmp_6__2_));
   ADDFX2M u_div_u_fa_PartRem_0_3_4 (.A(u_div_PartRem_4__4_),
	.B(b[4]),
	.CI(u_div_CryTmp_3__4_),
	.S(u_div_SumTmp_3__4_),
	.CO(u_div_CryTmp_3__5_));
   ADDFX2M u_div_u_fa_PartRem_0_0_6 (.A(u_div_PartRem_1__6_),
	.B(p2),
	.CI(u_div_CryTmp_0__6_),
	.CO(u_div_CryTmp_0__7_));
   ADDFX2M u_div_u_fa_PartRem_0_0_7 (.A(u_div_PartRem_1__7_),
	.B(p3),
	.CI(u_div_CryTmp_0__7_),
	.CO(quotient[0]));
   ADDFX2M u_div_u_fa_PartRem_0_0_1 (.A(u_div_PartRem_1__1_),
	.B(n17),
	.CI(u_div_CryTmp_0__1_),
	.CO(u_div_CryTmp_0__2_));
   ADDFX2M u_div_u_fa_PartRem_0_1_1 (.A(u_div_PartRem_2__1_),
	.B(n17),
	.CI(u_div_CryTmp_1__1_),
	.S(u_div_SumTmp_1__1_),
	.CO(u_div_CryTmp_1__2_));
   ADDFX2M u_div_u_fa_PartRem_0_2_1 (.A(u_div_PartRem_3__1_),
	.B(n17),
	.CI(u_div_CryTmp_2__1_),
	.S(u_div_SumTmp_2__1_),
	.CO(u_div_CryTmp_2__2_));
   ADDFX2M u_div_u_fa_PartRem_0_3_1 (.A(u_div_PartRem_4__1_),
	.B(n17),
	.CI(u_div_CryTmp_3__1_),
	.S(u_div_SumTmp_3__1_),
	.CO(u_div_CryTmp_3__2_));
   ADDFX2M u_div_u_fa_PartRem_0_4_1 (.A(u_div_PartRem_5__1_),
	.B(n17),
	.CI(u_div_CryTmp_4__1_),
	.S(u_div_SumTmp_4__1_),
	.CO(u_div_CryTmp_4__2_));
   ADDFX2M u_div_u_fa_PartRem_0_5_1 (.A(u_div_PartRem_6__1_),
	.B(n17),
	.CI(u_div_CryTmp_5__1_),
	.S(u_div_SumTmp_5__1_),
	.CO(u_div_CryTmp_5__2_));
   ADDFX2M u_div_u_fa_PartRem_0_0_4 (.A(u_div_PartRem_1__4_),
	.B(b[4]),
	.CI(u_div_CryTmp_0__4_),
	.CO(u_div_CryTmp_0__5_));
   ADDFX2M u_div_u_fa_PartRem_0_0_5 (.A(u_div_PartRem_1__5_),
	.B(b[5]),
	.CI(u_div_CryTmp_0__5_),
	.CO(u_div_CryTmp_0__6_));
   ADDFX2M u_div_u_fa_PartRem_0_1_5 (.A(u_div_PartRem_2__5_),
	.B(b[5]),
	.CI(u_div_CryTmp_1__5_),
	.S(u_div_SumTmp_1__5_),
	.CO(u_div_CryTmp_1__6_));
   ADDFX2M u_div_u_fa_PartRem_0_1_4 (.A(u_div_PartRem_2__4_),
	.B(b[4]),
	.CI(u_div_CryTmp_1__4_),
	.S(u_div_SumTmp_1__4_),
	.CO(u_div_CryTmp_1__5_));
   ADDFX2M u_div_u_fa_PartRem_0_0_2 (.A(u_div_PartRem_1__2_),
	.B(b[2]),
	.CI(u_div_CryTmp_0__2_),
	.CO(u_div_CryTmp_0__3_));
   ADDFX2M u_div_u_fa_PartRem_0_0_3 (.A(u_div_PartRem_1__3_),
	.B(b[3]),
	.CI(u_div_CryTmp_0__3_),
	.CO(u_div_CryTmp_0__4_));
   ADDFX2M u_div_u_fa_PartRem_0_2_4 (.A(u_div_PartRem_3__4_),
	.B(b[4]),
	.CI(u_div_CryTmp_2__4_),
	.S(u_div_SumTmp_2__4_),
	.CO(u_div_CryTmp_2__5_));
   ADDFX2M u_div_u_fa_PartRem_0_1_3 (.A(u_div_PartRem_2__3_),
	.B(b[3]),
	.CI(u_div_CryTmp_1__3_),
	.S(u_div_SumTmp_1__3_),
	.CO(u_div_CryTmp_1__4_));
   ADDFX2M u_div_u_fa_PartRem_0_2_3 (.A(u_div_PartRem_3__3_),
	.B(b[3]),
	.CI(u_div_CryTmp_2__3_),
	.S(u_div_SumTmp_2__3_),
	.CO(u_div_CryTmp_2__4_));
   ADDFX2M u_div_u_fa_PartRem_0_1_2 (.A(u_div_PartRem_2__2_),
	.B(b[2]),
	.CI(u_div_CryTmp_1__2_),
	.S(u_div_SumTmp_1__2_),
	.CO(u_div_CryTmp_1__3_));
   ADDFX2M u_div_u_fa_PartRem_0_3_3 (.A(u_div_PartRem_4__3_),
	.B(b[3]),
	.CI(u_div_CryTmp_3__3_),
	.S(u_div_SumTmp_3__3_),
	.CO(u_div_CryTmp_3__4_));
   ADDFX2M u_div_u_fa_PartRem_0_2_2 (.A(u_div_PartRem_3__2_),
	.B(b[2]),
	.CI(u_div_CryTmp_2__2_),
	.S(u_div_SumTmp_2__2_),
	.CO(u_div_CryTmp_2__3_));
   ADDFX2M u_div_u_fa_PartRem_0_3_2 (.A(u_div_PartRem_4__2_),
	.B(b[2]),
	.CI(u_div_CryTmp_3__2_),
	.S(u_div_SumTmp_3__2_),
	.CO(u_div_CryTmp_3__3_));
   ADDFX2M u_div_u_fa_PartRem_0_4_2 (.A(u_div_PartRem_5__2_),
	.B(b[2]),
	.CI(u_div_CryTmp_4__2_),
	.S(u_div_SumTmp_4__2_),
	.CO(u_div_CryTmp_4__3_));
   ADDFX2M u_div_u_fa_PartRem_0_1_6 (.A(u_div_PartRem_2__6_),
	.B(p2),
	.CI(u_div_CryTmp_1__6_),
	.S(u_div_SumTmp_1__6_),
	.CO(u_div_CryTmp_1__7_));
   XNOR2X2M U2 (.A(p1),
	.B(a[7]),
	.Y(u_div_SumTmp_7__0_));
   XNOR2X2M U3 (.A(p1),
	.B(a[6]),
	.Y(u_div_SumTmp_6__0_));
   XNOR2X2M U4 (.A(p1),
	.B(a[5]),
	.Y(u_div_SumTmp_5__0_));
   XNOR2X2M U5 (.A(p1),
	.B(a[4]),
	.Y(u_div_SumTmp_4__0_));
   XNOR2X2M U6 (.A(p1),
	.B(a[3]),
	.Y(u_div_SumTmp_3__0_));
   XNOR2X2M U7 (.A(p1),
	.B(a[2]),
	.Y(u_div_SumTmp_2__0_));
   OR2X2M U8 (.A(p1),
	.B(a[7]),
	.Y(u_div_CryTmp_7__1_));
   NAND2X2M U9 (.A(b[0]),
	.B(p8),
	.Y(u_div_CryTmp_5__1_));
   NAND2X2M U12 (.A(b[0]),
	.B(p7),
	.Y(u_div_CryTmp_4__1_));
   NAND2X2M U15 (.A(b[0]),
	.B(p6),
	.Y(u_div_CryTmp_3__1_));
   NAND2X2M U17 (.A(b[0]),
	.B(p5),
	.Y(u_div_CryTmp_2__1_));
   NAND2X2M U19 (.A(b[0]),
	.B(p4),
	.Y(u_div_CryTmp_1__1_));
   NAND2X2M U21 (.A(b[0]),
	.B(a[0]),
	.Y(u_div_CryTmp_0__1_));
   NAND2X2M U23 (.A(b[0]),
	.B(p9),
	.Y(u_div_CryTmp_6__1_));
   XNOR2X2M U26 (.A(p1),
	.B(a[1]),
	.Y(u_div_SumTmp_1__0_));
   INVX2M U28 (.A(b[1]),
	.Y(n17));
   CLKMX2X2M U34 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__6_),
	.A(u_div_PartRem_2__6_),
	.Y(u_div_PartRem_1__7_));
   CLKMX2X2M U35 (.S0(quotient[2]),
	.B(u_div_SumTmp_2__5_),
	.A(u_div_PartRem_3__5_),
	.Y(u_div_PartRem_2__6_));
   CLKMX2X2M U36 (.S0(quotient[3]),
	.B(u_div_SumTmp_3__4_),
	.A(u_div_PartRem_4__4_),
	.Y(u_div_PartRem_3__5_));
   CLKMX2X2M U37 (.S0(quotient[4]),
	.B(u_div_SumTmp_4__3_),
	.A(u_div_PartRem_5__3_),
	.Y(u_div_PartRem_4__4_));
   CLKMX2X2M U38 (.S0(quotient[5]),
	.B(u_div_SumTmp_5__2_),
	.A(u_div_PartRem_6__2_),
	.Y(u_div_PartRem_5__3_));
   CLKMX2X2M U39 (.S0(quotient[6]),
	.B(u_div_SumTmp_6__1_),
	.A(u_div_PartRem_7__1_),
	.Y(u_div_PartRem_6__2_));
   CLKMX2X2M U40 (.S0(quotient[7]),
	.B(u_div_SumTmp_7__0_),
	.A(a[7]),
	.Y(u_div_PartRem_7__1_));
   CLKMX2X2M U41 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__5_),
	.A(u_div_PartRem_2__5_),
	.Y(u_div_PartRem_1__6_));
   CLKMX2X2M U42 (.S0(quotient[2]),
	.B(u_div_SumTmp_2__4_),
	.A(u_div_PartRem_3__4_),
	.Y(u_div_PartRem_2__5_));
   CLKMX2X2M U43 (.S0(quotient[3]),
	.B(u_div_SumTmp_3__3_),
	.A(u_div_PartRem_4__3_),
	.Y(u_div_PartRem_3__4_));
   CLKMX2X2M U44 (.S0(quotient[4]),
	.B(u_div_SumTmp_4__2_),
	.A(u_div_PartRem_5__2_),
	.Y(u_div_PartRem_4__3_));
   CLKMX2X2M U45 (.S0(quotient[5]),
	.B(u_div_SumTmp_5__1_),
	.A(u_div_PartRem_6__1_),
	.Y(u_div_PartRem_5__2_));
   CLKMX2X2M U46 (.S0(quotient[6]),
	.B(u_div_SumTmp_6__0_),
	.A(a[6]),
	.Y(u_div_PartRem_6__1_));
   CLKMX2X2M U47 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__4_),
	.A(u_div_PartRem_2__4_),
	.Y(u_div_PartRem_1__5_));
   CLKMX2X2M U48 (.S0(quotient[2]),
	.B(u_div_SumTmp_2__3_),
	.A(u_div_PartRem_3__3_),
	.Y(u_div_PartRem_2__4_));
   CLKMX2X2M U49 (.S0(quotient[3]),
	.B(u_div_SumTmp_3__2_),
	.A(u_div_PartRem_4__2_),
	.Y(u_div_PartRem_3__3_));
   CLKMX2X2M U50 (.S0(quotient[4]),
	.B(u_div_SumTmp_4__1_),
	.A(u_div_PartRem_5__1_),
	.Y(u_div_PartRem_4__2_));
   CLKMX2X2M U51 (.S0(quotient[5]),
	.B(u_div_SumTmp_5__0_),
	.A(a[5]),
	.Y(u_div_PartRem_5__1_));
   CLKMX2X2M U52 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__3_),
	.A(u_div_PartRem_2__3_),
	.Y(u_div_PartRem_1__4_));
   CLKMX2X2M U53 (.S0(quotient[2]),
	.B(u_div_SumTmp_2__2_),
	.A(u_div_PartRem_3__2_),
	.Y(u_div_PartRem_2__3_));
   CLKMX2X2M U54 (.S0(quotient[3]),
	.B(u_div_SumTmp_3__1_),
	.A(u_div_PartRem_4__1_),
	.Y(u_div_PartRem_3__2_));
   CLKMX2X2M U55 (.S0(quotient[4]),
	.B(u_div_SumTmp_4__0_),
	.A(a[4]),
	.Y(u_div_PartRem_4__1_));
   CLKMX2X2M U56 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__2_),
	.A(u_div_PartRem_2__2_),
	.Y(u_div_PartRem_1__3_));
   CLKMX2X2M U57 (.S0(quotient[2]),
	.B(u_div_SumTmp_2__1_),
	.A(u_div_PartRem_3__1_),
	.Y(u_div_PartRem_2__2_));
   CLKMX2X2M U58 (.S0(quotient[3]),
	.B(u_div_SumTmp_3__0_),
	.A(a[3]),
	.Y(u_div_PartRem_3__1_));
   CLKMX2X2M U59 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__1_),
	.A(u_div_PartRem_2__1_),
	.Y(u_div_PartRem_1__2_));
   CLKMX2X2M U60 (.S0(quotient[2]),
	.B(u_div_SumTmp_2__0_),
	.A(a[2]),
	.Y(u_div_PartRem_2__1_));
   CLKMX2X2M U61 (.S0(quotient[1]),
	.B(u_div_SumTmp_1__0_),
	.A(a[1]),
	.Y(u_div_PartRem_1__1_));
   AND4X1M U62 (.A(u_div_CryTmp_7__1_),
	.B(n19),
	.C(n17),
	.D(b[2]),
	.Y(quotient[7]));
   AND3X1M U63 (.A(n19),
	.B(b[2]),
	.C(u_div_CryTmp_6__2_),
	.Y(quotient[6]));
   AND2X1M U64 (.A(u_div_CryTmp_5__3_),
	.B(n19),
	.Y(quotient[5]));
   AND2X1M U65 (.A(n20),
	.B(b[3]),
	.Y(n19));
   AND2X1M U66 (.A(u_div_CryTmp_4__4_),
	.B(n20),
	.Y(quotient[4]));
   AND3X1M U67 (.A(n21),
	.B(b[4]),
	.C(b[5]),
	.Y(n20));
   AND3X1M U68 (.A(n21),
	.B(b[5]),
	.C(u_div_CryTmp_3__5_),
	.Y(quotient[3]));
   AND2X1M U69 (.A(u_div_CryTmp_2__6_),
	.B(n21),
	.Y(quotient[2]));
   NOR2X1M U70 (.A(b[6]),
	.B(b[7]),
	.Y(n21));
   AND2X1M U71 (.A(u_div_CryTmp_1__7_),
	.B(p3),
	.Y(quotient[1]));
endmodule

module ALU_DW01_sub_0 (
	A, 
	B, 
	CI, 
	DIFF, 
	CO, 
	p1, 
	p2);
   input [8:0] A;
   input [8:0] B;
   input CI;
   output [8:0] DIFF;
   output CO;
   input p1;
   input p2;

   // Internal wires
   wire n8;
   wire [8:1] carry;

   ADDFX2M U2_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(DIFF[7]),
	.CO(carry[8]));
   ADDFX2M U2_1 (.A(A[1]),
	.B(n8),
	.CI(carry[1]),
	.S(DIFF[1]),
	.CO(carry[2]));
   ADDFX2M U2_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(DIFF[5]),
	.CO(carry[6]));
   ADDFX2M U2_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(DIFF[4]),
	.CO(carry[5]));
   ADDFX2M U2_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(DIFF[3]),
	.CO(carry[4]));
   ADDFX2M U2_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(DIFF[2]),
	.CO(carry[3]));
   ADDFX2M U2_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(DIFF[6]),
	.CO(carry[7]));
   XNOR2X2M U2 (.A(p1),
	.B(A[0]),
	.Y(DIFF[0]));
   INVX2M U8 (.A(B[1]),
	.Y(n8));
   NAND2X2M U9 (.A(B[0]),
	.B(p2),
	.Y(carry[1]));
   CLKINVX1M U12 (.A(carry[8]),
	.Y(DIFF[8]));
endmodule

module ALU_DW01_add_0 (
	A, 
	B, 
	CI, 
	SUM, 
	CO);
   input [8:0] A;
   input [8:0] B;
   input CI;
   output [8:0] SUM;
   output CO;

   // Internal wires
   wire n1;
   wire [7:2] carry;

   ADDFX2M U1_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]));
   ADDFX2M U1_1 (.A(A[1]),
	.B(B[1]),
	.CI(n1),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDFX2M U1_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]));
   ADDFX2M U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDFX2M U1_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   ADDFX2M U1_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDFX2M U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   AND2X2M U1 (.A(B[0]),
	.B(A[0]),
	.Y(n1));
   CLKXOR2X2M U2 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module ALU_DW01_add_1 (
	A, 
	B, 
	CI, 
	SUM, 
	CO);
   input [13:0] A;
   input [13:0] B;
   input CI;
   output [13:0] SUM;
   output CO;

   // Internal wires
   wire n1;
   wire n8;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;

   assign SUM[6] = A[6] ;
   assign SUM[5] = A[5] ;
   assign SUM[4] = A[4] ;
   assign SUM[3] = A[3] ;
   assign SUM[2] = A[2] ;
   assign SUM[1] = A[1] ;
   assign SUM[0] = A[0] ;

   AOI21BX2M U2 (.A0(n18),
	.A1(A[12]),
	.B0N(n19),
	.Y(n1));
   NAND2X2M U3 (.A(A[7]),
	.B(B[7]),
	.Y(n15));
   XNOR2X2M U4 (.A(B[13]),
	.B(n1),
	.Y(SUM[13]));
   XNOR2X2M U6 (.A(A[7]),
	.B(n8),
	.Y(SUM[7]));
   INVX2M U7 (.A(B[7]),
	.Y(n8));
   XNOR2X1M U15 (.A(n10),
	.B(n11),
	.Y(SUM[9]));
   NOR2X1M U16 (.A(n12),
	.B(n13),
	.Y(n11));
   CLKXOR2X2M U17 (.A(n14),
	.B(n15),
	.Y(SUM[8]));
   NAND2BX1M U18 (.AN(n16),
	.B(n17),
	.Y(n14));
   OAI21X1M U19 (.A0(A[12]),
	.A1(n18),
	.B0(B[12]),
	.Y(n19));
   XOR3XLM U20 (.A(B[12]),
	.B(A[12]),
	.C(n18),
	.Y(SUM[12]));
   OAI21BX1M U21 (.A0(n20),
	.A1(n21),
	.B0N(n22),
	.Y(n18));
   XNOR2X1M U22 (.A(n21),
	.B(n23),
	.Y(SUM[11]));
   NOR2X1M U23 (.A(n22),
	.B(n20),
	.Y(n23));
   NOR2X1M U24 (.A(B[11]),
	.B(A[11]),
	.Y(n20));
   AND2X1M U25 (.A(B[11]),
	.B(A[11]),
	.Y(n22));
   OA21X1M U26 (.A0(n24),
	.A1(n25),
	.B0(n26),
	.Y(n21));
   CLKXOR2X2M U27 (.A(n27),
	.B(n25),
	.Y(SUM[10]));
   AOI2BB1X1M U28 (.A0N(n10),
	.A1N(n13),
	.B0(n12),
	.Y(n25));
   AND2X1M U29 (.A(B[9]),
	.B(A[9]),
	.Y(n12));
   NOR2X1M U30 (.A(B[9]),
	.B(A[9]),
	.Y(n13));
   OA21X1M U31 (.A0(n15),
	.A1(n16),
	.B0(n17),
	.Y(n10));
   CLKNAND2X2M U32 (.A(B[8]),
	.B(A[8]),
	.Y(n17));
   NOR2X1M U33 (.A(B[8]),
	.B(A[8]),
	.Y(n16));
   NAND2BX1M U34 (.AN(n24),
	.B(n26),
	.Y(n27));
   CLKNAND2X2M U35 (.A(B[10]),
	.B(A[10]),
	.Y(n26));
   NOR2X1M U36 (.A(B[10]),
	.B(A[10]),
	.Y(n24));
endmodule

module ALU_DW02_mult_0 (
	A, 
	B, 
	TC, 
	PRODUCT);
   input [7:0] A;
   input [7:0] B;
   input TC;
   output [15:0] PRODUCT;

   // Internal wires
   wire ab_7__7_;
   wire ab_7__6_;
   wire ab_7__5_;
   wire ab_7__4_;
   wire ab_7__3_;
   wire ab_7__2_;
   wire ab_7__1_;
   wire ab_7__0_;
   wire ab_6__7_;
   wire ab_6__6_;
   wire ab_6__5_;
   wire ab_6__4_;
   wire ab_6__3_;
   wire ab_6__2_;
   wire ab_6__1_;
   wire ab_6__0_;
   wire ab_5__7_;
   wire ab_5__6_;
   wire ab_5__5_;
   wire ab_5__4_;
   wire ab_5__3_;
   wire ab_5__2_;
   wire ab_5__1_;
   wire ab_5__0_;
   wire ab_4__7_;
   wire ab_4__6_;
   wire ab_4__5_;
   wire ab_4__4_;
   wire ab_4__3_;
   wire ab_4__2_;
   wire ab_4__1_;
   wire ab_4__0_;
   wire ab_3__7_;
   wire ab_3__6_;
   wire ab_3__5_;
   wire ab_3__4_;
   wire ab_3__3_;
   wire ab_3__2_;
   wire ab_3__1_;
   wire ab_3__0_;
   wire ab_2__7_;
   wire ab_2__6_;
   wire ab_2__5_;
   wire ab_2__4_;
   wire ab_2__3_;
   wire ab_2__2_;
   wire ab_2__1_;
   wire ab_2__0_;
   wire ab_1__7_;
   wire ab_1__6_;
   wire ab_1__5_;
   wire ab_1__4_;
   wire ab_1__3_;
   wire ab_1__2_;
   wire ab_1__1_;
   wire ab_1__0_;
   wire ab_0__7_;
   wire ab_0__6_;
   wire ab_0__5_;
   wire ab_0__4_;
   wire ab_0__3_;
   wire ab_0__2_;
   wire ab_0__1_;
   wire CARRYB_7__6_;
   wire CARRYB_7__5_;
   wire CARRYB_7__4_;
   wire CARRYB_7__3_;
   wire CARRYB_7__2_;
   wire CARRYB_7__1_;
   wire CARRYB_7__0_;
   wire CARRYB_6__6_;
   wire CARRYB_6__5_;
   wire CARRYB_6__4_;
   wire CARRYB_6__3_;
   wire CARRYB_6__2_;
   wire CARRYB_6__1_;
   wire CARRYB_6__0_;
   wire CARRYB_5__6_;
   wire CARRYB_5__5_;
   wire CARRYB_5__4_;
   wire CARRYB_5__3_;
   wire CARRYB_5__2_;
   wire CARRYB_5__1_;
   wire CARRYB_5__0_;
   wire CARRYB_4__6_;
   wire CARRYB_4__5_;
   wire CARRYB_4__4_;
   wire CARRYB_4__3_;
   wire CARRYB_4__2_;
   wire CARRYB_4__1_;
   wire CARRYB_4__0_;
   wire CARRYB_3__6_;
   wire CARRYB_3__5_;
   wire CARRYB_3__4_;
   wire CARRYB_3__3_;
   wire CARRYB_3__2_;
   wire CARRYB_3__1_;
   wire CARRYB_3__0_;
   wire CARRYB_2__6_;
   wire CARRYB_2__5_;
   wire CARRYB_2__4_;
   wire CARRYB_2__3_;
   wire CARRYB_2__2_;
   wire CARRYB_2__1_;
   wire CARRYB_2__0_;
   wire SUMB_7__6_;
   wire SUMB_7__5_;
   wire SUMB_7__4_;
   wire SUMB_7__3_;
   wire SUMB_7__2_;
   wire SUMB_7__1_;
   wire SUMB_7__0_;
   wire SUMB_6__6_;
   wire SUMB_6__5_;
   wire SUMB_6__4_;
   wire SUMB_6__3_;
   wire SUMB_6__2_;
   wire SUMB_6__1_;
   wire SUMB_5__6_;
   wire SUMB_5__5_;
   wire SUMB_5__4_;
   wire SUMB_5__3_;
   wire SUMB_5__2_;
   wire SUMB_5__1_;
   wire SUMB_4__6_;
   wire SUMB_4__5_;
   wire SUMB_4__4_;
   wire SUMB_4__3_;
   wire SUMB_4__2_;
   wire SUMB_4__1_;
   wire SUMB_3__6_;
   wire SUMB_3__5_;
   wire SUMB_3__4_;
   wire SUMB_3__3_;
   wire SUMB_3__2_;
   wire SUMB_3__1_;
   wire SUMB_2__6_;
   wire SUMB_2__5_;
   wire SUMB_2__4_;
   wire SUMB_2__3_;
   wire SUMB_2__2_;
   wire SUMB_2__1_;
   wire SUMB_1__6_;
   wire SUMB_1__5_;
   wire SUMB_1__4_;
   wire SUMB_1__3_;
   wire SUMB_1__2_;
   wire SUMB_1__1_;
   wire A1_12_;
   wire A1_11_;
   wire A1_10_;
   wire A1_9_;
   wire A1_8_;
   wire A1_7_;
   wire A1_6_;
   wire A1_4_;
   wire A1_3_;
   wire A1_2_;
   wire A1_1_;
   wire A1_0_;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n30;

   ADDFX2M S5_6 (.A(ab_7__6_),
	.B(CARRYB_6__6_),
	.CI(ab_6__7_),
	.S(SUMB_7__6_),
	.CO(CARRYB_7__6_));
   ADDFX2M S1_6_0 (.A(ab_6__0_),
	.B(CARRYB_5__0_),
	.CI(SUMB_5__1_),
	.S(A1_4_),
	.CO(CARRYB_6__0_));
   ADDFX2M S1_5_0 (.A(ab_5__0_),
	.B(CARRYB_4__0_),
	.CI(SUMB_4__1_),
	.S(A1_3_),
	.CO(CARRYB_5__0_));
   ADDFX2M S1_4_0 (.A(ab_4__0_),
	.B(CARRYB_3__0_),
	.CI(SUMB_3__1_),
	.S(A1_2_),
	.CO(CARRYB_4__0_));
   ADDFX2M S1_3_0 (.A(ab_3__0_),
	.B(CARRYB_2__0_),
	.CI(SUMB_2__1_),
	.S(A1_1_),
	.CO(CARRYB_3__0_));
   ADDFX2M S1_2_0 (.A(ab_2__0_),
	.B(n7),
	.CI(SUMB_1__1_),
	.S(A1_0_),
	.CO(CARRYB_2__0_));
   ADDFX2M S3_6_6 (.A(ab_6__6_),
	.B(CARRYB_5__6_),
	.CI(ab_5__7_),
	.S(SUMB_6__6_),
	.CO(CARRYB_6__6_));
   ADDFX2M S2_6_5 (.A(ab_6__5_),
	.B(CARRYB_5__5_),
	.CI(SUMB_5__6_),
	.S(SUMB_6__5_),
	.CO(CARRYB_6__5_));
   ADDFX2M S3_5_6 (.A(ab_5__6_),
	.B(CARRYB_4__6_),
	.CI(ab_4__7_),
	.S(SUMB_5__6_),
	.CO(CARRYB_5__6_));
   ADDFX2M S4_5 (.A(ab_7__5_),
	.B(CARRYB_6__5_),
	.CI(SUMB_6__6_),
	.S(SUMB_7__5_),
	.CO(CARRYB_7__5_));
   ADDFX2M S4_4 (.A(ab_7__4_),
	.B(CARRYB_6__4_),
	.CI(SUMB_6__5_),
	.S(SUMB_7__4_),
	.CO(CARRYB_7__4_));
   ADDFX2M S2_6_2 (.A(ab_6__2_),
	.B(CARRYB_5__2_),
	.CI(SUMB_5__3_),
	.S(SUMB_6__2_),
	.CO(CARRYB_6__2_));
   ADDFX2M S2_5_3 (.A(ab_5__3_),
	.B(CARRYB_4__3_),
	.CI(SUMB_4__4_),
	.S(SUMB_5__3_),
	.CO(CARRYB_5__3_));
   ADDFX2M S2_6_1 (.A(ab_6__1_),
	.B(CARRYB_5__1_),
	.CI(SUMB_5__2_),
	.S(SUMB_6__1_),
	.CO(CARRYB_6__1_));
   ADDFX2M S2_4_4 (.A(ab_4__4_),
	.B(CARRYB_3__4_),
	.CI(SUMB_3__5_),
	.S(SUMB_4__4_),
	.CO(CARRYB_4__4_));
   ADDFX2M S2_5_1 (.A(ab_5__1_),
	.B(CARRYB_4__1_),
	.CI(SUMB_4__2_),
	.S(SUMB_5__1_),
	.CO(CARRYB_5__1_));
   ADDFX2M S2_5_2 (.A(ab_5__2_),
	.B(CARRYB_4__2_),
	.CI(SUMB_4__3_),
	.S(SUMB_5__2_),
	.CO(CARRYB_5__2_));
   ADDFX2M S2_3_5 (.A(ab_3__5_),
	.B(CARRYB_2__5_),
	.CI(SUMB_2__6_),
	.S(SUMB_3__5_),
	.CO(CARRYB_3__5_));
   ADDFX2M S2_4_1 (.A(ab_4__1_),
	.B(CARRYB_3__1_),
	.CI(SUMB_3__2_),
	.S(SUMB_4__1_),
	.CO(CARRYB_4__1_));
   ADDFX2M S2_4_2 (.A(ab_4__2_),
	.B(CARRYB_3__2_),
	.CI(SUMB_3__3_),
	.S(SUMB_4__2_),
	.CO(CARRYB_4__2_));
   ADDFX2M S2_3_1 (.A(ab_3__1_),
	.B(CARRYB_2__1_),
	.CI(SUMB_2__2_),
	.S(SUMB_3__1_),
	.CO(CARRYB_3__1_));
   ADDFX2M S2_3_2 (.A(ab_3__2_),
	.B(CARRYB_2__2_),
	.CI(SUMB_2__3_),
	.S(SUMB_3__2_),
	.CO(CARRYB_3__2_));
   ADDFX2M S2_3_4 (.A(ab_3__4_),
	.B(CARRYB_2__4_),
	.CI(SUMB_2__5_),
	.S(SUMB_3__4_),
	.CO(CARRYB_3__4_));
   ADDFX2M S2_2_2 (.A(ab_2__2_),
	.B(n6),
	.CI(SUMB_1__3_),
	.S(SUMB_2__2_),
	.CO(CARRYB_2__2_));
   ADDFX2M S2_6_4 (.A(ab_6__4_),
	.B(CARRYB_5__4_),
	.CI(SUMB_5__5_),
	.S(SUMB_6__4_),
	.CO(CARRYB_6__4_));
   ADDFX2M S2_5_5 (.A(ab_5__5_),
	.B(CARRYB_4__5_),
	.CI(SUMB_4__6_),
	.S(SUMB_5__5_),
	.CO(CARRYB_5__5_));
   ADDFX2M S2_6_3 (.A(ab_6__3_),
	.B(CARRYB_5__3_),
	.CI(SUMB_5__4_),
	.S(SUMB_6__3_),
	.CO(CARRYB_6__3_));
   ADDFX2M S3_4_6 (.A(ab_4__6_),
	.B(CARRYB_3__6_),
	.CI(ab_3__7_),
	.S(SUMB_4__6_),
	.CO(CARRYB_4__6_));
   ADDFX2M S2_5_4 (.A(ab_5__4_),
	.B(CARRYB_4__4_),
	.CI(SUMB_4__5_),
	.S(SUMB_5__4_),
	.CO(CARRYB_5__4_));
   ADDFX2M S2_4_5 (.A(ab_4__5_),
	.B(CARRYB_3__5_),
	.CI(SUMB_3__6_),
	.S(SUMB_4__5_),
	.CO(CARRYB_4__5_));
   ADDFX2M S3_3_6 (.A(ab_3__6_),
	.B(CARRYB_2__6_),
	.CI(ab_2__7_),
	.S(SUMB_3__6_),
	.CO(CARRYB_3__6_));
   ADDFX2M S2_4_3 (.A(ab_4__3_),
	.B(CARRYB_3__3_),
	.CI(SUMB_3__4_),
	.S(SUMB_4__3_),
	.CO(CARRYB_4__3_));
   ADDFX2M S2_3_3 (.A(ab_3__3_),
	.B(CARRYB_2__3_),
	.CI(SUMB_2__4_),
	.S(SUMB_3__3_),
	.CO(CARRYB_3__3_));
   ADDFX2M S3_2_6 (.A(ab_2__6_),
	.B(n9),
	.CI(ab_1__7_),
	.S(SUMB_2__6_),
	.CO(CARRYB_2__6_));
   ADDFX2M S2_2_3 (.A(ab_2__3_),
	.B(n5),
	.CI(SUMB_1__4_),
	.S(SUMB_2__3_),
	.CO(CARRYB_2__3_));
   ADDFX2M S2_2_4 (.A(ab_2__4_),
	.B(n4),
	.CI(SUMB_1__5_),
	.S(SUMB_2__4_),
	.CO(CARRYB_2__4_));
   ADDFX2M S2_2_5 (.A(ab_2__5_),
	.B(n8),
	.CI(SUMB_1__6_),
	.S(SUMB_2__5_),
	.CO(CARRYB_2__5_));
   ADDFX2M S4_1 (.A(ab_7__1_),
	.B(CARRYB_6__1_),
	.CI(SUMB_6__2_),
	.S(SUMB_7__1_),
	.CO(CARRYB_7__1_));
   ADDFX2M S4_0 (.A(ab_7__0_),
	.B(CARRYB_6__0_),
	.CI(SUMB_6__1_),
	.S(SUMB_7__0_),
	.CO(CARRYB_7__0_));
   ADDFX2M S4_3 (.A(ab_7__3_),
	.B(CARRYB_6__3_),
	.CI(SUMB_6__4_),
	.S(SUMB_7__3_),
	.CO(CARRYB_7__3_));
   ADDFX2M S4_2 (.A(ab_7__2_),
	.B(CARRYB_6__2_),
	.CI(SUMB_6__3_),
	.S(SUMB_7__2_),
	.CO(CARRYB_7__2_));
   ADDFX2M S2_2_1 (.A(ab_2__1_),
	.B(n3),
	.CI(SUMB_1__2_),
	.S(SUMB_2__1_),
	.CO(CARRYB_2__1_));
   AND2X2M U2 (.A(ab_0__2_),
	.B(ab_1__1_),
	.Y(n3));
   AND2X2M U3 (.A(ab_0__5_),
	.B(ab_1__4_),
	.Y(n4));
   AND2X2M U4 (.A(ab_0__4_),
	.B(ab_1__3_),
	.Y(n5));
   AND2X2M U5 (.A(ab_0__3_),
	.B(ab_1__2_),
	.Y(n6));
   AND2X2M U6 (.A(ab_0__1_),
	.B(ab_1__0_),
	.Y(n7));
   AND2X2M U7 (.A(ab_0__6_),
	.B(ab_1__5_),
	.Y(n8));
   AND2X2M U8 (.A(ab_0__7_),
	.B(ab_1__6_),
	.Y(n9));
   AND2X2M U9 (.A(CARRYB_7__6_),
	.B(ab_7__7_),
	.Y(n10));
   INVX2M U10 (.A(ab_0__6_),
	.Y(n22));
   CLKXOR2X2M U11 (.A(CARRYB_7__2_),
	.B(SUMB_7__3_),
	.Y(A1_8_));
   INVX2M U12 (.A(ab_0__7_),
	.Y(n23));
   INVX2M U13 (.A(ab_0__5_),
	.Y(n21));
   INVX2M U14 (.A(ab_0__4_),
	.Y(n20));
   INVX2M U15 (.A(ab_0__3_),
	.Y(n19));
   AND2X2M U16 (.A(CARRYB_7__1_),
	.B(SUMB_7__2_),
	.Y(n11));
   AND2X2M U17 (.A(CARRYB_7__0_),
	.B(SUMB_7__1_),
	.Y(n12));
   CLKXOR2X2M U18 (.A(CARRYB_7__1_),
	.B(SUMB_7__2_),
	.Y(A1_7_));
   CLKXOR2X2M U19 (.A(CARRYB_7__4_),
	.B(SUMB_7__5_),
	.Y(A1_10_));
   CLKXOR2X2M U20 (.A(CARRYB_7__5_),
	.B(SUMB_7__6_),
	.Y(A1_11_));
   INVX2M U21 (.A(ab_0__2_),
	.Y(n18));
   AND2X2M U22 (.A(CARRYB_7__3_),
	.B(SUMB_7__4_),
	.Y(n13));
   AND2X2M U23 (.A(CARRYB_7__4_),
	.B(SUMB_7__5_),
	.Y(n14));
   CLKXOR2X2M U24 (.A(CARRYB_7__3_),
	.B(SUMB_7__4_),
	.Y(A1_9_));
   AND2X2M U25 (.A(CARRYB_7__2_),
	.B(SUMB_7__3_),
	.Y(n15));
   XNOR2X2M U26 (.A(CARRYB_7__0_),
	.B(n17),
	.Y(A1_6_));
   INVX2M U27 (.A(SUMB_7__1_),
	.Y(n17));
   CLKXOR2X2M U28 (.A(CARRYB_7__6_),
	.B(ab_7__7_),
	.Y(A1_12_));
   AND2X2M U29 (.A(CARRYB_7__5_),
	.B(SUMB_7__6_),
	.Y(n16));
   CLKXOR2X2M U30 (.A(ab_1__0_),
	.B(ab_0__1_),
	.Y(PRODUCT[1]));
   XNOR2X2M U31 (.A(ab_1__2_),
	.B(n19),
	.Y(SUMB_1__2_));
   XNOR2X2M U32 (.A(ab_1__6_),
	.B(n23),
	.Y(SUMB_1__6_));
   XNOR2X2M U33 (.A(ab_1__5_),
	.B(n22),
	.Y(SUMB_1__5_));
   XNOR2X2M U34 (.A(ab_1__4_),
	.B(n21),
	.Y(SUMB_1__4_));
   XNOR2X2M U35 (.A(ab_1__3_),
	.B(n20),
	.Y(SUMB_1__3_));
   XNOR2X2M U39 (.A(ab_1__1_),
	.B(n18),
	.Y(SUMB_1__1_));
   INVX2M U52 (.A(B[1]),
	.Y(n30));
   NOR2X1M U54 (.A(A[7]),
	.B(B[7]),
	.Y(ab_7__7_));
   NOR2X1M U55 (.A(A[7]),
	.B(B[6]),
	.Y(ab_7__6_));
   NOR2X1M U56 (.A(A[7]),
	.B(B[5]),
	.Y(ab_7__5_));
   NOR2X1M U57 (.A(A[7]),
	.B(B[4]),
	.Y(ab_7__4_));
   NOR2X1M U58 (.A(A[7]),
	.B(B[3]),
	.Y(ab_7__3_));
   NOR2X1M U59 (.A(A[7]),
	.B(B[2]),
	.Y(ab_7__2_));
   NOR2X1M U60 (.A(A[7]),
	.B(n30),
	.Y(ab_7__1_));
   NOR2X1M U61 (.A(A[7]),
	.B(B[0]),
	.Y(ab_7__0_));
   NOR2X1M U62 (.A(B[7]),
	.B(A[6]),
	.Y(ab_6__7_));
   NOR2X1M U63 (.A(B[6]),
	.B(A[6]),
	.Y(ab_6__6_));
   NOR2X1M U64 (.A(B[5]),
	.B(A[6]),
	.Y(ab_6__5_));
   NOR2X1M U65 (.A(B[4]),
	.B(A[6]),
	.Y(ab_6__4_));
   NOR2X1M U66 (.A(B[3]),
	.B(A[6]),
	.Y(ab_6__3_));
   NOR2X1M U67 (.A(B[2]),
	.B(A[6]),
	.Y(ab_6__2_));
   NOR2X1M U68 (.A(n30),
	.B(A[6]),
	.Y(ab_6__1_));
   NOR2X1M U69 (.A(B[0]),
	.B(A[6]),
	.Y(ab_6__0_));
   NOR2X1M U70 (.A(B[7]),
	.B(A[5]),
	.Y(ab_5__7_));
   NOR2X1M U71 (.A(B[6]),
	.B(A[5]),
	.Y(ab_5__6_));
   NOR2X1M U72 (.A(B[5]),
	.B(A[5]),
	.Y(ab_5__5_));
   NOR2X1M U73 (.A(B[4]),
	.B(A[5]),
	.Y(ab_5__4_));
   NOR2X1M U74 (.A(B[3]),
	.B(A[5]),
	.Y(ab_5__3_));
   NOR2X1M U75 (.A(B[2]),
	.B(A[5]),
	.Y(ab_5__2_));
   NOR2X1M U76 (.A(n30),
	.B(A[5]),
	.Y(ab_5__1_));
   NOR2X1M U77 (.A(B[0]),
	.B(A[5]),
	.Y(ab_5__0_));
   NOR2X1M U78 (.A(B[7]),
	.B(A[4]),
	.Y(ab_4__7_));
   NOR2X1M U79 (.A(B[6]),
	.B(A[4]),
	.Y(ab_4__6_));
   NOR2X1M U80 (.A(B[5]),
	.B(A[4]),
	.Y(ab_4__5_));
   NOR2X1M U81 (.A(B[4]),
	.B(A[4]),
	.Y(ab_4__4_));
   NOR2X1M U82 (.A(B[3]),
	.B(A[4]),
	.Y(ab_4__3_));
   NOR2X1M U83 (.A(B[2]),
	.B(A[4]),
	.Y(ab_4__2_));
   NOR2X1M U84 (.A(n30),
	.B(A[4]),
	.Y(ab_4__1_));
   NOR2X1M U85 (.A(B[0]),
	.B(A[4]),
	.Y(ab_4__0_));
   NOR2X1M U86 (.A(B[7]),
	.B(A[3]),
	.Y(ab_3__7_));
   NOR2X1M U87 (.A(B[6]),
	.B(A[3]),
	.Y(ab_3__6_));
   NOR2X1M U88 (.A(B[5]),
	.B(A[3]),
	.Y(ab_3__5_));
   NOR2X1M U89 (.A(B[4]),
	.B(A[3]),
	.Y(ab_3__4_));
   NOR2X1M U90 (.A(B[3]),
	.B(A[3]),
	.Y(ab_3__3_));
   NOR2X1M U91 (.A(B[2]),
	.B(A[3]),
	.Y(ab_3__2_));
   NOR2X1M U92 (.A(n30),
	.B(A[3]),
	.Y(ab_3__1_));
   NOR2X1M U93 (.A(B[0]),
	.B(A[3]),
	.Y(ab_3__0_));
   NOR2X1M U94 (.A(B[7]),
	.B(A[2]),
	.Y(ab_2__7_));
   NOR2X1M U95 (.A(B[6]),
	.B(A[2]),
	.Y(ab_2__6_));
   NOR2X1M U96 (.A(B[5]),
	.B(A[2]),
	.Y(ab_2__5_));
   NOR2X1M U97 (.A(B[4]),
	.B(A[2]),
	.Y(ab_2__4_));
   NOR2X1M U98 (.A(B[3]),
	.B(A[2]),
	.Y(ab_2__3_));
   NOR2X1M U99 (.A(B[2]),
	.B(A[2]),
	.Y(ab_2__2_));
   NOR2X1M U100 (.A(n30),
	.B(A[2]),
	.Y(ab_2__1_));
   NOR2X1M U101 (.A(B[0]),
	.B(A[2]),
	.Y(ab_2__0_));
   NOR2X1M U102 (.A(B[7]),
	.B(A[1]),
	.Y(ab_1__7_));
   NOR2X1M U103 (.A(B[6]),
	.B(A[1]),
	.Y(ab_1__6_));
   NOR2X1M U104 (.A(B[5]),
	.B(A[1]),
	.Y(ab_1__5_));
   NOR2X1M U105 (.A(B[4]),
	.B(A[1]),
	.Y(ab_1__4_));
   NOR2X1M U106 (.A(B[3]),
	.B(A[1]),
	.Y(ab_1__3_));
   NOR2X1M U107 (.A(B[2]),
	.B(A[1]),
	.Y(ab_1__2_));
   NOR2X1M U108 (.A(n30),
	.B(A[1]),
	.Y(ab_1__1_));
   NOR2X1M U109 (.A(B[0]),
	.B(A[1]),
	.Y(ab_1__0_));
   NOR2X1M U110 (.A(B[7]),
	.B(A[0]),
	.Y(ab_0__7_));
   NOR2X1M U111 (.A(B[6]),
	.B(A[0]),
	.Y(ab_0__6_));
   NOR2X1M U112 (.A(B[5]),
	.B(A[0]),
	.Y(ab_0__5_));
   NOR2X1M U113 (.A(B[4]),
	.B(A[0]),
	.Y(ab_0__4_));
   NOR2X1M U114 (.A(B[3]),
	.B(A[0]),
	.Y(ab_0__3_));
   NOR2X1M U115 (.A(B[2]),
	.B(A[0]),
	.Y(ab_0__2_));
   NOR2X1M U116 (.A(n30),
	.B(A[0]),
	.Y(ab_0__1_));
   NOR2X1M U117 (.A(B[0]),
	.B(A[0]),
	.Y(PRODUCT[0]));
   ALU_DW01_add_1 FS_1 (.A({ FE_UNCONNECTEDZ_0,
		A1_12_,
		A1_11_,
		A1_10_,
		A1_9_,
		A1_8_,
		A1_7_,
		A1_6_,
		SUMB_7__0_,
		A1_4_,
		A1_3_,
		A1_2_,
		A1_1_,
		A1_0_ }),
	.B({ n10,
		n16,
		n14,
		n13,
		n15,
		n11,
		n12,
		FE_UNCONNECTEDZ_1,
		FE_UNCONNECTEDZ_2,
		FE_UNCONNECTEDZ_3,
		FE_UNCONNECTEDZ_4,
		FE_UNCONNECTEDZ_5,
		FE_UNCONNECTEDZ_6,
		FE_UNCONNECTEDZ_7 }),
	.SUM({ PRODUCT[15],
		PRODUCT[14],
		PRODUCT[13],
		PRODUCT[12],
		PRODUCT[11],
		PRODUCT[10],
		PRODUCT[9],
		PRODUCT[8],
		PRODUCT[7],
		PRODUCT[6],
		PRODUCT[5],
		PRODUCT[4],
		PRODUCT[3],
		PRODUCT[2] }));
endmodule

module ALU_test_1 (
	A, 
	B, 
	ALU_FUN, 
	Enable, 
	CLK, 
	RST, 
	ALU_OUT, 
	OUT_VALID, 
	test_si, 
	test_se);
   input [7:0] A;
   input [7:0] B;
   input [3:0] ALU_FUN;
   input Enable;
   input CLK;
   input RST;
   output [15:0] ALU_OUT;
   output OUT_VALID;
   input test_si;
   input test_se;

   // Internal wires
   wire FE_PHN30_SI_2_;
   wire CLK4_fun_scan__Fence_N0;
   wire FE_OFN28_n51;
   wire FE_DBTN14_REG0_7_;
   wire FE_DBTN13_REG0_6_;
   wire FE_DBTN12_REG0_5_;
   wire FE_DBTN11_REG0_4_;
   wire FE_DBTN10_REG0_3_;
   wire FE_DBTN9_REG0_2_;
   wire FE_DBTN8_REG0_1_;
   wire FE_DBTN7_REG0_0_;
   wire FE_DBTN6_REG1_7_;
   wire FE_DBTN5_REG1_6_;
   wire FE_DBTN4_REG1_5_;
   wire FE_DBTN3_REG1_4_;
   wire FE_DBTN2_REG1_3_;
   wire FE_DBTN1_REG1_2_;
   wire FE_DBTN0_REG1_0_;
   wire N91;
   wire N92;
   wire N93;
   wire N94;
   wire N95;
   wire N96;
   wire N97;
   wire N98;
   wire N99;
   wire N100;
   wire N101;
   wire N102;
   wire N103;
   wire N104;
   wire N105;
   wire N106;
   wire N107;
   wire N108;
   wire N109;
   wire N110;
   wire N111;
   wire N112;
   wire N113;
   wire N114;
   wire N115;
   wire N116;
   wire N117;
   wire N118;
   wire N119;
   wire N120;
   wire N121;
   wire N122;
   wire N123;
   wire N124;
   wire N125;
   wire N126;
   wire N127;
   wire N128;
   wire N129;
   wire N130;
   wire N131;
   wire N132;
   wire N165;
   wire N166;
   wire N167;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n137;
   wire n139;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire SYNOPSYS_UNCONNECTED_1;
   wire SYNOPSYS_UNCONNECTED_2;
   wire SYNOPSYS_UNCONNECTED_3;
   wire SYNOPSYS_UNCONNECTED_4;
   wire SYNOPSYS_UNCONNECTED_5;
   wire SYNOPSYS_UNCONNECTED_6;
   wire SYNOPSYS_UNCONNECTED_7;
   wire SYNOPSYS_UNCONNECTED_8;
   wire [15:0] ALU_Value;

   assign OUT_VALID = Enable ;

   CLKBUFX4M FE_PHC30_SI_2_ (.A(test_si),
	.Y(FE_PHN30_SI_2_));
   CLKBUFX40M CLK4_fun_scan__Fence_I0 (.A(CLK),
	.Y(CLK4_fun_scan__Fence_N0));
   BUFX2M FE_OFC28_n51 (.A(n51),
	.Y(FE_OFN28_n51));
   INVX2M FE_DBTC14_REG0_7_ (.A(A[7]),
	.Y(FE_DBTN14_REG0_7_));
   INVX2M FE_DBTC13_REG0_6_ (.A(A[6]),
	.Y(FE_DBTN13_REG0_6_));
   INVX2M FE_DBTC12_REG0_5_ (.A(A[5]),
	.Y(FE_DBTN12_REG0_5_));
   INVX2M FE_DBTC11_REG0_4_ (.A(A[4]),
	.Y(FE_DBTN11_REG0_4_));
   INVX2M FE_DBTC10_REG0_3_ (.A(A[3]),
	.Y(FE_DBTN10_REG0_3_));
   INVX2M FE_DBTC9_REG0_2_ (.A(A[2]),
	.Y(FE_DBTN9_REG0_2_));
   INVX2M FE_DBTC8_REG0_1_ (.A(A[1]),
	.Y(FE_DBTN8_REG0_1_));
   INVX2M FE_DBTC7_REG0_0_ (.A(A[0]),
	.Y(FE_DBTN7_REG0_0_));
   INVX2M FE_DBTC6_REG1_7_ (.A(B[7]),
	.Y(FE_DBTN6_REG1_7_));
   INVX2M FE_DBTC5_REG1_6_ (.A(B[6]),
	.Y(FE_DBTN5_REG1_6_));
   INVX2M FE_DBTC4_REG1_5_ (.A(B[5]),
	.Y(FE_DBTN4_REG1_5_));
   INVX2M FE_DBTC3_REG1_4_ (.A(B[4]),
	.Y(FE_DBTN3_REG1_4_));
   INVX2M FE_DBTC2_REG1_3_ (.A(B[3]),
	.Y(FE_DBTN2_REG1_3_));
   INVX2M FE_DBTC1_REG1_2_ (.A(B[2]),
	.Y(FE_DBTN1_REG1_2_));
   INVX2M FE_DBTC0_REG1_0_ (.A(B[0]),
	.Y(FE_DBTN0_REG1_0_));
   SDFFRQX2M ALU_OUT_reg_7_ (.SI(ALU_OUT[6]),
	.SE(test_se),
	.D(ALU_Value[7]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[7]));
   SDFFRQX2M ALU_OUT_reg_6_ (.SI(ALU_OUT[5]),
	.SE(test_se),
	.D(ALU_Value[6]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[6]));
   SDFFRQX2M ALU_OUT_reg_4_ (.SI(ALU_OUT[3]),
	.SE(test_se),
	.D(ALU_Value[4]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[4]));
   SDFFRQX2M ALU_OUT_reg_3_ (.SI(ALU_OUT[2]),
	.SE(test_se),
	.D(ALU_Value[3]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[3]));
   SDFFRQX2M ALU_OUT_reg_2_ (.SI(ALU_OUT[1]),
	.SE(test_se),
	.D(ALU_Value[2]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[2]));
   SDFFRQX2M ALU_OUT_reg_1_ (.SI(ALU_OUT[0]),
	.SE(test_se),
	.D(ALU_Value[1]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[1]));
   SDFFRQX2M ALU_OUT_reg_0_ (.SI(FE_PHN30_SI_2_),
	.SE(test_se),
	.D(ALU_Value[0]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[0]));
   SDFFRQX2M ALU_OUT_reg_15_ (.SI(ALU_OUT[14]),
	.SE(test_se),
	.D(ALU_Value[15]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[15]));
   SDFFRQX2M ALU_OUT_reg_14_ (.SI(ALU_OUT[13]),
	.SE(test_se),
	.D(ALU_Value[14]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[14]));
   SDFFRQX2M ALU_OUT_reg_13_ (.SI(ALU_OUT[12]),
	.SE(test_se),
	.D(ALU_Value[13]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[13]));
   SDFFRQX2M ALU_OUT_reg_12_ (.SI(ALU_OUT[11]),
	.SE(test_se),
	.D(ALU_Value[12]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[12]));
   SDFFRQX2M ALU_OUT_reg_11_ (.SI(ALU_OUT[10]),
	.SE(test_se),
	.D(ALU_Value[11]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[11]));
   SDFFRQX2M ALU_OUT_reg_10_ (.SI(ALU_OUT[9]),
	.SE(test_se),
	.D(ALU_Value[10]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[10]));
   SDFFRQX2M ALU_OUT_reg_9_ (.SI(ALU_OUT[8]),
	.SE(test_se),
	.D(ALU_Value[9]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[9]));
   SDFFRQX2M ALU_OUT_reg_8_ (.SI(ALU_OUT[7]),
	.SE(test_se),
	.D(ALU_Value[8]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[8]));
   SDFFRQX1M ALU_OUT_reg_5_ (.SI(ALU_OUT[4]),
	.SE(test_se),
	.D(ALU_Value[5]),
	.CK(CLK4_fun_scan__Fence_N0),
	.RN(RST),
	.Q(ALU_OUT[5]));
   NOR3BX4M U7 (.AN(n121),
	.B(n147),
	.C(ALU_FUN[2]),
	.Y(n65));
   OAI2BB1X2M U24 (.A0N(N123),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[14]));
   OAI2BB1X2M U25 (.A0N(N124),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[15]));
   OAI2BB1X2M U26 (.A0N(N121),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[12]));
   OAI2BB1X2M U27 (.A0N(N120),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[11]));
   OAI2BB1X2M U28 (.A0N(N122),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[13]));
   OAI2BB1X2M U29 (.A0N(N118),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[9]));
   OAI2BB1X2M U30 (.A0N(N119),
	.A1N(n47),
	.B0(n48),
	.Y(ALU_Value[10]));
   AOI31X2M U31 (.A0(n109),
	.A1(n110),
	.A2(n111),
	.B0(n143),
	.Y(ALU_Value[0]));
   AOI22X1M U32 (.A0(N100),
	.A1(n66),
	.B0(N91),
	.B1(n53),
	.Y(n109));
   AOI211X2M U33 (.A0(n57),
	.A1(FE_DBTN7_REG0_0_),
	.B0(n112),
	.C0(n113),
	.Y(n111));
   AOI222X1M U34 (.A0(N109),
	.A1(FE_OFN28_n51),
	.B0(A[0]),
	.B1(n58),
	.C0(N125),
	.C1(n65),
	.Y(n110));
   AOI31X2M U35 (.A0(n97),
	.A1(n98),
	.A2(n99),
	.B0(n143),
	.Y(ALU_Value[1]));
   AOI222X1M U36 (.A0(N92),
	.A1(n53),
	.B0(N110),
	.B1(FE_OFN28_n51),
	.C0(N101),
	.C1(n66),
	.Y(n97));
   AOI211X2M U37 (.A0(A[2]),
	.A1(n145),
	.B0(n100),
	.C0(n101),
	.Y(n99));
   AOI222X1M U38 (.A0(N126),
	.A1(n65),
	.B0(n57),
	.B1(FE_DBTN8_REG0_1_),
	.C0(A[1]),
	.C1(n58),
	.Y(n98));
   AOI31X2M U39 (.A0(n91),
	.A1(n92),
	.A2(n93),
	.B0(n143),
	.Y(ALU_Value[2]));
   AOI22X1M U40 (.A0(N102),
	.A1(n66),
	.B0(N93),
	.B1(n53),
	.Y(n91));
   AOI221XLM U41 (.A0(A[3]),
	.A1(n145),
	.B0(n57),
	.B1(FE_DBTN9_REG0_2_),
	.C0(n94),
	.Y(n93));
   AOI222X1M U42 (.A0(N111),
	.A1(FE_OFN28_n51),
	.B0(A[2]),
	.B1(n58),
	.C0(N127),
	.C1(n65),
	.Y(n92));
   AOI31X2M U43 (.A0(n85),
	.A1(n86),
	.A2(n87),
	.B0(n143),
	.Y(ALU_Value[3]));
   AOI22X1M U44 (.A0(N103),
	.A1(n66),
	.B0(N94),
	.B1(n53),
	.Y(n85));
   AOI221XLM U45 (.A0(A[4]),
	.A1(n145),
	.B0(n57),
	.B1(FE_DBTN10_REG0_3_),
	.C0(n88),
	.Y(n87));
   AOI222X1M U46 (.A0(N112),
	.A1(FE_OFN28_n51),
	.B0(A[3]),
	.B1(n58),
	.C0(N128),
	.C1(n65),
	.Y(n86));
   AOI31X2M U47 (.A0(n79),
	.A1(n80),
	.A2(n81),
	.B0(n143),
	.Y(ALU_Value[4]));
   AOI22X1M U48 (.A0(N104),
	.A1(n66),
	.B0(N95),
	.B1(n53),
	.Y(n79));
   AOI221XLM U49 (.A0(n145),
	.A1(A[5]),
	.B0(n57),
	.B1(FE_DBTN11_REG0_4_),
	.C0(n82),
	.Y(n81));
   AOI222X1M U50 (.A0(N113),
	.A1(FE_OFN28_n51),
	.B0(A[4]),
	.B1(n58),
	.C0(N129),
	.C1(n65),
	.Y(n80));
   AOI31X2M U51 (.A0(n73),
	.A1(n74),
	.A2(n75),
	.B0(n143),
	.Y(ALU_Value[5]));
   AOI221XLM U52 (.A0(n145),
	.A1(A[6]),
	.B0(n57),
	.B1(FE_DBTN12_REG0_5_),
	.C0(n76),
	.Y(n75));
   AOI22X1M U53 (.A0(N105),
	.A1(n66),
	.B0(N96),
	.B1(n53),
	.Y(n73));
   AOI222X1M U54 (.A0(N114),
	.A1(FE_OFN28_n51),
	.B0(A[5]),
	.B1(n58),
	.C0(N130),
	.C1(n65),
	.Y(n74));
   AOI31X2M U55 (.A0(n67),
	.A1(n68),
	.A2(n69),
	.B0(n143),
	.Y(ALU_Value[6]));
   AOI221XLM U56 (.A0(n145),
	.A1(A[7]),
	.B0(n57),
	.B1(FE_DBTN13_REG0_6_),
	.C0(n70),
	.Y(n69));
   AOI22X1M U57 (.A0(N106),
	.A1(n66),
	.B0(N97),
	.B1(n53),
	.Y(n67));
   AOI222X1M U58 (.A0(N115),
	.A1(FE_OFN28_n51),
	.B0(n58),
	.B1(A[6]),
	.C0(N131),
	.C1(n65),
	.Y(n68));
   AOI31X2M U59 (.A0(n54),
	.A1(n55),
	.A2(n56),
	.B0(n143),
	.Y(ALU_Value[7]));
   AOI221XLM U60 (.A0(n57),
	.A1(FE_DBTN14_REG0_7_),
	.B0(n58),
	.B1(A[7]),
	.C0(n59),
	.Y(n56));
   AOI22X1M U61 (.A0(N107),
	.A1(n66),
	.B0(N98),
	.B1(n53),
	.Y(n54));
   AOI22X1M U62 (.A0(N132),
	.A1(n65),
	.B0(N116),
	.B1(FE_OFN28_n51),
	.Y(n55));
   AOI21X2M U63 (.A0(n49),
	.A1(n50),
	.B0(n143),
	.Y(ALU_Value[8]));
   AOI21X2M U64 (.A0(N99),
	.A1(n53),
	.B0(n142),
	.Y(n49));
   AOI2BB2XLM U65 (.A0N(FE_DBTN14_REG0_7_),
	.A1N(n52),
	.B0(N117),
	.B1(FE_OFN28_n51),
	.Y(n50));
   NAND2X2M U67 (.A(Enable),
	.B(n142),
	.Y(n48));
   INVX2M U68 (.A(n108),
	.Y(n142));
   AOI211X2M U69 (.A0(N108),
	.A1(n66),
	.B0(n57),
	.C0(n63),
	.Y(n108));
   AND4X2M U70 (.A(N167),
	.B(n115),
	.C(ALU_FUN[3]),
	.D(n148),
	.Y(n106));
   OAI222X1M U71 (.A0(n71),
	.A1(FE_DBTN5_REG1_6_),
	.B0(B[6]),
	.B1(n72),
	.C0(n52),
	.C1(FE_DBTN12_REG0_5_),
	.Y(n70));
   AOI221XLM U72 (.A0(A[6]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN13_REG0_6_),
	.C0(n57),
	.Y(n72));
   AOI221XLM U73 (.A0(n62),
	.A1(FE_DBTN13_REG0_6_),
	.B0(A[6]),
	.B1(n64),
	.C0(n58),
	.Y(n71));
   OAI2BB1X2M U74 (.A0N(n146),
	.A1N(n121),
	.B0(n117),
	.Y(n63));
   OAI2BB1X2M U75 (.A0N(n116),
	.A1N(n115),
	.B0(n117),
	.Y(n64));
   AND3X2M U76 (.A(n122),
	.B(n148),
	.C(ALU_FUN[3]),
	.Y(n62));
   AND2X2M U77 (.A(n115),
	.B(n121),
	.Y(n58));
   NOR2X2M U78 (.A(n148),
	.B(ALU_FUN[3]),
	.Y(n121));
   NOR2X2M U80 (.A(n123),
	.B(n144),
	.Y(n57));
   INVX2M U81 (.A(n116),
	.Y(n144));
   INVX2M U82 (.A(n123),
	.Y(n146));
   NOR2BX2M U83 (.AN(n122),
	.B(n144),
	.Y(n53));
   NAND3X2M U84 (.A(n146),
	.B(n148),
	.C(ALU_FUN[3]),
	.Y(n52));
   INVX2M U85 (.A(Enable),
	.Y(n143));
   NOR2BX2M U86 (.AN(FE_OFN28_n51),
	.B(n143),
	.Y(n47));
   AND2X2M U87 (.A(n122),
	.B(n121),
	.Y(n66));
   INVX2M U88 (.A(n107),
	.Y(n145));
   INVX2M U105 (.A(n44),
	.Y(n139));
   INVX2M U106 (.A(n33),
	.Y(n137));
   OAI21X2M U107 (.A0(B[0]),
	.A1(n118),
	.B0(n119),
	.Y(n112));
   AOI221XLM U108 (.A0(A[0]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN7_REG0_0_),
	.C0(n57),
	.Y(n118));
   AOI31X2M U109 (.A0(N165),
	.A1(ALU_FUN[3]),
	.A2(n120),
	.B0(n106),
	.Y(n119));
   NOR3X2M U110 (.A(n147),
	.B(ALU_FUN[2]),
	.C(ALU_FUN[0]),
	.Y(n120));
   OAI21X2M U111 (.A0(B[1]),
	.A1(n103),
	.B0(n104),
	.Y(n100));
   AOI221XLM U112 (.A0(A[1]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN8_REG0_1_),
	.C0(n57),
	.Y(n103));
   AOI31X2M U113 (.A0(N166),
	.A1(ALU_FUN[3]),
	.A2(n105),
	.B0(n106),
	.Y(n104));
   NOR3X2M U114 (.A(n148),
	.B(ALU_FUN[2]),
	.C(n147),
	.Y(n105));
   OAI2B2X1M U118 (.A0(n114),
	.A1N(B[0]),
	.B0(n107),
	.B1(FE_DBTN8_REG0_1_),
	.Y(n113));
   AOI221XLM U119 (.A0(n62),
	.A1(FE_DBTN7_REG0_0_),
	.B0(A[0]),
	.B1(n64),
	.C0(n58),
	.Y(n114));
   OAI2B2X1M U120 (.A0(n102),
	.A1N(B[1]),
	.B0(n52),
	.B1(FE_DBTN7_REG0_0_),
	.Y(n101));
   AOI221XLM U121 (.A0(n62),
	.A1(FE_DBTN8_REG0_1_),
	.B0(A[1]),
	.B1(n64),
	.C0(n58),
	.Y(n102));
   OAI222X1M U122 (.A0(n95),
	.A1(FE_DBTN1_REG1_2_),
	.B0(B[2]),
	.B1(n96),
	.C0(n52),
	.C1(FE_DBTN8_REG0_1_),
	.Y(n94));
   AOI221XLM U123 (.A0(A[2]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN9_REG0_2_),
	.C0(n57),
	.Y(n96));
   AOI221XLM U124 (.A0(n62),
	.A1(FE_DBTN9_REG0_2_),
	.B0(A[2]),
	.B1(n64),
	.C0(n58),
	.Y(n95));
   OAI222X1M U125 (.A0(n89),
	.A1(FE_DBTN2_REG1_3_),
	.B0(B[3]),
	.B1(n90),
	.C0(n52),
	.C1(FE_DBTN9_REG0_2_),
	.Y(n88));
   AOI221XLM U126 (.A0(A[3]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN10_REG0_3_),
	.C0(n57),
	.Y(n90));
   AOI221XLM U127 (.A0(n62),
	.A1(FE_DBTN10_REG0_3_),
	.B0(A[3]),
	.B1(n64),
	.C0(n58),
	.Y(n89));
   OAI222X1M U128 (.A0(n83),
	.A1(FE_DBTN3_REG1_4_),
	.B0(B[4]),
	.B1(n84),
	.C0(n52),
	.C1(FE_DBTN10_REG0_3_),
	.Y(n82));
   AOI221XLM U130 (.A0(A[4]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN11_REG0_4_),
	.C0(n57),
	.Y(n84));
   AOI221XLM U131 (.A0(n62),
	.A1(FE_DBTN11_REG0_4_),
	.B0(A[4]),
	.B1(n64),
	.C0(n58),
	.Y(n83));
   OAI222X1M U132 (.A0(n77),
	.A1(FE_DBTN4_REG1_5_),
	.B0(B[5]),
	.B1(n78),
	.C0(n52),
	.C1(FE_DBTN11_REG0_4_),
	.Y(n76));
   AOI221XLM U134 (.A0(A[5]),
	.A1(n62),
	.B0(n63),
	.B1(FE_DBTN12_REG0_5_),
	.C0(n57),
	.Y(n78));
   AOI221XLM U135 (.A0(n62),
	.A1(FE_DBTN12_REG0_5_),
	.B0(A[5]),
	.B1(n64),
	.C0(n58),
	.Y(n77));
   OAI222X1M U136 (.A0(n60),
	.A1(FE_DBTN6_REG1_7_),
	.B0(B[7]),
	.B1(n61),
	.C0(n52),
	.C1(FE_DBTN13_REG0_6_),
	.Y(n59));
   AOI221XLM U138 (.A0(n62),
	.A1(A[7]),
	.B0(n63),
	.B1(FE_DBTN14_REG0_7_),
	.C0(n57),
	.Y(n61));
   AOI221XLM U139 (.A0(n62),
	.A1(FE_DBTN14_REG0_7_),
	.B0(A[7]),
	.B1(n64),
	.C0(n58),
	.Y(n60));
   NOR2X2M U140 (.A(ALU_FUN[2]),
	.B(ALU_FUN[1]),
	.Y(n122));
   NAND2X2M U141 (.A(ALU_FUN[2]),
	.B(ALU_FUN[1]),
	.Y(n123));
   NOR2X2M U142 (.A(ALU_FUN[3]),
	.B(ALU_FUN[0]),
	.Y(n116));
   INVX2M U143 (.A(ALU_FUN[0]),
	.Y(n148));
   INVX2M U144 (.A(ALU_FUN[1]),
	.Y(n147));
   NAND3X2M U146 (.A(n122),
	.B(ALU_FUN[0]),
	.C(ALU_FUN[3]),
	.Y(n117));
   AND2X2M U147 (.A(ALU_FUN[2]),
	.B(n147),
	.Y(n115));
   NAND3X2M U148 (.A(ALU_FUN[3]),
	.B(ALU_FUN[0]),
	.C(n115),
	.Y(n107));
   NOR3X2M U150 (.A(n144),
	.B(ALU_FUN[2]),
	.C(n147),
	.Y(n51));
   NOR2X1M U152 (.A(FE_DBTN14_REG0_7_),
	.B(B[7]),
	.Y(n132));
   NAND2BX1M U153 (.AN(B[4]),
	.B(A[4]),
	.Y(n125));
   NAND2BX1M U154 (.AN(A[4]),
	.B(B[4]),
	.Y(n37));
   CLKNAND2X2M U155 (.A(n125),
	.B(n37),
	.Y(n127));
   NOR2X1M U156 (.A(FE_DBTN2_REG1_3_),
	.B(A[3]),
	.Y(n45));
   NOR2X1M U157 (.A(FE_DBTN1_REG1_2_),
	.B(A[2]),
	.Y(n36));
   NOR2X1M U158 (.A(FE_DBTN0_REG1_0_),
	.B(A[0]),
	.Y(n33));
   CLKNAND2X2M U159 (.A(A[2]),
	.B(FE_DBTN1_REG1_2_),
	.Y(n124));
   NAND2BX1M U160 (.AN(n36),
	.B(n124),
	.Y(n42));
   AOI21X1M U161 (.A0(n33),
	.A1(FE_DBTN8_REG0_1_),
	.B0(B[1]),
	.Y(n34));
   AOI211X1M U162 (.A0(A[1]),
	.A1(n137),
	.B0(n42),
	.C0(n34),
	.Y(n35));
   CLKNAND2X2M U163 (.A(A[3]),
	.B(FE_DBTN2_REG1_3_),
	.Y(n46));
   OAI31X1M U164 (.A0(n45),
	.A1(n36),
	.A2(n35),
	.B0(n46),
	.Y(n38));
   NAND2BX1M U165 (.AN(A[5]),
	.B(B[5]),
	.Y(n130));
   OAI211X1M U166 (.A0(n127),
	.A1(n38),
	.B0(n37),
	.C0(n130),
	.Y(n39));
   NAND2BX1M U167 (.AN(B[5]),
	.B(A[5]),
	.Y(n126));
   XNOR2X1M U168 (.A(A[6]),
	.B(B[6]),
	.Y(n129));
   AOI32X1M U169 (.A0(n39),
	.A1(n126),
	.A2(n129),
	.B0(B[6]),
	.B1(FE_DBTN13_REG0_6_),
	.Y(n40));
   CLKNAND2X2M U170 (.A(B[7]),
	.B(FE_DBTN14_REG0_7_),
	.Y(n133));
   OAI21X1M U171 (.A0(n132),
	.A1(n40),
	.B0(n133),
	.Y(N167));
   CLKNAND2X2M U172 (.A(A[0]),
	.B(FE_DBTN0_REG1_0_),
	.Y(n43));
   OA21X1M U173 (.A0(n43),
	.A1(FE_DBTN8_REG0_1_),
	.B0(B[1]),
	.Y(n41));
   AOI211X1M U174 (.A0(n43),
	.A1(FE_DBTN8_REG0_1_),
	.B0(n42),
	.C0(n41),
	.Y(n44));
   AOI31X1M U175 (.A0(n139),
	.A1(n124),
	.A2(n46),
	.B0(n45),
	.Y(n128));
   OAI2B11X1M U176 (.A0(n127),
	.A1N(n128),
	.B0(n126),
	.C0(n125),
	.Y(n131));
   AOI32X1M U177 (.A0(n131),
	.A1(n130),
	.A2(n129),
	.B0(A[6]),
	.B1(FE_DBTN5_REG1_6_),
	.Y(n134));
   AOI2B1X1M U178 (.A0(n133),
	.A1N(n134),
	.B0(n132),
	.Y(n135));
   CLKINVX1M U179 (.A(n135),
	.Y(N166));
   NOR2X1M U180 (.A(N167),
	.B(N166),
	.Y(N165));
   ALU_DW_div_uns_0 div_68 (.a({ A[7],
		A[6],
		A[5],
		A[4],
		A[3],
		A[2],
		A[1],
		FE_DBTN7_REG0_0_ }),
	.b({ B[7],
		B[6],
		FE_DBTN4_REG1_5_,
		FE_DBTN3_REG1_4_,
		FE_DBTN2_REG1_3_,
		FE_DBTN1_REG1_2_,
		B[1],
		B[0] }),
	.quotient({ N132,
		N131,
		N130,
		N129,
		N128,
		N127,
		N126,
		N125 }),
	.remainder({ SYNOPSYS_UNCONNECTED_1,
		SYNOPSYS_UNCONNECTED_2,
		SYNOPSYS_UNCONNECTED_3,
		SYNOPSYS_UNCONNECTED_4,
		SYNOPSYS_UNCONNECTED_5,
		SYNOPSYS_UNCONNECTED_6,
		SYNOPSYS_UNCONNECTED_7,
		SYNOPSYS_UNCONNECTED_8 }),
	.p1(FE_DBTN0_REG1_0_),
	.p2(FE_DBTN5_REG1_6_),
	.p3(FE_DBTN6_REG1_7_),
	.p4(FE_DBTN8_REG0_1_),
	.p5(FE_DBTN9_REG0_2_),
	.p6(FE_DBTN10_REG0_3_),
	.p7(FE_DBTN11_REG0_4_),
	.p8(FE_DBTN12_REG0_5_),
	.p9(FE_DBTN13_REG0_6_));
   ALU_DW01_sub_0 sub_62 (.A({ FE_UNCONNECTEDZ_0,
		A }),
	.B({ FE_UNCONNECTEDZ_1,
		FE_DBTN6_REG1_7_,
		FE_DBTN5_REG1_6_,
		FE_DBTN4_REG1_5_,
		FE_DBTN3_REG1_4_,
		FE_DBTN2_REG1_3_,
		FE_DBTN1_REG1_2_,
		B[1],
		B[0] }),
	.DIFF({ N108,
		N107,
		N106,
		N105,
		N104,
		N103,
		N102,
		N101,
		N100 }),
	.p1(FE_DBTN0_REG1_0_),
	.p2(FE_DBTN7_REG0_0_));
   ALU_DW01_add_0 add_59 (.A({ FE_UNCONNECTEDZ_2,
		A }),
	.B({ FE_UNCONNECTEDZ_3,
		B }),
	.SUM({ N99,
		N98,
		N97,
		N96,
		N95,
		N94,
		N93,
		N92,
		N91 }));
   ALU_DW02_mult_0 mult_65 (.A({ FE_DBTN14_REG0_7_,
		FE_DBTN13_REG0_6_,
		FE_DBTN12_REG0_5_,
		FE_DBTN11_REG0_4_,
		FE_DBTN10_REG0_3_,
		FE_DBTN9_REG0_2_,
		FE_DBTN8_REG0_1_,
		FE_DBTN7_REG0_0_ }),
	.B({ FE_DBTN6_REG1_7_,
		FE_DBTN5_REG1_6_,
		FE_DBTN4_REG1_5_,
		FE_DBTN3_REG1_4_,
		FE_DBTN2_REG1_3_,
		FE_DBTN1_REG1_2_,
		B[1],
		FE_DBTN0_REG1_0_ }),
	.PRODUCT({ N124,
		N123,
		N122,
		N121,
		N120,
		N119,
		N118,
		N117,
		N116,
		N115,
		N114,
		N113,
		N112,
		N111,
		N110,
		N109 }));
endmodule

module deserializer_test_1 (
	deser_en, 
	sampled_bit, 
	edge_cnt, 
	CLK, 
	RST, 
	P_DATA, 
	test_so, 
	test_se);
   input deser_en;
   input sampled_bit;
   input [2:0] edge_cnt;
   input CLK;
   input RST;
   output [7:0] P_DATA;
   output test_so;
   input test_se;

   // Internal wires
   wire n1;
   wire n11;
   wire n13;
   wire n15;
   wire n17;
   wire n19;
   wire n21;
   wire n23;
   wire n25;
   wire n2;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;

   SDFFRQX2M P_DATA_reg_0_ (.SI(sampled_bit),
	.SE(test_se),
	.D(n11),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[0]));
   SDFFRQX2M P_DATA_reg_5_ (.SI(n6),
	.SE(test_se),
	.D(n21),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[5]));
   SDFFRQX2M P_DATA_reg_1_ (.SI(P_DATA[0]),
	.SE(test_se),
	.D(n13),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[1]));
   SDFFRQX2M P_DATA_reg_4_ (.SI(n7),
	.SE(test_se),
	.D(n19),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[4]));
   SDFFRQX2M P_DATA_reg_7_ (.SI(n4),
	.SE(test_se),
	.D(n25),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[7]));
   SDFFRQX2M P_DATA_reg_3_ (.SI(n8),
	.SE(test_se),
	.D(n17),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[3]));
   SDFFRQX2M P_DATA_reg_6_ (.SI(n5),
	.SE(test_se),
	.D(n23),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[6]));
   SDFFRQX2M P_DATA_reg_2_ (.SI(n9),
	.SE(test_se),
	.D(n15),
	.CK(CLK),
	.RN(RST),
	.Q(P_DATA[2]));
   NAND4X2M U2 (.A(edge_cnt[2]),
	.B(edge_cnt[1]),
	.C(edge_cnt[0]),
	.D(deser_en),
	.Y(n1));
   OAI22X1M U3 (.A0(n2),
	.A1(n9),
	.B0(n1),
	.B1(n8),
	.Y(n13));
   OAI22X1M U4 (.A0(n2),
	.A1(n8),
	.B0(n1),
	.B1(n7),
	.Y(n15));
   OAI22X1M U5 (.A0(n2),
	.A1(n7),
	.B0(n1),
	.B1(n6),
	.Y(n17));
   OAI22X1M U6 (.A0(n2),
	.A1(n6),
	.B0(n1),
	.B1(n5),
	.Y(n19));
   OAI22X1M U7 (.A0(n2),
	.A1(n5),
	.B0(n1),
	.B1(n4),
	.Y(n21));
   OAI22X1M U8 (.A0(n2),
	.A1(n4),
	.B0(n1),
	.B1(test_so),
	.Y(n23));
   INVX2M U9 (.A(n1),
	.Y(n2));
   OAI2BB2X1M U10 (.A0N(P_DATA[0]),
	.A1N(n1),
	.B0(n1),
	.B1(n9),
	.Y(n11));
   OAI2BB2X1M U11 (.A0N(sampled_bit),
	.A1N(n2),
	.B0(n2),
	.B1(test_so),
	.Y(n25));
   INVX2M U12 (.A(P_DATA[2]),
	.Y(n8));
   INVX2M U13 (.A(P_DATA[6]),
	.Y(n4));
   INVX2M U14 (.A(P_DATA[7]),
	.Y(test_so));
   INVX2M U15 (.A(P_DATA[3]),
	.Y(n7));
   INVX2M U16 (.A(P_DATA[1]),
	.Y(n9));
   INVX2M U17 (.A(P_DATA[4]),
	.Y(n6));
   INVX2M U18 (.A(P_DATA[5]),
	.Y(n5));
endmodule

module strt_check (
	strt_chk_en, 
	sampled_bit, 
	strt_glitch);
   input strt_chk_en;
   input sampled_bit;
   output strt_glitch;

   AND2X2M U2 (.A(strt_chk_en),
	.B(sampled_bit),
	.Y(strt_glitch));
endmodule

module parity_check (
	par_chk_en, 
	sampled_bit, 
	PAR_TYPE, 
	P_DATA, 
	par_err);
   input par_chk_en;
   input sampled_bit;
   input PAR_TYPE;
   input [7:0] P_DATA;
   output par_err;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;

   NOR2BX2M U3 (.AN(par_chk_en),
	.B(n1),
	.Y(par_err));
   XOR3XLM U4 (.A(n2),
	.B(n3),
	.C(n4),
	.Y(n1));
   XOR3XLM U5 (.A(P_DATA[1]),
	.B(P_DATA[0]),
	.C(n6),
	.Y(n2));
   XNOR2X2M U6 (.A(P_DATA[3]),
	.B(P_DATA[2]),
	.Y(n6));
   XNOR2X2M U7 (.A(sampled_bit),
	.B(PAR_TYPE),
	.Y(n4));
   XOR3XLM U8 (.A(P_DATA[5]),
	.B(P_DATA[4]),
	.C(n5),
	.Y(n3));
   XNOR2X2M U9 (.A(P_DATA[7]),
	.B(P_DATA[6]),
	.Y(n5));
endmodule

module stop_check (
	stp_chk_en, 
	sampled_bit, 
	stp_err);
   input stp_chk_en;
   input sampled_bit;
   output stp_err;

   NOR2BX2M U3 (.AN(stp_chk_en),
	.B(sampled_bit),
	.Y(stp_err));
endmodule

module data_sampling_test_1 (
	edge_cnt, 
	dat_samp_en, 
	CLK, 
	RST, 
	RX_IN, 
	Prescale, 
	sampled_bit, 
	test_si, 
	test_se);
   input [2:0] edge_cnt;
   input dat_samp_en;
   input CLK;
   input RST;
   input RX_IN;
   input [4:0] Prescale;
   output sampled_bit;
   input test_si;
   input test_se;

   // Internal wires
   wire sample_bit_1;
   wire sample_bit_2;
   wire sample_bit_3;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n1;

   SDFFRQX2M sample_bit_3_reg (.SI(sample_bit_2),
	.SE(test_se),
	.D(n41),
	.CK(CLK),
	.RN(RST),
	.Q(sample_bit_3));
   SDFFRQX2M sample_bit_1_reg (.SI(test_si),
	.SE(test_se),
	.D(n40),
	.CK(CLK),
	.RN(RST),
	.Q(sample_bit_1));
   SDFFRQX2M sample_bit_2_reg (.SI(sample_bit_1),
	.SE(test_se),
	.D(n42),
	.CK(CLK),
	.RN(RST),
	.Q(sample_bit_2));
   SDFFRQX2M sampled_bit_reg (.SI(sample_bit_3),
	.SE(test_se),
	.D(n39),
	.CK(CLK),
	.RN(RST),
	.Q(sampled_bit));
   INVX2M U7 (.A(RX_IN),
	.Y(n1));
   NOR2X2M U8 (.A(n25),
	.B(n26),
	.Y(n24));
   NAND2X2M U9 (.A(n30),
	.B(n25),
	.Y(n31));
   OAI2BB2X1M U10 (.A0N(n16),
	.A1N(sample_bit_1),
	.B0(n16),
	.B1(n1),
	.Y(n40));
   OAI2BB2X1M U11 (.A0N(n14),
	.A1N(sample_bit_3),
	.B0(n1),
	.B1(n14),
	.Y(n41));
   OAI2BB2X1M U12 (.A0N(n15),
	.A1N(sample_bit_2),
	.B0(n1),
	.B1(n15),
	.Y(n42));
   XNOR2X2M U13 (.A(Prescale[1]),
	.B(edge_cnt[0]),
	.Y(n21));
   NAND4X2M U14 (.A(n21),
	.B(n22),
	.C(dat_samp_en),
	.D(n27),
	.Y(n14));
   NOR2X2M U15 (.A(n28),
	.B(n29),
	.Y(n27));
   CLKXOR2X2M U16 (.A(n31),
	.B(n23),
	.Y(n28));
   XOR3XLM U17 (.A(edge_cnt[2]),
	.B(n30),
	.C(n25),
	.Y(n29));
   NAND4X2M U18 (.A(n34),
	.B(dat_samp_en),
	.C(n35),
	.D(n23),
	.Y(n15));
   NOR2X2M U19 (.A(n21),
	.B(n38),
	.Y(n35));
   XNOR2X2M U20 (.A(n25),
	.B(edge_cnt[2]),
	.Y(n34));
   XNOR2X2M U21 (.A(edge_cnt[1]),
	.B(n33),
	.Y(n38));
   NAND4X2M U22 (.A(n18),
	.B(n19),
	.C(n20),
	.D(dat_samp_en),
	.Y(n16));
   CLKXOR2X2M U23 (.A(n23),
	.B(n24),
	.Y(n19));
   NOR2BX2M U24 (.AN(n21),
	.B(n22),
	.Y(n20));
   XOR3XLM U25 (.A(n26),
	.B(edge_cnt[2]),
	.C(n25),
	.Y(n18));
   OAI2BB2X1M U26 (.A0N(sampled_bit),
	.A1N(n13),
	.B0(n12),
	.B1(n13),
	.Y(n39));
   NAND4X2M U27 (.A(dat_samp_en),
	.B(n14),
	.C(n15),
	.D(n16),
	.Y(n13));
   AOI21X2M U28 (.A0(sample_bit_2),
	.A1(sample_bit_1),
	.B0(n17),
	.Y(n12));
   OA21X2M U29 (.A0(sample_bit_2),
	.A1(sample_bit_1),
	.B0(sample_bit_3),
	.Y(n17));
   CLKXOR2X2M U30 (.A(n32),
	.B(edge_cnt[1]),
	.Y(n22));
   NAND2BX2M U31 (.AN(n30),
	.B(n26),
	.Y(n32));
   AOI21X2M U32 (.A0(Prescale[1]),
	.A1(Prescale[2]),
	.B0(n37),
	.Y(n33));
   NOR2X2M U33 (.A(Prescale[2]),
	.B(Prescale[1]),
	.Y(n37));
   NOR2X2M U34 (.A(Prescale[1]),
	.B(n33),
	.Y(n30));
   NAND2X2M U35 (.A(n33),
	.B(Prescale[1]),
	.Y(n26));
   CLKXOR2X2M U36 (.A(n37),
	.B(Prescale[3]),
	.Y(n25));
   CLKXOR2X2M U37 (.A(n36),
	.B(Prescale[4]),
	.Y(n23));
   NAND2BX2M U38 (.AN(Prescale[3]),
	.B(n37),
	.Y(n36));
endmodule

module edge_bit_counter_test_1 (
	enable, 
	CLK, 
	RST, 
	bit_cnt, 
	edge_cnt, 
	test_si, 
	test_se);
   input enable;
   input CLK;
   input RST;
   output [3:0] bit_cnt;
   output [2:0] edge_cnt;
   input test_si;
   input test_se;

   // Internal wires
   wire n9;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n26;
   wire [2:0] edge_cnt_value;
   wire [3:0] bit_cnt_value;

   SDFFRQX2M bit_cnt_reg_3_ (.SI(bit_cnt[2]),
	.SE(test_se),
	.D(bit_cnt_value[3]),
	.CK(CLK),
	.RN(RST),
	.Q(bit_cnt[3]));
   SDFFRQX2M bit_cnt_reg_2_ (.SI(bit_cnt[1]),
	.SE(test_se),
	.D(bit_cnt_value[2]),
	.CK(CLK),
	.RN(RST),
	.Q(bit_cnt[2]));
   SDFFRQX2M bit_cnt_reg_0_ (.SI(test_si),
	.SE(test_se),
	.D(bit_cnt_value[0]),
	.CK(CLK),
	.RN(RST),
	.Q(bit_cnt[0]));
   SDFFRQX2M edge_cnt_reg_1_ (.SI(edge_cnt[0]),
	.SE(test_se),
	.D(edge_cnt_value[1]),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[1]));
   SDFFRQX2M edge_cnt_reg_0_ (.SI(bit_cnt[3]),
	.SE(test_se),
	.D(edge_cnt_value[0]),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[0]));
   SDFFRQX2M bit_cnt_reg_1_ (.SI(bit_cnt[0]),
	.SE(test_se),
	.D(bit_cnt_value[1]),
	.CK(CLK),
	.RN(RST),
	.Q(bit_cnt[1]));
   SDFFRX1M edge_cnt_reg_2_ (.SI(edge_cnt[1]),
	.SE(test_se),
	.D(edge_cnt_value[2]),
	.CK(CLK),
	.RN(RST),
	.Q(edge_cnt[2]),
	.QN(n9));
   INVX2M U11 (.A(n23),
	.Y(n10));
   OAI21X2M U12 (.A0(enable),
	.A1(n25),
	.B0(n23),
	.Y(n24));
   NAND3X2M U13 (.A(enable),
	.B(n25),
	.C(n18),
	.Y(n23));
   NAND2BX2M U14 (.AN(n18),
	.B(enable),
	.Y(n16));
   OAI32X1M U15 (.A0(n15),
	.A1(bit_cnt[3]),
	.A2(n19),
	.B0(n20),
	.B1(n26),
	.Y(bit_cnt_value[3]));
   INVX2M U16 (.A(bit_cnt[3]),
	.Y(n26));
   AOI21X2M U17 (.A0(n10),
	.A1(n15),
	.B0(n21),
	.Y(n20));
   OAI32X1M U18 (.A0(n13),
	.A1(bit_cnt[1]),
	.A2(n23),
	.B0(n22),
	.B1(n14),
	.Y(bit_cnt_value[1]));
   INVX2M U19 (.A(bit_cnt[1]),
	.Y(n14));
   OAI32X1M U20 (.A0(n16),
	.A1(n11),
	.A2(n12),
	.B0(n9),
	.B1(n16),
	.Y(edge_cnt_value[2]));
   OAI22X1M U21 (.A0(bit_cnt[0]),
	.A1(n23),
	.B0(n13),
	.B1(n24),
	.Y(bit_cnt_value[0]));
   OAI2BB2X1M U22 (.A0N(n21),
	.A1N(bit_cnt[2]),
	.B0(bit_cnt[2]),
	.B1(n19),
	.Y(bit_cnt_value[2]));
   NAND3X2M U23 (.A(n10),
	.B(bit_cnt[1]),
	.C(bit_cnt[0]),
	.Y(n19));
   NAND2X2M U24 (.A(n22),
	.B(bit_cnt[1]),
	.Y(n21));
   OA21X2M U25 (.A0(bit_cnt[0]),
	.A1(n23),
	.B0(n24),
	.Y(n22));
   NOR2X2M U26 (.A(edge_cnt[0]),
	.B(n16),
	.Y(edge_cnt_value[0]));
   NOR2X2M U27 (.A(n17),
	.B(n16),
	.Y(edge_cnt_value[1]));
   XNOR2X2M U28 (.A(edge_cnt[1]),
	.B(edge_cnt[0]),
	.Y(n17));
   NOR3X2M U29 (.A(n12),
	.B(n11),
	.C(n9),
	.Y(n18));
   NAND4X2M U30 (.A(bit_cnt[3]),
	.B(bit_cnt[1]),
	.C(n13),
	.D(n15),
	.Y(n25));
   INVX2M U31 (.A(bit_cnt[0]),
	.Y(n13));
   INVX2M U32 (.A(edge_cnt[0]),
	.Y(n11));
   INVX2M U33 (.A(edge_cnt[1]),
	.Y(n12));
   INVX2M U34 (.A(bit_cnt[2]),
	.Y(n15));
endmodule

module RX_FSM_test_1 (
	RX_IN, 
	PAR_EN, 
	bit_cnt, 
	edge_cnt, 
	par_err, 
	strt_glitch, 
	stp_err, 
	CLK, 
	RST, 
	dat_samp_en, 
	par_chk_en, 
	strt_chk_en, 
	stp_chk_en, 
	enable, 
	deser_en, 
	data_vaild, 
	test_si, 
	test_so, 
	test_se);
   input RX_IN;
   input PAR_EN;
   input [3:0] bit_cnt;
   input [2:0] edge_cnt;
   input par_err;
   input strt_glitch;
   input stp_err;
   input CLK;
   input RST;
   output dat_samp_en;
   output par_chk_en;
   output strt_chk_en;
   output stp_chk_en;
   output enable;
   output deser_en;
   output data_vaild;
   input test_si;
   output test_so;
   input test_se;

   // Internal wires
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n5;
   wire n7;
   wire n8;
   wire n10;
   wire n11;
   wire [2:0] current_state;
   wire [2:0] next_state;

   SDFFRQX2M current_state_reg_2_ (.SI(current_state[1]),
	.SE(test_se),
	.D(next_state[2]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[2]));
   SDFFRQX2M current_state_reg_0_ (.SI(test_si),
	.SE(test_se),
	.D(next_state[0]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[0]));
   SDFFRQX1M current_state_reg_1_ (.SI(n7),
	.SE(test_se),
	.D(next_state[1]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state[1]));
   OR2X2M U7 (.A(n22),
	.B(dat_samp_en),
	.Y(enable));
   OAI211X2M U8 (.A0(n14),
	.A1(n8),
	.B0(n17),
	.C0(n20),
	.Y(next_state[0]));
   AOI221XLM U9 (.A0(strt_chk_en),
	.A1(n14),
	.B0(n21),
	.B1(n11),
	.C0(n22),
	.Y(n20));
   INVX2M U10 (.A(RX_IN),
	.Y(n11));
   AO21XLM U11 (.A0(n12),
	.A1(deser_en),
	.B0(n13),
	.Y(next_state[2]));
   OAI31XLM U12 (.A0(n14),
	.A1(par_err),
	.A2(n15),
	.B0(n8),
	.Y(n13));
   NAND4X2M U13 (.A(n18),
	.B(n15),
	.C(n8),
	.D(n5),
	.Y(dat_samp_en));
   INVX2M U14 (.A(stp_chk_en),
	.Y(n8));
   INVX2M U15 (.A(strt_chk_en),
	.Y(n5));
   INVX2M U16 (.A(n18),
	.Y(deser_en));
   NOR2BXLM U17 (.AN(n21),
	.B(stp_err),
	.Y(data_vaild));
   INVX2M U18 (.A(n15),
	.Y(par_chk_en));
   NOR3X2M U19 (.A(current_state[0]),
	.B(current_state[1]),
	.C(test_so),
	.Y(stp_chk_en));
   NOR4X1M U20 (.A(RX_IN),
	.B(current_state[0]),
	.C(current_state[1]),
	.D(current_state[2]),
	.Y(n22));
   NAND3X2M U21 (.A(current_state[0]),
	.B(test_so),
	.C(current_state[1]),
	.Y(n15));
   INVX2M U22 (.A(current_state[2]),
	.Y(test_so));
   AOI32X1M U23 (.A0(PAR_EN),
	.A1(n10),
	.A2(deser_en),
	.B0(n14),
	.B1(par_chk_en),
	.Y(n17));
   INVX2M U24 (.A(n19),
	.Y(n10));
   NOR3X2M U25 (.A(current_state[1]),
	.B(current_state[2]),
	.C(n7),
	.Y(strt_chk_en));
   NAND3BX2M U26 (.AN(n14),
	.B(bit_cnt[3]),
	.C(n23),
	.Y(n19));
   NOR3X2M U27 (.A(bit_cnt[0]),
	.B(bit_cnt[2]),
	.C(bit_cnt[1]),
	.Y(n23));
   NOR3X2M U28 (.A(n7),
	.B(current_state[1]),
	.C(test_so),
	.Y(n21));
   NAND3X2M U29 (.A(n7),
	.B(test_so),
	.C(current_state[1]),
	.Y(n18));
   NAND3X2M U30 (.A(edge_cnt[1]),
	.B(edge_cnt[0]),
	.C(edge_cnt[2]),
	.Y(n14));
   NOR2X2M U31 (.A(n19),
	.B(PAR_EN),
	.Y(n12));
   INVX2M U32 (.A(current_state[0]),
	.Y(n7));
   NAND2BX2M U33 (.AN(n16),
	.B(n17),
	.Y(next_state[1]));
   OAI32X1M U34 (.A0(n5),
	.A1(strt_glitch),
	.A2(n14),
	.B0(n12),
	.B1(n18),
	.Y(n16));
endmodule

module UART_RX_test_1 (
	RX_IN, 
	PAR_EN, 
	Prescale, 
	PAR_TYP, 
	CLK, 
	RST, 
	par_err, 
	stp_err, 
	data_valid, 
	P_DATA_RX, 
	test_si, 
	test_so, 
	test_se);
   input RX_IN;
   input PAR_EN;
   input [4:0] Prescale;
   input PAR_TYP;
   input CLK;
   input RST;
   output par_err;
   output stp_err;
   output data_valid;
   output [7:0] P_DATA_RX;
   input test_si;
   output test_so;
   input test_se;

   // Internal wires
   wire FE_OFN22_stp_err;
   wire FE_OFN20_par_err;
   wire deser_en;
   wire sampled_bit;
   wire edge_cnt_1_;
   wire edge_cnt_0_;
   wire strt_chk_en;
   wire strt_glitch;
   wire par_chk_en;
   wire stp_chk_en;
   wire dat_samp_en;
   wire enable;
   wire n3;
   wire n4;
   wire [3:0] bit_cnt;

   BUFX10M FE_OFC23_stp_err (.A(FE_OFN22_stp_err),
	.Y(stp_err));
   BUFX10M FE_OFC21_par_err (.A(FE_OFN20_par_err),
	.Y(par_err));
   deserializer_test_1 deserializer_I (.deser_en(deser_en),
	.sampled_bit(sampled_bit),
	.edge_cnt({ test_so,
		edge_cnt_1_,
		edge_cnt_0_ }),
	.CLK(CLK),
	.RST(RST),
	.P_DATA(P_DATA_RX),
	.test_so(n3),
	.test_se(test_se));
   strt_check strt_check_I (.strt_chk_en(strt_chk_en),
	.sampled_bit(sampled_bit),
	.strt_glitch(strt_glitch));
   parity_check parity_check_I (.par_chk_en(par_chk_en),
	.sampled_bit(sampled_bit),
	.PAR_TYPE(PAR_TYP),
	.P_DATA(P_DATA_RX),
	.par_err(FE_OFN20_par_err));
   stop_check stop_check_I (.stp_chk_en(stp_chk_en),
	.sampled_bit(sampled_bit),
	.stp_err(FE_OFN22_stp_err));
   data_sampling_test_1 data_sampling_I (.edge_cnt({ test_so,
		edge_cnt_1_,
		edge_cnt_0_ }),
	.dat_samp_en(dat_samp_en),
	.CLK(CLK),
	.RST(RST),
	.RX_IN(RX_IN),
	.Prescale(Prescale),
	.sampled_bit(sampled_bit),
	.test_si(n4),
	.test_se(test_se));
   edge_bit_counter_test_1 edge_bit_counter_I (.enable(enable),
	.CLK(CLK),
	.RST(RST),
	.bit_cnt(bit_cnt),
	.edge_cnt({ test_so,
		edge_cnt_1_,
		edge_cnt_0_ }),
	.test_si(n3),
	.test_se(test_se));
   RX_FSM_test_1 RX_FSM (.RX_IN(RX_IN),
	.PAR_EN(PAR_EN),
	.bit_cnt(bit_cnt),
	.edge_cnt({ test_so,
		edge_cnt_1_,
		edge_cnt_0_ }),
	.par_err(par_err),
	.strt_glitch(strt_glitch),
	.stp_err(stp_err),
	.CLK(CLK),
	.RST(RST),
	.dat_samp_en(dat_samp_en),
	.par_chk_en(par_chk_en),
	.strt_chk_en(strt_chk_en),
	.stp_chk_en(stp_chk_en),
	.enable(enable),
	.deser_en(deser_en),
	.data_vaild(data_valid),
	.test_si(test_si),
	.test_so(n4),
	.test_se(test_se));
endmodule

module serializer_test_1 (
	P_DATA, 
	ser_en, 
	CLK, 
	RST, 
	Busy, 
	mux_sel, 
	Data_Vaild, 
	ser_data, 
	ser_done, 
	test_si, 
	test_so, 
	test_se, 
	p1);
   input [7:0] P_DATA;
   input ser_en;
   input CLK;
   input RST;
   input Busy;
   input [1:0] mux_sel;
   input Data_Vaild;
   output ser_data;
   output ser_done;
   input test_si;
   output test_so;
   input test_se;
   input p1;

   // Internal wires
   wire input_data_6_;
   wire input_data_5_;
   wire input_data_4_;
   wire input_data_3_;
   wire input_data_2_;
   wire input_data_1_;
   wire n12;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n14;
   wire n15;
   wire n16;
   wire n41;
   wire n42;
   wire [1:0] Counter;

   SDFFRQX2M input_data_reg_6_ (.SI(input_data_5_),
	.SE(test_se),
	.D(n35),
	.CK(CLK),
	.RN(RST),
	.Q(input_data_6_));
   SDFFRQX2M input_data_reg_5_ (.SI(input_data_4_),
	.SE(test_se),
	.D(n36),
	.CK(CLK),
	.RN(RST),
	.Q(input_data_5_));
   SDFFRQX2M input_data_reg_4_ (.SI(input_data_3_),
	.SE(test_se),
	.D(n37),
	.CK(CLK),
	.RN(RST),
	.Q(input_data_4_));
   SDFFRQX2M input_data_reg_3_ (.SI(input_data_2_),
	.SE(test_se),
	.D(n38),
	.CK(CLK),
	.RN(RST),
	.Q(input_data_3_));
   SDFFRQX2M input_data_reg_2_ (.SI(input_data_1_),
	.SE(test_se),
	.D(n39),
	.CK(CLK),
	.RN(RST),
	.Q(input_data_2_));
   SDFFRQX2M input_data_reg_1_ (.SI(ser_data),
	.SE(p1),
	.D(n40),
	.CK(CLK),
	.RN(RST),
	.Q(input_data_1_));
   SDFFRQX2M input_data_reg_7_ (.SI(input_data_6_),
	.SE(test_se),
	.D(n34),
	.CK(CLK),
	.RN(RST),
	.Q(test_so));
   SDFFRQX2M input_data_reg_0_ (.SI(n42),
	.SE(p1),
	.D(n33),
	.CK(CLK),
	.RN(RST),
	.Q(ser_data));
   SDFFRQX2M Counter_reg_1_ (.SI(Counter[0]),
	.SE(p1),
	.D(n31),
	.CK(CLK),
	.RN(RST),
	.Q(Counter[1]));
   SDFFRQX2M Counter_reg_0_ (.SI(test_si),
	.SE(p1),
	.D(n32),
	.CK(CLK),
	.RN(RST),
	.Q(Counter[0]));
   SDFFRX1M Counter_reg_2_ (.SI(n41),
	.SE(p1),
	.D(n30),
	.CK(CLK),
	.RN(RST),
	.Q(n42),
	.QN(n12));
   NOR2X2M U15 (.A(n15),
	.B(n14),
	.Y(n21));
   AOI21X2M U16 (.A0(n16),
	.A1(n15),
	.B0(n21),
	.Y(n20));
   INVX2M U17 (.A(n29),
	.Y(n14));
   INVX2M U18 (.A(n18),
	.Y(n15));
   NOR3X2M U19 (.A(n12),
	.B(n16),
	.C(n41),
	.Y(ser_done));
   OAI32X1M U20 (.A0(n18),
	.A1(Counter[1]),
	.A2(n16),
	.B0(n20),
	.B1(n41),
	.Y(n31));
   OAI32X1M U21 (.A0(n17),
	.A1(n41),
	.A2(n18),
	.B0(n19),
	.B1(n12),
	.Y(n30));
   AOI21BX2M U22 (.A0(n15),
	.A1(n41),
	.B0N(n20),
	.Y(n19));
   NAND2X2M U23 (.A(Counter[0]),
	.B(n12),
	.Y(n17));
   NAND3BX2M U24 (.AN(mux_sel[1]),
	.B(Data_Vaild),
	.C(mux_sel[0]),
	.Y(n29));
   NAND2X2M U25 (.A(ser_en),
	.B(n29),
	.Y(n18));
   OAI2BB2X1M U26 (.A0N(Counter[0]),
	.A1N(n21),
	.B0(Counter[0]),
	.B1(n18),
	.Y(n32));
   INVX2M U27 (.A(Counter[0]),
	.Y(n16));
   INVX2M U28 (.A(Counter[1]),
	.Y(n41));
   OAI2BB1X2M U29 (.A0N(ser_data),
	.A1N(n21),
	.B0(n22),
	.Y(n33));
   AOI22X1M U30 (.A0(P_DATA[0]),
	.A1(n14),
	.B0(input_data_1_),
	.B1(n15),
	.Y(n22));
   OAI2BB1X2M U31 (.A0N(n21),
	.A1N(input_data_1_),
	.B0(n28),
	.Y(n40));
   AOI22X1M U32 (.A0(P_DATA[1]),
	.A1(n14),
	.B0(input_data_2_),
	.B1(n15),
	.Y(n28));
   OAI2BB1X2M U33 (.A0N(n21),
	.A1N(input_data_2_),
	.B0(n27),
	.Y(n39));
   AOI22X1M U34 (.A0(P_DATA[2]),
	.A1(n14),
	.B0(input_data_3_),
	.B1(n15),
	.Y(n27));
   OAI2BB1X2M U35 (.A0N(n21),
	.A1N(input_data_3_),
	.B0(n26),
	.Y(n38));
   AOI22X1M U36 (.A0(P_DATA[3]),
	.A1(n14),
	.B0(input_data_4_),
	.B1(n15),
	.Y(n26));
   OAI2BB1X2M U37 (.A0N(n21),
	.A1N(input_data_4_),
	.B0(n25),
	.Y(n37));
   AOI22X1M U38 (.A0(P_DATA[4]),
	.A1(n14),
	.B0(input_data_5_),
	.B1(n15),
	.Y(n25));
   OAI2BB1X2M U39 (.A0N(n21),
	.A1N(input_data_5_),
	.B0(n24),
	.Y(n36));
   AOI22X1M U40 (.A0(P_DATA[5]),
	.A1(n14),
	.B0(input_data_6_),
	.B1(n15),
	.Y(n24));
   OAI2BB1X2M U41 (.A0N(n21),
	.A1N(input_data_6_),
	.B0(n23),
	.Y(n35));
   AOI22X1M U42 (.A0(P_DATA[6]),
	.A1(n14),
	.B0(test_so),
	.B1(n15),
	.Y(n23));
   AO22X1M U43 (.A0(n21),
	.A1(test_so),
	.B0(P_DATA[7]),
	.B1(n14),
	.Y(n34));
endmodule

module FSM_test_1 (
	Data_Vaild, 
	PAR_EN, 
	ser_done, 
	CLK, 
	RST, 
	mux_sel, 
	ser_en, 
	busy, 
	test_si, 
	test_so, 
	test_se);
   input Data_Vaild;
   input PAR_EN;
   input ser_done;
   input CLK;
   input RST;
   output [1:0] mux_sel;
   output ser_en;
   output busy;
   input test_si;
   output test_so;
   input test_se;

   // Internal wires
   wire current_state_1_;
   wire current_state_0_;
   wire busy_value;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n6;
   wire n7;
   wire n8;
   wire n14;
   wire [2:0] next_state;

   SDFFRQX2M current_state_reg_1_ (.SI(n7),
	.SE(test_se),
	.D(next_state[1]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state_1_));
   SDFFRQX2M busy_reg (.SI(test_si),
	.SE(test_se),
	.D(busy_value),
	.CK(CLK),
	.RN(RST),
	.Q(busy));
   SDFFRX1M current_state_reg_0_ (.SI(busy),
	.SE(test_se),
	.D(next_state[0]),
	.CK(CLK),
	.RN(RST),
	.Q(current_state_0_),
	.QN(n7));
   INVX2M U8 (.A(ser_done),
	.Y(n14));
   NAND2X2M U9 (.A(n10),
	.B(n11),
	.Y(mux_sel[1]));
   OAI32X1M U10 (.A0(n7),
	.A1(test_so),
	.A2(current_state_1_),
	.B0(n12),
	.B1(n10),
	.Y(next_state[1]));
   NOR2BX2M U11 (.AN(n13),
	.B(n14),
	.Y(n12));
   OAI32X1M U12 (.A0(n6),
	.A1(current_state_1_),
	.A2(current_state_0_),
	.B0(n10),
	.B1(n13),
	.Y(next_state[0]));
   INVX2M U13 (.A(Data_Vaild),
	.Y(n6));
   OAI21X2M U14 (.A0(current_state_1_),
	.A1(current_state_0_),
	.B0(n11),
	.Y(mux_sel[0]));
   OAI31X1M U15 (.A0(n14),
	.A1(PAR_EN),
	.A2(n10),
	.B0(n11),
	.Y(next_state[2]));
   AND4X2M U16 (.A(n14),
	.B(n7),
	.C(current_state_1_),
	.D(n9),
	.Y(ser_en));
   NAND3X2M U17 (.A(n7),
	.B(n8),
	.C(current_state_1_),
	.Y(n10));
   NAND3X2M U18 (.A(current_state_0_),
	.B(n8),
	.C(current_state_1_),
	.Y(n11));
   OAI21BX1M U19 (.A0(current_state_1_),
	.A1(n9),
	.B0N(mux_sel[1]),
	.Y(busy_value));
   NAND2X2M U20 (.A(PAR_EN),
	.B(ser_done),
	.Y(n13));
   CLKXOR2X2M U22 (.A(test_so),
	.B(n7),
	.Y(n9));
   SDFFRX1M current_state_reg_2_ (.SI(current_state_1_),
	.SE(test_se),
	.D(next_state[2]),
	.CK(CLK),
	.RN(RST),
	.Q(test_so),
	.QN(n8));
endmodule

module MUX_test_1 (
	ser_data, 
	mux_sel, 
	par_bit, 
	CLK, 
	RST, 
	TX_OUT, 
	test_si, 
	test_se);
   input ser_data;
   input [1:0] mux_sel;
   input par_bit;
   input CLK;
   input RST;
   output TX_OUT;
   input test_si;
   input test_se;

   // Internal wires
   wire MUX_OUT;
   wire n3;
   wire n4;
   wire n5;

   OAI21X2M U5 (.A0(n3),
	.A1(n5),
	.B0(n4),
	.Y(MUX_OUT));
   NAND3X2M U6 (.A(mux_sel[1]),
	.B(n5),
	.C(ser_data),
	.Y(n4));
   INVX2M U7 (.A(mux_sel[0]),
	.Y(n5));
   NOR2BX2M U8 (.AN(mux_sel[1]),
	.B(par_bit),
	.Y(n3));
   SDFFRHQX8M TX_OUT_reg (.SI(test_si),
	.SE(test_se),
	.D(MUX_OUT),
	.CK(CLK),
	.RN(RST),
	.Q(TX_OUT));
endmodule

module Parity_Calc_test_1 (
	P_DATA, 
	Data_Vaild, 
	PAR_TYP, 
	mux_sel, 
	Busy, 
	CLK, 
	RST, 
	par_bit, 
	test_si, 
	test_se, 
	p1);
   input [7:0] P_DATA;
   input Data_Vaild;
   input PAR_TYP;
   input [1:0] mux_sel;
   input Busy;
   input CLK;
   input RST;
   output par_bit;
   input test_si;
   input test_se;
   input p1;

   // Internal wires
   wire N7;
   wire n1;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n9;
   wire n11;
   wire n13;
   wire n15;
   wire n17;
   wire n19;
   wire n21;
   wire n23;
   wire n24;
   wire [7:0] input_data;

   SDFFRQX2M input_data_reg_5_ (.SI(input_data[4]),
	.SE(test_se),
	.D(n19),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[5]));
   SDFFRQX2M input_data_reg_1_ (.SI(input_data[0]),
	.SE(test_se),
	.D(n11),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[1]));
   SDFFRQX2M input_data_reg_4_ (.SI(input_data[3]),
	.SE(test_se),
	.D(n17),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[4]));
   SDFFRQX2M input_data_reg_0_ (.SI(test_si),
	.SE(p1),
	.D(n9),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[0]));
   SDFFRQX2M par_bit_reg (.SI(input_data[7]),
	.SE(test_se),
	.D(N7),
	.CK(CLK),
	.RN(RST),
	.Q(par_bit));
   SDFFRQX2M input_data_reg_6_ (.SI(input_data[5]),
	.SE(test_se),
	.D(n21),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[6]));
   SDFFRQX2M input_data_reg_2_ (.SI(input_data[1]),
	.SE(test_se),
	.D(n13),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[2]));
   SDFFRQX2M input_data_reg_7_ (.SI(input_data[6]),
	.SE(test_se),
	.D(n23),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[7]));
   SDFFRQX2M input_data_reg_3_ (.SI(input_data[2]),
	.SE(test_se),
	.D(n15),
	.CK(CLK),
	.RN(RST),
	.Q(input_data[3]));
   INVX2M U3 (.A(n1),
	.Y(n24));
   XOR3XLM U4 (.A(n3),
	.B(n4),
	.C(PAR_TYP),
	.Y(N7));
   XOR3XLM U5 (.A(input_data[5]),
	.B(input_data[4]),
	.C(n6),
	.Y(n3));
   XOR3XLM U6 (.A(input_data[1]),
	.B(input_data[0]),
	.C(n5),
	.Y(n4));
   CLKXOR2X2M U7 (.A(input_data[7]),
	.B(input_data[6]),
	.Y(n6));
   NAND3BX2M U9 (.AN(mux_sel[1]),
	.B(Data_Vaild),
	.C(mux_sel[0]),
	.Y(n1));
   AO22X1M U10 (.A0(n1),
	.A1(input_data[2]),
	.B0(P_DATA[2]),
	.B1(n24),
	.Y(n13));
   AO22X1M U11 (.A0(n1),
	.A1(input_data[3]),
	.B0(P_DATA[3]),
	.B1(n24),
	.Y(n15));
   AO22X1M U12 (.A0(n1),
	.A1(input_data[6]),
	.B0(P_DATA[6]),
	.B1(n24),
	.Y(n21));
   AO22X1M U13 (.A0(n1),
	.A1(input_data[7]),
	.B0(P_DATA[7]),
	.B1(n24),
	.Y(n23));
   AO22X1M U14 (.A0(n1),
	.A1(input_data[0]),
	.B0(P_DATA[0]),
	.B1(n24),
	.Y(n9));
   AO22X1M U15 (.A0(n1),
	.A1(input_data[1]),
	.B0(P_DATA[1]),
	.B1(n24),
	.Y(n11));
   AO22X1M U16 (.A0(n1),
	.A1(input_data[4]),
	.B0(P_DATA[4]),
	.B1(n24),
	.Y(n17));
   AO22X1M U17 (.A0(n1),
	.A1(input_data[5]),
	.B0(P_DATA[5]),
	.B1(n24),
	.Y(n19));
   CLKXOR2X2M U27 (.A(input_data[3]),
	.B(input_data[2]),
	.Y(n5));
endmodule

module UART_TX_test_1 (
	P_DATA, 
	Data_Vaild, 
	PAR_EN, 
	PAR_TYP, 
	CLK, 
	RST, 
	TX_OUT, 
	Busy, 
	test_si, 
	test_se, 
	p1);
   input [7:0] P_DATA;
   input Data_Vaild;
   input PAR_EN;
   input PAR_TYP;
   input CLK;
   input RST;
   output TX_OUT;
   output Busy;
   input test_si;
   input test_se;
   input p1;

   // Internal wires
   wire ser_en;
   wire ser_data;
   wire ser_done;
   wire par_bit;
   wire n3;
   wire n4;
   wire [1:0] mux_sel;

   serializer_test_1 serializer_I (.P_DATA(P_DATA),
	.ser_en(ser_en),
	.CLK(CLK),
	.RST(RST),
	.Busy(Busy),
	.mux_sel(mux_sel),
	.Data_Vaild(Data_Vaild),
	.ser_data(ser_data),
	.ser_done(ser_done),
	.test_si(par_bit),
	.test_so(n3),
	.test_se(test_se),
	.p1(p1));
   FSM_test_1 FSM_I (.Data_Vaild(Data_Vaild),
	.PAR_EN(PAR_EN),
	.ser_done(ser_done),
	.CLK(CLK),
	.RST(RST),
	.mux_sel(mux_sel),
	.ser_en(ser_en),
	.busy(Busy),
	.test_si(test_si),
	.test_so(n4),
	.test_se(p1));
   MUX_test_1 MUX_I (.ser_data(ser_data),
	.mux_sel(mux_sel),
	.par_bit(par_bit),
	.CLK(CLK),
	.RST(RST),
	.TX_OUT(TX_OUT),
	.test_si(n3),
	.test_se(p1));
   Parity_Calc_test_1 Parity_Calc_I (.P_DATA(P_DATA),
	.Data_Vaild(Data_Vaild),
	.PAR_TYP(PAR_TYP),
	.mux_sel(mux_sel),
	.Busy(Busy),
	.CLK(CLK),
	.RST(RST),
	.par_bit(par_bit),
	.test_si(n4),
	.test_se(test_se),
	.p1(p1));
endmodule

module UART_test_1 (
	RX_IN, 
	P_DATA_TX, 
	RX_CLK, 
	TX_CLK, 
	RST, 
	PAR_EN, 
	PAR_TYP, 
	Prescale, 
	Data_Vaild_TX, 
	data_valid_RX, 
	Busy, 
	TX_OUT, 
	P_DATA_RX, 
	par_err, 
	stp_err, 
	test_si, 
	test_se, 
	p1);
   input RX_IN;
   input [7:0] P_DATA_TX;
   input RX_CLK;
   input TX_CLK;
   input RST;
   input PAR_EN;
   input PAR_TYP;
   input [4:0] Prescale;
   input Data_Vaild_TX;
   output data_valid_RX;
   output Busy;
   output TX_OUT;
   output [7:0] P_DATA_RX;
   output par_err;
   output stp_err;
   input test_si;
   input test_se;
   input p1;

   // Internal wires
   wire CLK2_fun_scan__Fence_N0__L2_N0;
   wire CLK2_fun_scan__Fence_N0__L1_N0;
   wire CLK3_fun_scan__Fence_N0__L2_N0;
   wire CLK3_fun_scan__Fence_N0__L1_N0;
   wire CLK2_fun_scan__Fence_N0;
   wire CLK3_fun_scan__Fence_N0;
   wire n3;

   CLKINVX40M CLK2_fun_scan__Fence_N0__L2_I0 (.A(CLK2_fun_scan__Fence_N0__L1_N0),
	.Y(CLK2_fun_scan__Fence_N0__L2_N0));
   CLKINVX32M CLK2_fun_scan__Fence_N0__L1_I0 (.A(CLK2_fun_scan__Fence_N0),
	.Y(CLK2_fun_scan__Fence_N0__L1_N0));
   CLKINVX40M CLK3_fun_scan__Fence_N0__L2_I0 (.A(CLK3_fun_scan__Fence_N0__L1_N0),
	.Y(CLK3_fun_scan__Fence_N0__L2_N0));
   CLKINVX40M CLK3_fun_scan__Fence_N0__L1_I0 (.A(CLK3_fun_scan__Fence_N0),
	.Y(CLK3_fun_scan__Fence_N0__L1_N0));
   CLKBUFX40M CLK2_fun_scan__Fence_I0 (.A(RX_CLK),
	.Y(CLK2_fun_scan__Fence_N0));
   CLKBUFX40M CLK3_fun_scan__Fence_I0 (.A(TX_CLK),
	.Y(CLK3_fun_scan__Fence_N0));
   UART_RX_test_1 UART_RX_I0 (.RX_IN(RX_IN),
	.PAR_EN(PAR_EN),
	.Prescale(Prescale),
	.PAR_TYP(PAR_TYP),
	.CLK(CLK2_fun_scan__Fence_N0__L2_N0),
	.RST(RST),
	.par_err(par_err),
	.stp_err(stp_err),
	.data_valid(data_valid_RX),
	.P_DATA_RX(P_DATA_RX),
	.test_si(test_si),
	.test_so(n3),
	.test_se(p1));
   UART_TX_test_1 UART_TX_I0 (.P_DATA(P_DATA_TX),
	.Data_Vaild(Data_Vaild_TX),
	.PAR_EN(PAR_EN),
	.PAR_TYP(PAR_TYP),
	.CLK(CLK3_fun_scan__Fence_N0__L2_N0),
	.RST(RST),
	.TX_OUT(TX_OUT),
	.Busy(Busy),
	.test_si(n3),
	.test_se(test_se),
	.p1(p1));
endmodule

module mux2X1_0 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X8M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

module mux2X1_6 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X8M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

module mux2X1_5 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X8M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

module mux2X1_4 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X6M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

module mux2X1_3 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X2M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

module mux2X1_2 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X6M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

module mux2X1_1 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;

   MX2X8M U1 (.S0(SEL),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT));
endmodule

