Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Topmodule"
Output Format                      : NGC
Target Device                      : xc6vlx75tl-1L-ff484

---- Source Options
Top Module Name                    : Topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\phase2\viterbiDP\viterbi.v" into library work
Parsing module <Viterbidecoder>.
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v" into library work
Parsing module <deinterleaver>.
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\Descrambler\Descrambler.v" into library work
Parsing module <Descrambler>.
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\viterbi_control.v" into library work
Parsing module <viterbicontrol>.
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\Descrambler\Descrambler_control.v" into library work
Parsing module <Descrambler_control>.
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\control-deinterleaver.v" into library work
Parsing module <control_deinterleaver>.
Analyzing Verilog file "E:\courses\FPGA\Projects\verilog\New folder\reciever\Topmodule.v" into library work
Parsing module <Topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Topmodule>.

Elaborating module <control_deinterleaver>.
WARNING:HDLCompiler:1127 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\control-deinterleaver.v" Line 38: Assignment to size ignored, since the identifier is never used

Elaborating module <deinterleaver>.
WARNING:HDLCompiler:1127 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v" Line 48: Assignment to s ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v" Line 72: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:91 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v" Line 77: Signal <EN> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v" Line 81: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v" Line 85: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:189 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\control-deinterleaver.v" Line 46: Size mismatch in connection of port <Size>. Formal port size is 12-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\control-deinterleaver.v" Line 98: Assignment to enable ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\control-deinterleaver.v" Line 46: Net <Size> does not have a driver.

Elaborating module <viterbicontrol>.

Elaborating module <Viterbidecoder>.
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\phase2\viterbiDP\viterbi.v" Line 89: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\phase2\viterbiDP\viterbi.v" Line 51: Assignment to flag_outputmod ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\phase2\viterbiDP\viterbi.v" Line 101: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\phase2\viterbiDP\viterbi.v" Line 142: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\viterbi_control.v" Line 99: Assignment to enable ignored, since the identifier is never used

Elaborating module <Descrambler_control>.

Elaborating module <Descrambler>.
WARNING:HDLCompiler:413 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\Descrambler\Descrambler.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "E:\courses\FPGA\Projects\verilog\New folder\reciever\Topmodule.v" Line 63: Assignment to counter ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Topmodule>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\Topmodule.v".
    Found 1-bit register for signal <Out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Topmodule> synthesized.

Synthesizing Unit <control_deinterleaver>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\control-deinterleaver.v".
WARNING:Xst:653 - Signal <Size> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <Preamble_detection>.
    Found 6-bit register for signal <Signal_length>.
    Found 9-bit register for signal <Data_lenght>.
    Found 9-bit register for signal <counter>.
    Found 36-bit register for signal <shiftreg>.
    Found 1-bit register for signal <Out>.
    Found 6-bit register for signal <out_index>.
    Found 1-bit register for signal <start_Denterleaver>.
    Found 4-bit adder for signal <Preamble_detection[3]_GND_2_o_add_3_OUT> created at line 65.
    Found 6-bit adder for signal <Signal_length[5]_GND_2_o_add_8_OUT> created at line 76.
    Found 6-bit adder for signal <GND_2_o_Signal_length[5]_add_9_OUT> created at line 77.
    Found 9-bit adder for signal <counter[8]_GND_2_o_add_13_OUT> created at line 80.
    Found 6-bit adder for signal <out_index[5]_GND_2_o_add_16_OUT> created at line 84.
    Found 9-bit adder for signal <Data_lenght[8]_GND_2_o_add_20_OUT> created at line 92.
    Found 1-bit 36-to-1 multiplexer for signal <out_index[5]_X_2_o_Mux_15_o> created at line 83.
    Found 4-bit comparator greater for signal <Preamble_detection[3]_PWR_2_o_LessThan_3_o> created at line 63
    Found 6-bit comparator greater for signal <Signal_length[5]_GND_2_o_LessThan_8_o> created at line 75
    Found 9-bit comparator greater for signal <counter[8]_GND_2_o_LessThan_13_o> created at line 79
    Found 9-bit comparator lessequal for signal <GND_2_o_counter[8]_LessThan_15_o> created at line 82
    Found 9-bit comparator greater for signal <Data_lenght[8]_GND_2_o_LessThan_19_o> created at line 89
    Found 9-bit comparator greater for signal <counter[8]_GND_2_o_LessThan_20_o> created at line 89
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  56 Multiplexer(s).
Unit <control_deinterleaver> synthesized.

Synthesizing Unit <deinterleaver>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\pahse3\deinterleaver\deinterleaver.v".
        Ncbps = 48
        Nbpsc = 1
        x = 0
WARNING:Xst:647 - Input <Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <counter>.
    Found 7-bit register for signal <index_out>.
    Found 7-bit register for signal <temp_k>.
    Found 96-bit register for signal <in_data>.
    Found 7-bit adder for signal <index_out[6]_GND_3_o_add_14_OUT> created at line 64.
    Found 7-bit adder for signal <temp_k[6]_GND_3_o_add_15_OUT> created at line 66.
    Found 9-bit adder for signal <n1139> created at line 67.
    Found 10-bit adder for signal <n1205[9:0]> created at line 72.
    Found 11-bit adder for signal <n1207[10:0]> created at line 72.
    Found 6-bit subtractor for signal <GND_3_o_GND_3_o_sub_34_OUT<5:0>> created at line 72.
    Found 7-bit subtractor for signal <GND_3_o_GND_3_o_sub_98_OUT<6:0>> created at line 85.
    Found 6x3-bit multiplier for signal <PWR_3_o_sym_size[2]_MuLt_32_OUT> created at line 72.
    Found 7x7-bit multiplier for signal <n1136> created at line 85.
    Found 6x6-bit multiplier for signal <PWR_3_o_temp_k[6]_MuLt_96_OUT> created at line 85.
    Found 7-bit 48-to-1 multiplexer for signal <GND_3_o_X_3_o_wide_mux_34_OUT> created at line 72.
    Found 1-bit 96-to-1 multiplexer for signal <index[6]_X_3_o_Mux_41_o> created at line 74.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<47><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<46><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<45><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<44><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<43><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<42><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<41><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<40><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<39><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<38><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<37><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<36><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<35><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<34><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<33><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<32><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<31><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<30><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<29><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<28><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<27><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<26><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<25><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<24><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<23><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<22><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<21><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<20><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<19><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<18><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<17><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<16><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<15><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<14><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<13><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<12><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<11><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<10><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexes_i_j<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <counter[7]_GND_3_o_LessThan_2_o> created at line 49
    Found 8-bit comparator greater for signal <counter[7]_PWR_3_o_LessThan_3_o> created at line 50
    Found 8-bit comparator greater for signal <counter[7]_PWR_3_o_LessThan_4_o> created at line 51
    Found 8-bit comparator greater for signal <counter[7]_PWR_3_o_LessThan_9_o> created at line 61
    Found 9-bit comparator lessequal for signal <n0009> created at line 62
    Found 9-bit comparator lessequal for signal <n0011> created at line 62
    Found 8-bit comparator greater for signal <n0207> created at line 63
    Found 8-bit comparator greater for signal <counter[7]_PWR_3_o_LessThan_32_o> created at line 72
    Found 8-bit comparator greater for signal <counter[7]_GND_3_o_LessThan_40_o> created at line 73
    Found 7-bit comparator lessequal for signal <n0237> created at line 82
    Summary:
	inferred   3 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred 336 Latch(s).
	inferred  10 Comparator(s).
	inferred 493 Multiplexer(s).
Unit <deinterleaver> synthesized.

Synthesizing Unit <viterbicontrol>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\viterbi_control.v".
    Found 4-bit register for signal <Preamble_detection>.
    Found 6-bit register for signal <Signal_length>.
    Found 9-bit register for signal <Data_lenght>.
    Found 9-bit register for signal <counter>.
    Found 36-bit register for signal <shiftreg>.
    Found 1-bit register for signal <Out>.
    Found 1-bit register for signal <start_Viterbi>.
    Found 4-bit adder for signal <Preamble_detection[3]_GND_343_o_add_2_OUT> created at line 61.
    Found 6-bit adder for signal <Signal_length[5]_GND_343_o_add_7_OUT> created at line 72.
    Found 6-bit adder for signal <GND_343_o_Signal_length[5]_add_8_OUT> created at line 74.
    Found 9-bit adder for signal <counter[8]_GND_343_o_add_18_OUT> created at line 87.
    Found 9-bit adder for signal <Data_lenght[8]_GND_343_o_add_21_OUT> created at line 93.
    Found 4-bit comparator greater for signal <Preamble_detection[3]_PWR_9_o_LessThan_2_o> created at line 59
    Found 6-bit comparator greater for signal <Signal_length[5]_GND_343_o_LessThan_7_o> created at line 71
    Found 9-bit comparator greater for signal <counter[8]_GND_343_o_LessThan_15_o> created at line 82
    Found 9-bit comparator greater for signal <counter[8]_GND_343_o_LessThan_18_o> created at line 84
    Found 9-bit comparator greater for signal <Data_lenght[8]_GND_343_o_LessThan_20_o> created at line 90
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  58 Multiplexer(s).
Unit <viterbicontrol> synthesized.

Synthesizing Unit <Viterbidecoder>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\_\_\phase2\viterbiDP\viterbi.v".
        in_size = 96
        out_sise = 48
    Found 48-bit register for signal <outreg>.
    Found 10-bit register for signal <counter>.
    Found 96-bit register for signal <FIFO>.
    Found 1-bit register for signal <flag>.
    Found 6-bit register for signal <CS>.
    Found 11-bit subtractor for signal <GND_344_o_GND_344_o_sub_9806_OUT> created at line 86.
    Found 10-bit adder for signal <counter[10]_GND_344_o_add_9808_OUT> created at line 89.
    Found 2-bit adder for signal <cost0> created at line 107.
    Found 2-bit adder for signal <GND_344_o_GND_344_o_add_10737_OUT> created at line 110.
    Found 10-bit comparator greater for signal <counter[10]_GND_344_o_LessThan_3_o> created at line 68
    Found 10-bit comparator lessequal for signal <n0006> created at line 69
    Found 10-bit comparator greater for signal <counter[10]_GND_344_o_LessThan_10_o> created at line 75
    Found 32-bit comparator lessequal for signal <n0207> created at line 86
    Found 10-bit comparator greater for signal <counter[10]_GND_344_o_LessThan_9810_o> created at line 91
    Found 2-bit comparator greater for signal <NS<6>> created at line 111
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 161 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 146 Multiplexer(s).
Unit <Viterbidecoder> synthesized.

Synthesizing Unit <Descrambler_control>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\Descrambler\Descrambler_control.v".
    Found 4-bit register for signal <Preamble_detection>.
    Found 6-bit register for signal <Signal_length>.
    Found 7-bit register for signal <Data_lenght>.
    Found 1-bit register for signal <Out>.
    Found 1-bit register for signal <start_Descramble>.
    Found 4-bit adder for signal <Preamble_detection[3]_GND_345_o_add_2_OUT> created at line 55.
    Found 6-bit adder for signal <Signal_length[5]_GND_345_o_add_5_OUT> created at line 62.
    Found 7-bit adder for signal <Data_lenght[6]_GND_345_o_add_7_OUT> created at line 68.
    Found 4-bit comparator greater for signal <Preamble_detection[3]_PWR_13_o_LessThan_2_o> created at line 53
    Found 6-bit comparator greater for signal <Signal_length[5]_GND_345_o_LessThan_5_o> created at line 61
    Found 7-bit comparator greater for signal <Data_lenght[6]_GND_345_o_LessThan_7_o> created at line 65
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Descrambler_control> synthesized.

Synthesizing Unit <Descrambler>.
    Related source file is "E:\courses\FPGA\Projects\verilog\New folder\reciever\remote_sources\_\Descrambler\Descrambler.v".
    Found 3-bit register for signal <counter_intial_seed>.
    Found 7-bit register for signal <seed>.
    Found 3-bit adder for signal <counter_intial_seed[2]_GND_346_o_add_3_OUT> created at line 42.
    Found 3-bit comparator greater for signal <PWR_14_o_counter_intial_seed[2]_LessThan_1_o> created at line 32
    Found 3-bit comparator greater for signal <counter_intial_seed[2]_PWR_14_o_LessThan_3_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Descrambler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 6x3-bit multiplier                                    : 1
 6x6-bit multiplier                                    : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 3
 6-bit adder                                           : 6
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
 9-bit adder                                           : 5
# Registers                                            : 32
 1-bit register                                        : 8
 10-bit register                                       : 1
 3-bit register                                        : 1
 36-bit register                                       : 2
 4-bit register                                        : 3
 48-bit register                                       : 1
 6-bit register                                        : 5
 7-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 4
 96-bit register                                       : 2
# Latches                                              : 336
 1-bit latch                                           : 336
# Comparators                                          : 32
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 2
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 3
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 7
 9-bit comparator greater                              : 6
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 756
 1-bit 2-to-1 multiplexer                              : 698
 1-bit 36-to-1 multiplexer                             : 1
 1-bit 96-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 36-bit 2-to-1 multiplexer                             : 3
 48-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 48
 7-bit 48-to-1 multiplexer                             : 1
 96-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 12
 1-bit xor2                                            : 4
 1-bit xor3                                            : 4
 2-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Descrambler>.
The following registers are absorbed into counter <counter_intial_seed>: 1 register on signal <counter_intial_seed>.
Unit <Descrambler> synthesized (advanced).

Synthesizing (advanced) Unit <Descrambler_control>.
The following registers are absorbed into counter <Signal_length>: 1 register on signal <Signal_length>.
The following registers are absorbed into counter <Data_lenght>: 1 register on signal <Data_lenght>.
The following registers are absorbed into counter <Preamble_detection>: 1 register on signal <Preamble_detection>.
Unit <Descrambler_control> synthesized (advanced).

Synthesizing (advanced) Unit <Viterbidecoder>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Viterbidecoder> synthesized (advanced).

Synthesizing (advanced) Unit <control_deinterleaver>.
The following registers are absorbed into counter <Signal_length>: 1 register on signal <Signal_length>.
The following registers are absorbed into counter <Data_lenght>: 1 register on signal <Data_lenght>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <out_index>: 1 register on signal <out_index>.
The following registers are absorbed into counter <Preamble_detection>: 1 register on signal <Preamble_detection>.
Unit <control_deinterleaver> synthesized (advanced).

Synthesizing (advanced) Unit <deinterleaver>.
The following registers are absorbed into counter <index_out>: 1 register on signal <index_out>.
The following registers are absorbed into counter <temp_k>: 1 register on signal <temp_k>.
	Multiplier <Mmult_PWR_3_o_temp_k[6]_MuLt_96_OUT> in block <deinterleaver> and adder/subtractor <Msub_GND_3_o_GND_3_o_sub_98_OUT<6:0>> in block <deinterleaver> are combined into a MAC<Maddsub_PWR_3_o_temp_k[6]_MuLt_96_OUT>.
Unit <deinterleaver> synthesized (advanced).

Synthesizing (advanced) Unit <viterbicontrol>.
The following registers are absorbed into counter <Signal_length>: 1 register on signal <Signal_length>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <Preamble_detection>: 1 register on signal <Preamble_detection>.
The following registers are absorbed into counter <Data_lenght>: 1 register on signal <Data_lenght>.
Unit <viterbicontrol> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 6x6-to-7-bit MAC                                      : 1
# Multipliers                                          : 2
 6x3-bit multiplier                                    : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 11-bit subtractor                                     : 1
 2-bit adder                                           : 2
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder carry in                                  : 1
 9-bit adder                                           : 1
# Counters                                             : 16
 10-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 3
 6-bit up counter                                      : 4
 7-bit up counter                                      : 3
 9-bit up counter                                      : 4
# Registers                                            : 341
 Flip-Flops                                            : 341
# Comparators                                          : 32
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 1
 3-bit comparator greater                              : 2
 32-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 3
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 7
 9-bit comparator greater                              : 6
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 800
 1-bit 2-to-1 multiplexer                              : 743
 1-bit 36-to-1 multiplexer                             : 1
 1-bit 96-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 36-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 48
 7-bit 48-to-1 multiplexer                             : 1
 96-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 12
 1-bit xor2                                            : 4
 1-bit xor3                                            : 4
 2-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <index_out_6> of sequential type is unconnected in block <deinterleaver>.
WARNING:Xst:2677 - Node <FIFO_0> of sequential type is unconnected in block <Viterbidecoder>.

Optimizing unit <Topmodule> ...

Optimizing unit <control_deinterleaver> ...

Optimizing unit <deinterleaver> ...

Optimizing unit <viterbicontrol> ...

Optimizing unit <Viterbidecoder> ...

Optimizing unit <Descrambler_control> ...

Optimizing unit <Descrambler> ...
WARNING:Xst:1710 - FF/Latch <deinterleaved/counter_8> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <deinterleaved/counter_7> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <deinterleaved/counter_6> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <deinterleaved/Data_lenght_8> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <deinterleaved/Data_lenght_7> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <deinterleaved/Signal_length_5> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vit/counter_8> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vit/Signal_length_5> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vit/Data_lenght_8> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vit/Data_lenght_7> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vit/Viterbi/counter_10> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vit/Viterbi/counter_9> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Descrambler/Data_lenght_6> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Descrambler/Signal_length_5> (without init value) has a constant value of 0 in block <Topmodule>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Topmodule, actual ratio is 3.
FlipFlop deinterleaved/deinterleaver/counter_0 has been replicated 1 time(s)
FlipFlop deinterleaved/deinterleaver/counter_1 has been replicated 1 time(s)
FlipFlop deinterleaved/deinterleaver/counter_2 has been replicated 1 time(s)
FlipFlop deinterleaved/deinterleaver/counter_3 has been replicated 1 time(s)
FlipFlop deinterleaved/deinterleaver/counter_4 has been replicated 1 time(s)
FlipFlop deinterleaved/deinterleaver/counter_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 437
 Flip-Flops                                            : 437

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1490
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 32
#      LUT2                        : 56
#      LUT3                        : 101
#      LUT4                        : 74
#      LUT5                        : 217
#      LUT6                        : 869
#      MUXCY                       : 55
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 773
#      FD                          : 3
#      FDR                         : 18
#      FDRE                        : 416
#      LD                          : 336
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 3
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx75tlff484-1l 


Slice Logic Utilization: 
 Number of Slice Registers:             773  out of  93120     0%  
 Number of Slice LUTs:                 1366  out of  46560     2%  
    Number used as Logic:              1366  out of  46560     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1380
   Number with an unused Flip Flop:     607  out of   1380    43%  
   Number with an unused LUT:            14  out of   1380     1%  
   Number of fully used LUT-FF pairs:   759  out of   1380    55%  
   Number of unique control sets:        76

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    240     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                           | Clock buffer(FF name)                                 | Load  |
-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clk                                                                                                    | BUFGP                                                 | 437   |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_332_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_332_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<0>_1) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_325_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_325_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<1>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_318_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_318_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<2>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_311_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_311_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<3>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_304_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_304_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<4>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_297_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_297_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<5>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_290_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_290_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<6>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_283_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_283_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<7>_0) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_276_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_276_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<8>_1) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_269_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_269_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<9>_1) | 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_262_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_262_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<10>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_255_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_255_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<11>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_248_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_248_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<12>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_241_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_241_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<13>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_234_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_234_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<14>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_227_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_227_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<15>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_220_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_220_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<16>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_213_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_213_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<17>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_206_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_206_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<18>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_199_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_199_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<19>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_192_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_192_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<20>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_185_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_185_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<21>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_178_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_178_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<22>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_171_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_171_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<23>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_164_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_164_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<24>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_157_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_157_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<25>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_150_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_150_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<26>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_143_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_143_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<27>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_136_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_136_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<28>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_129_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_129_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<29>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_122_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_122_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<30>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_115_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_115_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<31>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_108_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_108_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<32>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_101_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_101_o1:O)| NONE(*)(deinterleaved/deinterleaver/indexes_i_j<33>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_94_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_94_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<34>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_87_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_87_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<35>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_80_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_80_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<36>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_73_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_73_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<37>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_66_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_66_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<38>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_59_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_59_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<39>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_52_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_52_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<40>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_45_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_45_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<41>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_38_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_38_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<42>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_31_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_31_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<43>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_24_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_24_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<44>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_17_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_17_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<45>_1)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_10_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_10_o1:O)  | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<46>_0)| 7     |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_3_o(deinterleaved/deinterleaver/EN_temp_k[5]_OR_3_o1:O)    | NONE(*)(deinterleaved/deinterleaver/indexes_i_j<47>_0)| 7     |
-------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 48 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.918ns (Maximum Frequency: 203.349MHz)
   Minimum input arrival time before clock: 1.684ns
   Maximum output required time after clock: 0.682ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.918ns (frequency: 203.349MHz)
  Total number of paths / destination ports: 16323 / 1163
-------------------------------------------------------------------------
Delay:               4.918ns (Levels of Logic = 7)
  Source:            deinterleaved/deinterleaver/counter_0_1 (FF)
  Destination:       deinterleaved/Out (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: deinterleaved/deinterleaver/counter_0_1 to deinterleaved/Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.280   0.601  deinterleaved/deinterleaver/counter_0_1 (deinterleaved/deinterleaver/counter_0_1)
     LUT4:I0->O           19   0.053   0.535  deinterleaved/deinterleaver/Madd_n1139_xor<4>111 (deinterleaved/deinterleaver/Madd_n1139_xor<4>11)
     LUT6:I5->O            8   0.053   0.758  deinterleaved/deinterleaver/Msub_GND_3_o_GND_3_o_sub_34_OUT<5:0>_xor<4>11 (deinterleaved/deinterleaver/GND_3_o_GND_3_o_sub_34_OUT<4>)
     LUT5:I0->O           28   0.053   0.629  deinterleaved/deinterleaver/GND_3_o_GND_3_o_sub_34_OUT<5> (deinterleaved/deinterleaver/Madd_n1207[10:0]_Madd_Madd_cy<0>)
     LUT6:I4->O            1   0.053   0.714  deinterleaved/deinterleaver/Mmux_index[6]_X_3_o_Mux_41_o_135 (deinterleaved/deinterleaver/Mmux_index[6]_X_3_o_Mux_41_o_135)
     LUT6:I0->O            1   0.053   0.477  deinterleaved/deinterleaver/Mmux_index[6]_X_3_o_Mux_41_o_9 (deinterleaved/deinterleaver/Mmux_index[6]_X_3_o_Mux_41_o_9)
     LUT6:I4->O            1   0.053   0.553  deinterleaved/Mmux_GND_2_o_Out_MUX_1584_o14_SW0 (N244)
     LUT6:I3->O            1   0.053   0.000  deinterleaved/Mmux_GND_2_o_Out_MUX_1584_o14 (deinterleaved/GND_2_o_Out_MUX_1584_o)
     FDRE:D                   -0.012          deinterleaved/Out
    ----------------------------------------
    Total                      4.918ns (0.651ns logic, 4.267ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 723 / 569
-------------------------------------------------------------------------
Offset:              1.684ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       Descrambler/Out (FF)
  Destination Clock: Clk rising

  Data Path: Reset to Descrambler/Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          125   0.053   0.887  En_Reset_OR_389_o1 (En_Reset_OR_389_o)
     LUT6:I0->O            1   0.053   0.000  Descrambler/Out_rstpot1 (Descrambler/Out_rstpot1)
     FD:D                     -0.012          Descrambler/Out
    ----------------------------------------
    Total                      1.684ns (0.109ns logic, 1.575ns route)
                                       (6.5% logic, 93.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_332_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<0>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_332_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<0>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[0][6]_GND_3_o_MUX_1454_o111 (deinterleaved/deinterleaver/indexes_i_j[0][6]_GND_3_o_MUX_1456_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<0>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_325_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<1>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_325_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<1>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[1][6]_GND_3_o_MUX_1440_o111 (deinterleaved/deinterleaver/indexes_i_j[1][6]_GND_3_o_MUX_1442_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<1>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_318_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<2>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_318_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<2>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[2][6]_GND_3_o_MUX_1426_o111 (deinterleaved/deinterleaver/indexes_i_j[2][6]_GND_3_o_MUX_1428_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<2>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_311_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<3>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_311_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<3>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[3][6]_GND_3_o_MUX_1412_o111 (deinterleaved/deinterleaver/indexes_i_j[3][6]_GND_3_o_MUX_1414_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<3>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_304_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<4>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_304_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<4>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[4][6]_GND_3_o_MUX_1398_o111 (deinterleaved/deinterleaver/indexes_i_j[4][6]_GND_3_o_MUX_1400_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<4>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_297_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<5>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_297_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<5>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[5][6]_GND_3_o_MUX_1384_o111 (deinterleaved/deinterleaver/indexes_i_j[5][6]_GND_3_o_MUX_1386_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<5>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_290_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<6>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_290_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<6>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[6][6]_GND_3_o_MUX_1370_o111 (deinterleaved/deinterleaver/indexes_i_j[6][6]_GND_3_o_MUX_1372_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<6>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_283_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<7>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_283_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<7>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[7][6]_GND_3_o_MUX_1356_o111 (deinterleaved/deinterleaver/indexes_i_j[7][6]_GND_3_o_MUX_1358_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<7>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_276_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<8>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_276_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<8>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[8][6]_GND_3_o_MUX_1342_o111 (deinterleaved/deinterleaver/indexes_i_j[8][6]_GND_3_o_MUX_1344_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<8>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_269_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<9>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_269_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<9>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[9][6]_GND_3_o_MUX_1328_o111 (deinterleaved/deinterleaver/indexes_i_j[9][6]_GND_3_o_MUX_1330_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<9>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_262_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<10>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_262_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<10>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[10][6]_GND_3_o_MUX_1314_o111 (deinterleaved/deinterleaver/indexes_i_j[10][6]_GND_3_o_MUX_1316_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<10>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_255_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<11>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_255_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<11>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[11][6]_GND_3_o_MUX_1300_o111 (deinterleaved/deinterleaver/indexes_i_j[11][6]_GND_3_o_MUX_1302_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<11>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_248_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<12>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_248_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<12>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[12][6]_GND_3_o_MUX_1286_o111 (deinterleaved/deinterleaver/indexes_i_j[12][6]_GND_3_o_MUX_1288_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<12>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_241_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<13>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_241_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<13>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[13][6]_GND_3_o_MUX_1272_o111 (deinterleaved/deinterleaver/indexes_i_j[13][6]_GND_3_o_MUX_1274_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<13>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_234_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<14>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_234_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<14>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[14][6]_GND_3_o_MUX_1258_o111 (deinterleaved/deinterleaver/indexes_i_j[14][6]_GND_3_o_MUX_1260_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<14>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_227_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<15>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_227_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<15>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[15][6]_GND_3_o_MUX_1244_o111 (deinterleaved/deinterleaver/indexes_i_j[15][6]_GND_3_o_MUX_1246_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<15>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_220_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<16>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_220_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<16>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[16][6]_GND_3_o_MUX_1230_o111 (deinterleaved/deinterleaver/indexes_i_j[16][6]_GND_3_o_MUX_1232_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<16>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_213_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<17>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_213_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<17>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[17][6]_GND_3_o_MUX_1216_o111 (deinterleaved/deinterleaver/indexes_i_j[17][6]_GND_3_o_MUX_1218_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<17>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_206_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<18>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_206_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<18>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[18][6]_GND_3_o_MUX_1202_o111 (deinterleaved/deinterleaver/indexes_i_j[18][6]_GND_3_o_MUX_1204_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<18>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_199_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<19>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_199_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<19>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[19][6]_GND_3_o_MUX_1188_o111 (deinterleaved/deinterleaver/indexes_i_j[19][6]_GND_3_o_MUX_1190_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<19>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_192_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<20>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_192_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<20>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[20][6]_GND_3_o_MUX_1174_o111 (deinterleaved/deinterleaver/indexes_i_j[20][6]_GND_3_o_MUX_1176_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<20>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_185_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<21>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_185_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<21>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[21][6]_GND_3_o_MUX_1160_o111 (deinterleaved/deinterleaver/indexes_i_j[21][6]_GND_3_o_MUX_1162_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<21>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_178_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<22>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_178_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<22>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[22][6]_GND_3_o_MUX_1146_o111 (deinterleaved/deinterleaver/indexes_i_j[22][6]_GND_3_o_MUX_1148_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<22>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_171_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<23>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_171_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<23>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[23][6]_GND_3_o_MUX_1132_o111 (deinterleaved/deinterleaver/indexes_i_j[23][6]_GND_3_o_MUX_1134_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<23>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_164_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<24>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_164_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<24>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[24][6]_GND_3_o_MUX_1118_o111 (deinterleaved/deinterleaver/indexes_i_j[24][6]_GND_3_o_MUX_1120_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<24>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_157_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<25>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_157_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<25>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[25][6]_GND_3_o_MUX_1104_o111 (deinterleaved/deinterleaver/indexes_i_j[25][6]_GND_3_o_MUX_1106_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<25>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_150_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<26>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_150_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<26>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[26][6]_GND_3_o_MUX_1090_o111 (deinterleaved/deinterleaver/indexes_i_j[26][6]_GND_3_o_MUX_1092_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<26>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_143_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<27>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_143_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<27>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[27][6]_GND_3_o_MUX_1076_o111 (deinterleaved/deinterleaver/indexes_i_j[27][6]_GND_3_o_MUX_1078_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<27>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_136_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<28>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_136_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<28>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[28][6]_GND_3_o_MUX_1062_o111 (deinterleaved/deinterleaver/indexes_i_j[28][6]_GND_3_o_MUX_1064_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<28>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_129_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<29>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_129_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<29>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[29][6]_GND_3_o_MUX_1048_o111 (deinterleaved/deinterleaver/indexes_i_j[29][6]_GND_3_o_MUX_1050_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<29>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_122_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<30>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_122_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<30>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[30][6]_GND_3_o_MUX_1034_o111 (deinterleaved/deinterleaver/indexes_i_j[30][6]_GND_3_o_MUX_1036_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<30>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_115_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<31>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_115_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<31>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[31][6]_GND_3_o_MUX_1020_o111 (deinterleaved/deinterleaver/indexes_i_j[31][6]_GND_3_o_MUX_1022_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<31>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_108_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<32>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_108_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<32>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[32][6]_GND_3_o_MUX_1006_o111 (deinterleaved/deinterleaver/indexes_i_j[32][6]_GND_3_o_MUX_1008_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<32>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_101_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<33>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_101_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<33>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[33][6]_GND_3_o_MUX_1000_o111 (deinterleaved/deinterleaver/indexes_i_j[33][6]_GND_3_o_MUX_1002_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<33>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_94_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<34>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_94_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<34>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[34][6]_GND_3_o_MUX_978_o151 (deinterleaved/deinterleaver/indexes_i_j[34][6]_GND_3_o_MUX_988_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<34>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_87_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<35>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_87_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<35>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[35][6]_GND_3_o_MUX_964_o151 (deinterleaved/deinterleaver/indexes_i_j[35][6]_GND_3_o_MUX_974_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<35>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_80_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<36>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_80_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<36>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[36][6]_GND_3_o_MUX_950_o111 (deinterleaved/deinterleaver/indexes_i_j[36][6]_GND_3_o_MUX_952_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<36>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_73_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<37>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_73_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<37>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[37][6]_GND_3_o_MUX_936_o111 (deinterleaved/deinterleaver/indexes_i_j[37][6]_GND_3_o_MUX_938_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<37>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_66_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<38>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_66_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<38>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[38][6]_GND_3_o_MUX_922_o151 (deinterleaved/deinterleaver/indexes_i_j[38][6]_GND_3_o_MUX_932_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<38>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_59_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<39>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_59_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<39>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[39][6]_GND_3_o_MUX_908_o151 (deinterleaved/deinterleaver/indexes_i_j[39][6]_GND_3_o_MUX_918_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<39>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_52_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<40>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_52_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<40>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[40][6]_GND_3_o_MUX_894_o111 (deinterleaved/deinterleaver/indexes_i_j[40][6]_GND_3_o_MUX_896_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<40>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_45_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<41>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_45_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<41>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[41][6]_GND_3_o_MUX_880_o111 (deinterleaved/deinterleaver/indexes_i_j[41][6]_GND_3_o_MUX_882_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<41>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_38_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<42>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_38_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<42>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[42][6]_GND_3_o_MUX_866_o151 (deinterleaved/deinterleaver/indexes_i_j[42][6]_GND_3_o_MUX_876_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<42>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_31_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<43>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_31_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<43>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[43][6]_GND_3_o_MUX_852_o151 (deinterleaved/deinterleaver/indexes_i_j[43][6]_GND_3_o_MUX_862_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<43>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_24_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<44>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_24_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<44>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[44][6]_GND_3_o_MUX_838_o111 (deinterleaved/deinterleaver/indexes_i_j[44][6]_GND_3_o_MUX_840_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<44>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_17_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<45>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_17_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<45>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[45][6]_GND_3_o_MUX_824_o111 (deinterleaved/deinterleaver/indexes_i_j[45][6]_GND_3_o_MUX_826_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<45>_5
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_10_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<46>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_10_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<46>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[46][6]_GND_3_o_MUX_810_o151 (deinterleaved/deinterleaver/indexes_i_j[46][6]_GND_3_o_MUX_820_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<46>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'deinterleaved/deinterleaver/EN_temp_k[5]_OR_3_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.404ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       deinterleaved/deinterleaver/indexes_i_j<47>_1 (LATCH)
  Destination Clock: deinterleaved/deinterleaver/EN_temp_k[5]_OR_3_o falling

  Data Path: Reset to deinterleaved/deinterleaver/indexes_i_j<47>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           300   0.003   0.688  Reset_IBUF (Reset_IBUF)
     LUT2:I0->O          209   0.053   0.607  deinterleaved/deinterleaver/EN_Reset_OR_2_o1 (deinterleaved/deinterleaver/EN_Reset_OR_2_o)
     LUT6:I5->O            1   0.053   0.000  deinterleaved/deinterleaver/Mmux_indexes_i_j[47][6]_GND_3_o_MUX_796_o151 (deinterleaved/deinterleaver/indexes_i_j[47][6]_GND_3_o_MUX_806_o)
     LD:D                     -0.043          deinterleaved/deinterleaver/indexes_i_j<47>_1
    ----------------------------------------
    Total                      1.404ns (0.109ns logic, 1.295ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.682ns (Levels of Logic = 1)
  Source:            Out (FF)
  Destination:       Out (PAD)
  Source Clock:      Clk rising

  Data Path: Out to Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.280   0.399  Out (Out_OBUF)
     OBUF:I->O                 0.003          Out_OBUF (Out)
    ----------------------------------------
    Total                      0.682ns (0.283ns logic, 0.399ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
Clk                                              |    4.918|         |         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_101_o|         |    4.755|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_108_o|         |    4.757|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_10_o |         |    4.733|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_115_o|         |    4.657|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_122_o|         |    4.609|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_129_o|         |    4.768|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_136_o|         |    4.770|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_143_o|         |    4.705|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_150_o|         |    4.657|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_157_o|         |    4.816|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_164_o|         |    4.818|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_171_o|         |    4.581|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_178_o|         |    4.533|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_17_o |         |    4.892|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_185_o|         |    4.692|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_192_o|         |    4.694|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_199_o|         |    4.520|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_206_o|         |    4.472|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_213_o|         |    4.631|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_220_o|         |    4.633|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_227_o|         |    4.733|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_234_o|         |    4.685|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_241_o|         |    4.844|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_248_o|         |    4.846|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_24_o |         |    4.894|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_255_o|         |    4.781|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_262_o|         |    4.733|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_269_o|         |    4.892|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_276_o|         |    4.894|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_283_o|         |    4.657|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_290_o|         |    4.609|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_297_o|         |    4.768|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_304_o|         |    4.770|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_311_o|         |    4.596|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_318_o|         |    4.548|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_31_o |         |    4.829|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_325_o|         |    4.707|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_332_o|         |    4.709|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_38_o |         |    4.781|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_3_o  |         |    4.781|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_45_o |         |    4.940|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_52_o |         |    4.942|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_59_o |         |    4.705|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_66_o |         |    4.657|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_73_o |         |    4.816|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_80_o |         |    4.818|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_87_o |         |    4.644|         |         |
deinterleaved/deinterleaver/EN_temp_k[5]_OR_94_o |         |    4.596|         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_101_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_108_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_10_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_115_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_122_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_129_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_136_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_143_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_150_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_157_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_164_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_171_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_178_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_185_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_192_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_199_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_206_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_213_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_220_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_227_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_234_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_241_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_248_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_24_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_255_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_262_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_269_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_276_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_283_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_290_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_297_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_304_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_311_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_318_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_325_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_332_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_38_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_3_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_45_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_52_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_66_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_80_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock deinterleaved/deinterleaver/EN_temp_k[5]_OR_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |         |         |    6.109|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.77 secs
 
--> 

Total memory usage is 5183404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  370 (   0 filtered)
Number of infos    :    1 (   0 filtered)

