# TCL File Generated by Component Editor 10.1sp1
# Wed Apr 06 19:56:05 PDT 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | one_wire_interface "one_wire_interface" v1.0
# | Braemac 2011.04.06.19:56:05
# | One Wire Interface
# | 
# | E:/work/s5a/sw/S5A-sw-FPL/src/one_wire/one_wire_interface.v
# | 
# |    ./one_wire_commands.v syn, sim
# |    ./one_wire_interface.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 10.1
# | 
package require -exact sopc 10.1
# | 
# +-----------------------------------

# +-----------------------------------
# | module one_wire_interface
# | 
set_module_property DESCRIPTION "One Wire Interface"
set_module_property NAME one_wire_interface
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP S5A
set_module_property AUTHOR Braemac
set_module_property DISPLAY_NAME one_wire_interface
set_module_property TOP_LEVEL_HDL_FILE one_wire_interface.v
set_module_property TOP_LEVEL_HDL_MODULE one_wire_interface
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file one_wire_commands.v {SYNTHESIS SIMULATION}
add_file one_wire_interface.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter sysclock INTEGER 24576000
set_parameter_property sysclock DEFAULT_VALUE 24576000
set_parameter_property sysclock DISPLAY_NAME sysclock
set_parameter_property sysclock TYPE INTEGER
set_parameter_property sysclock UNITS None
set_parameter_property sysclock ALLOWED_RANGES -2147483648:2147483647
set_parameter_property sysclock AFFECTS_GENERATION false
set_parameter_property sysclock HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point avalon_slave_0
# | 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressAlignment NATIVE
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock_sink
set_interface_property avalon_slave_0 associatedReset clock_sink_reset
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 isMemoryDevice false
set_interface_property avalon_slave_0 isNonVolatileStorage false
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 printableDevice false
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0

set_interface_property avalon_slave_0 ENABLED true

add_interface_port avalon_slave_0 data export Bidir 1
add_interface_port avalon_slave_0 s_datain writedata Input 8
add_interface_port avalon_slave_0 s_dataout readdata Output 8
add_interface_port avalon_slave_0 s_read read Input 1
add_interface_port avalon_slave_0 s_write write Input 1
add_interface_port avalon_slave_0 s_chipselect chipselect Input 1
add_interface_port avalon_slave_0 s_waitrequest waitrequest Output 1
add_interface_port avalon_slave_0 s_address address Input 4
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_sink
# | 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0

set_interface_property clock_sink ENABLED true

add_interface_port clock_sink s_clock clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_sink_reset
# | 
add_interface clock_sink_reset reset end
set_interface_property clock_sink_reset associatedClock clock_sink
set_interface_property clock_sink_reset synchronousEdges DEASSERT

set_interface_property clock_sink_reset ENABLED true

add_interface_port clock_sink_reset s_reset reset Input 1
# | 
# +-----------------------------------
