

================================================================
== Vivado HLS Report for 'dijkstra'
================================================================
* Date:           Mon Apr  6 17:31:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dijkstra
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.210|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  395|  539|  395|  539|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    9|    9|         1|          -|          -|     9|    no    |
        |- Loop 2     |  384|  528|  48 ~ 66 |          -|          -|     8|    no    |
        | + Loop 2.1  |   18|   18|         2|          -|          -|     9|    no    |
        | + Loop 2.2  |   27|   45|   3 ~ 5  |          -|          -|     9|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     359|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      66|       6|    0|
|Multiplexer      |        -|      -|       -|     196|    -|
|Register         |        -|      -|     200|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     266|     561|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |dist_U    |dijkstra_dist    |        0|  64|   5|    0|     9|   32|     1|          288|
    |sptSet_U  |dijkstra_sptSet  |        0|   2|   1|    0|     9|    1|     1|            9|
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                 |        0|  66|   6|    0|    18|   33|     2|          297|
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln63_1_fu_287_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_2_fu_356_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_378_p2       |     +    |      0|  0|  39|          32|          32|
    |count_fu_237_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_215_p2              |     +    |      0|  0|  13|           4|           1|
    |v_1_fu_253_p2            |     +    |      0|  0|  13|           4|           1|
    |v_fu_341_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln16_fu_247_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln17_fu_293_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln42_fu_209_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln49_fu_231_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln58_fu_335_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln63_1_fu_372_p2    |   icmp   |      0|  0|  18|          32|          31|
    |icmp_ln63_2_fu_383_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln63_fu_366_p2      |   icmp   |      0|  0|  18|          32|           1|
    |select_ln17_1_fu_307_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln17_2_fu_314_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln17_3_fu_322_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln17_fu_299_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 359|         212|         293|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |count_0_reg_161    |   9|          2|    4|          8|
    |dist_address0      |  38|          7|    4|         28|
    |dist_d0            |  21|          4|   32|        128|
    |i_0_reg_150        |   9|          2|    4|          8|
    |min_0_i_reg_172    |   9|          2|   32|         64|
    |min_index_reg_184  |   9|          2|    4|          8|
    |sptSet_address0    |  27|          5|    4|         20|
    |sptSet_d0          |  15|          3|    1|          3|
    |v_0_reg_195        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 196|         40|   90|        286|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln63_1_reg_438     |   8|   0|    8|          0|
    |add_ln63_reg_493       |  32|   0|   32|          0|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |count_0_reg_161        |   4|   0|    4|          0|
    |count_reg_404          |   4|   0|    4|          0|
    |dist_addr_2_reg_443    |   4|   0|    4|          0|
    |dist_addr_3_reg_499    |   4|   0|    4|          0|
    |graph_addr_reg_466     |   7|   0|    7|          0|
    |graph_load_reg_480     |  32|   0|   32|          0|
    |i_0_reg_150            |   4|   0|    4|          0|
    |icmp_ln63_1_reg_489    |   1|   0|    1|          0|
    |icmp_ln63_reg_485      |   1|   0|    1|          0|
    |min_0_i_reg_172        |  32|   0|   32|          0|
    |min_index_reg_184      |   4|   0|    4|          0|
    |sptSet_load_1_reg_476  |   1|   0|    1|          0|
    |u_fu_52                |  32|   0|   32|          0|
    |v_0_reg_195            |   4|   0|    4|          0|
    |v_1_reg_423            |   4|   0|    4|          0|
    |v_reg_456              |   4|   0|    4|          0|
    |zext_ln18_reg_415      |   4|   0|   32|         28|
    |zext_ln63_reg_461      |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 200|   0|  288|         88|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   dijkstra   | return value |
|graph_address0  | out |    7|  ap_memory |     graph    |     array    |
|graph_ce0       | out |    1|  ap_memory |     graph    |     array    |
|graph_q0        |  in |   32|  ap_memory |     graph    |     array    |
|src             |  in |   32|   ap_none  |      src     |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

