dist_mem_gen_3.v,verilog,xil_defaultlib,../../../../lab4.gen/sources_1/ip/dist_mem_gen_3/sim/dist_mem_gen_3.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
