<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb4 › cxgb4_uld.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cxgb4_uld.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is part of the Chelsio T4 Ethernet driver for Linux.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Chelsio Communications, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions of source code must retain the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions in binary form must reproduce the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer in the documentation and/or other materials</span>
<span class="cm"> *        provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CXGB4_OFLD_H</span>
<span class="cp">#define __CXGB4_OFLD_H</span>

<span class="cp">#include &lt;linux/cache.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>

<span class="cm">/* CPL message priority levels */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CPL_PRIORITY_DATA</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="cm">/* data messages */</span>
	<span class="n">CPL_PRIORITY_SETUP</span>    <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>  <span class="cm">/* connection setup messages */</span>
	<span class="n">CPL_PRIORITY_TEARDOWN</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>  <span class="cm">/* connection teardown messages */</span>
	<span class="n">CPL_PRIORITY_LISTEN</span>   <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>  <span class="cm">/* listen start/stop messages */</span>
	<span class="n">CPL_PRIORITY_ACK</span>      <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>  <span class="cm">/* RX ACK messages */</span>
	<span class="n">CPL_PRIORITY_CONTROL</span>  <span class="o">=</span> <span class="mi">1</span>   <span class="cm">/* control messages */</span>
<span class="p">};</span>

<span class="cp">#define INIT_TP_WR(w, tid) do { \</span>
<span class="cp">	(w)-&gt;wr.wr_hi = htonl(FW_WR_OP(FW_TP_WR) | \</span>
<span class="cp">			      FW_WR_IMMDLEN(sizeof(*w) - sizeof(w-&gt;wr))); \</span>
<span class="cp">	(w)-&gt;wr.wr_mid = htonl(FW_WR_LEN16(DIV_ROUND_UP(sizeof(*w), 16)) | \</span>
<span class="cp">			       FW_WR_FLOWID(tid)); \</span>
<span class="cp">	(w)-&gt;wr.wr_lo = cpu_to_be64(0); \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define INIT_TP_WR_CPL(w, cpl, tid) do { \</span>
<span class="cp">	INIT_TP_WR(w, tid); \</span>
<span class="cp">	OPCODE_TID(w) = htonl(MK_OPCODE_TID(cpl, tid)); \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define INIT_ULPTX_WR(w, wrlen, atomic, tid) do { \</span>
<span class="cp">	(w)-&gt;wr.wr_hi = htonl(FW_WR_OP(FW_ULPTX_WR) | FW_WR_ATOMIC(atomic)); \</span>
<span class="cp">	(w)-&gt;wr.wr_mid = htonl(FW_WR_LEN16(DIV_ROUND_UP(wrlen, 16)) | \</span>
<span class="cp">			       FW_WR_FLOWID(tid)); \</span>
<span class="cp">	(w)-&gt;wr.wr_lo = cpu_to_be64(0); \</span>
<span class="cp">} while (0)</span>

<span class="cm">/* Special asynchronous notification message */</span>
<span class="cp">#define CXGB4_MSG_AN ((void *)1)</span>

<span class="k">struct</span> <span class="n">serv_entry</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">aopen_entry</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">aopen_entry</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Holds the size, base address, free list start, etc of the TID, server TID,</span>
<span class="cm"> * and active-open TID tables.  The tables themselves are allocated dynamically.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tid_info</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">**</span><span class="n">tid_tab</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ntids</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">serv_entry</span> <span class="o">*</span><span class="n">stid_tab</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">stid_bmap</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nstids</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stid_base</span><span class="p">;</span>

	<span class="k">union</span> <span class="n">aopen_entry</span> <span class="o">*</span><span class="n">atid_tab</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">natids</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nftids</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ftid_base</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">atid_lock</span> <span class="n">____cacheline_aligned_in_smp</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">aopen_entry</span> <span class="o">*</span><span class="n">afree</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">atids_in_use</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">stid_lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stids_in_use</span><span class="p">;</span>

	<span class="n">atomic_t</span> <span class="n">tids_in_use</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">lookup_tid</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">tid</span> <span class="o">&lt;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">ntids</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tid_tab</span><span class="p">[</span><span class="n">tid</span><span class="p">]</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">lookup_atid</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">atid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">atid</span> <span class="o">&lt;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">natids</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">atid_tab</span><span class="p">[</span><span class="n">atid</span><span class="p">].</span><span class="n">data</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">lookup_stid</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">stid</span> <span class="o">-=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">stid_base</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">stid</span> <span class="o">&lt;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">nstids</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">stid_tab</span><span class="p">[</span><span class="n">stid</span><span class="p">].</span><span class="n">data</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cxgb4_insert_tid</span><span class="p">(</span><span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tid_tab</span><span class="p">[</span><span class="n">tid</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tids_in_use</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">cxgb4_alloc_atid</span><span class="p">(</span><span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cxgb4_alloc_stid</span><span class="p">(</span><span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">int</span> <span class="n">family</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cxgb4_free_atid</span><span class="p">(</span><span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">atid</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cxgb4_free_stid</span><span class="p">(</span><span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">family</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cxgb4_remove_tid</span><span class="p">(</span><span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">t</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">qid</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tid</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">in6_addr</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">cxgb4_create_server</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">stid</span><span class="p">,</span>
			<span class="n">__be32</span> <span class="n">sip</span><span class="p">,</span> <span class="n">__be16</span> <span class="n">sport</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_wr_txq</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="kt">int</span> <span class="n">prio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">skb_set_queue_mapping</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="p">(</span><span class="n">queue</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">prio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="n">cxgb4_uld</span> <span class="p">{</span>
	<span class="n">CXGB4_ULD_RDMA</span><span class="p">,</span>
	<span class="n">CXGB4_ULD_ISCSI</span><span class="p">,</span>
	<span class="n">CXGB4_ULD_MAX</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">cxgb4_state</span> <span class="p">{</span>
	<span class="n">CXGB4_STATE_UP</span><span class="p">,</span>
	<span class="n">CXGB4_STATE_START_RECOVERY</span><span class="p">,</span>
	<span class="n">CXGB4_STATE_DOWN</span><span class="p">,</span>
	<span class="n">CXGB4_STATE_DETACH</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">cxgb4_control</span> <span class="p">{</span>
	<span class="n">CXGB4_CONTROL_DB_FULL</span><span class="p">,</span>
	<span class="n">CXGB4_CONTROL_DB_EMPTY</span><span class="p">,</span>
	<span class="n">CXGB4_CONTROL_DB_DROP</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pci_dev</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">l2t_data</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">net_device</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">pkt_gl</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">tp_tcp_stats</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cxgb4_virt_res</span> <span class="p">{</span>                      <span class="cm">/* virtualized HW resources */</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">ddp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">iscsi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">stag</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">rq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">pbl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">qp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">cq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cxgb4_range</span> <span class="n">ocq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define OCQ_WIN_OFFSET(pdev, vres) \</span>
<span class="cp">	(pci_resource_len((pdev), 2) - roundup_pow_of_two((vres)-&gt;ocq.size))</span>

<span class="cm">/*</span>
<span class="cm"> * Block of information the LLD provides to ULDs attaching to a device.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">cxgb4_lld_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>                <span class="cm">/* associated PCI device */</span>
	<span class="k">struct</span> <span class="n">l2t_data</span> <span class="o">*</span><span class="n">l2t</span><span class="p">;</span>                <span class="cm">/* L2 table */</span>
	<span class="k">struct</span> <span class="n">tid_info</span> <span class="o">*</span><span class="n">tids</span><span class="p">;</span>               <span class="cm">/* TID table */</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">**</span><span class="n">ports</span><span class="p">;</span>           <span class="cm">/* device ports */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">cxgb4_virt_res</span> <span class="o">*</span><span class="n">vr</span><span class="p">;</span>     <span class="cm">/* assorted HW resources */</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">mtus</span><span class="p">;</span>          <span class="cm">/* MTU table */</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">rxq_ids</span><span class="p">;</span>       <span class="cm">/* the ULD&#39;s Rx queue ids */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">nrxq</span><span class="p">;</span>                 <span class="cm">/* # of Rx queues */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ntxq</span><span class="p">;</span>                 <span class="cm">/* # of Tx queues */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">nchan</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>               <span class="cm">/* # of channels */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">nports</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>              <span class="cm">/* # of ports */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">wr_cred</span><span class="p">;</span>               <span class="cm">/* WR 16-byte credits */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">adapter_type</span><span class="p">;</span>          <span class="cm">/* type of adapter */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">fw_api_ver</span><span class="p">;</span>            <span class="cm">/* FW API version */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fw_vers</span><span class="p">;</span>                <span class="cm">/* FW version */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">iscsi_iolen</span><span class="p">;</span>            <span class="cm">/* iSCSI max I/O length */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">udb_density</span><span class="p">;</span>          <span class="cm">/* # of user DB/page */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ucq_density</span><span class="p">;</span>          <span class="cm">/* # of user CQs/page */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gts_reg</span><span class="p">;</span>               <span class="cm">/* address of GTS register */</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">db_reg</span><span class="p">;</span>                <span class="cm">/* address of kernel doorbell */</span>
	<span class="kt">int</span> <span class="n">dbfifo_int_thresh</span><span class="p">;</span>		     <span class="cm">/* doorbell fifo int threshold */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">cxgb4_uld_info</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">add</span><span class="p">)(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cxgb4_lld_info</span> <span class="o">*</span><span class="n">p</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">rx_handler</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">handle</span><span class="p">,</span> <span class="k">const</span> <span class="n">__be64</span> <span class="o">*</span><span class="n">rsp</span><span class="p">,</span>
			  <span class="k">const</span> <span class="k">struct</span> <span class="n">pkt_gl</span> <span class="o">*</span><span class="n">gl</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">state_change</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">handle</span><span class="p">,</span> <span class="k">enum</span> <span class="n">cxgb4_state</span> <span class="n">new_state</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">control</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">handle</span><span class="p">,</span> <span class="k">enum</span> <span class="n">cxgb4_control</span> <span class="n">control</span><span class="p">,</span> <span class="p">...);</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">cxgb4_register_uld</span><span class="p">(</span><span class="k">enum</span> <span class="n">cxgb4_uld</span> <span class="n">type</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cxgb4_uld_info</span> <span class="o">*</span><span class="n">p</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cxgb4_unregister_uld</span><span class="p">(</span><span class="k">enum</span> <span class="n">cxgb4_uld</span> <span class="n">type</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cxgb4_ofld_send</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cxgb4_dbfifo_count</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lpfifo</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cxgb4_port_chan</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cxgb4_port_viid</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cxgb4_port_idx</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cxgb4_best_mtu</span><span class="p">(</span><span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">mtus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">mtu</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">idx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cxgb4_get_tcp_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tp_tcp_stats</span> <span class="o">*</span><span class="n">v4</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">tp_tcp_stats</span> <span class="o">*</span><span class="n">v6</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cxgb4_iscsi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_mask</span><span class="p">,</span>
		      <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">pgsz_order</span><span class="p">);</span>
<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">cxgb4_pktgl_to_skb</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pkt_gl</span> <span class="o">*</span><span class="n">gl</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">skb_len</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pull_len</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cxgb4_sync_txq_pidx</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u16</span> <span class="n">qid</span><span class="p">,</span> <span class="n">u16</span> <span class="n">pidx</span><span class="p">,</span> <span class="n">u16</span> <span class="n">size</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cxgb4_flush_eq_cache</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="cp">#endif  </span><span class="cm">/* !__CXGB4_OFLD_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
