{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701892463417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701892463417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 21:54:23 2023 " "Processing started: Wed Dec  6 21:54:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701892463417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701892463417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synth_Test -c Synth_Test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synth_Test -c Synth_Test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701892463417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701892463988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701892463989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth_test.v 2 2 " "Found 2 design units, including 2 entities, in source file synth_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synth_Test " "Found entity 1: Synth_Test" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701892471703 ""} { "Info" "ISGN_ENTITY_NAME" "2 CarryByPassAdder_4Bit " "Found entity 2: CarryByPassAdder_4Bit" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701892471703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701892471703 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qi Synth_Test.v(37) " "Verilog HDL Implicit Net warning at Synth_Test.v(37): created implicit net for \"qi\"" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1701892471703 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Design Software" 0 -1 1701892471732 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Design Software" 0 -1 1701892471732 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Design Software" 0 -1 1701892471732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Synth_Test " "Elaborating entity \"Synth_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701892471735 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "posOverflow Synth_Test.v(5) " "Output port \"posOverflow\" at Synth_Test.v(5) has no driver" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701892471737 "|Synth_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "negOverflow Synth_Test.v(6) " "Output port \"negOverflow\" at Synth_Test.v(6) has no driver" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701892471737 "|Synth_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarryByPassAdder_4Bit CarryByPassAdder_4Bit:loop1\[0\].CBPA " "Elaborating entity \"CarryByPassAdder_4Bit\" for hierarchy \"CarryByPassAdder_4Bit:loop1\[0\].CBPA\"" {  } { { "Synth_Test.v" "loop1\[0\].CBPA" { Text "E:/VLSIProject/Synth_Test.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701892471738 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "qi Synth_Test.v(37) " "Verilog HDL warning at Synth_Test.v(37): object qi used but never assigned" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701892471738 "|Synth_Test|CarryByPassAdder_4Bit:loop1[0].CBPA"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Synth_Test.v(37) " "Verilog HDL or VHDL warning at the Synth_Test.v(37): index expression is not wide enough to address all of the elements in the array" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1701892471738 "|Synth_Test|CarryByPassAdder_4Bit:loop1[0].CBPA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "loop2\[0\].qi 0 Synth_Test.v(37) " "Net \"loop2\[0\].qi\" at Synth_Test.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701892471738 "|Synth_Test|CarryByPassAdder_4Bit:loop1[0].CBPA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "loop2\[1\].qi 0 Synth_Test.v(37) " "Net \"loop2\[1\].qi\" at Synth_Test.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701892471738 "|Synth_Test|CarryByPassAdder_4Bit:loop1[0].CBPA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "loop2\[2\].qi 0 Synth_Test.v(37) " "Net \"loop2\[2\].qi\" at Synth_Test.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701892471738 "|Synth_Test|CarryByPassAdder_4Bit:loop1[0].CBPA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "loop2\[3\].qi 0 Synth_Test.v(37) " "Net \"loop2\[3\].qi\" at Synth_Test.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "Synth_Test.v" "" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701892471738 "|Synth_Test|CarryByPassAdder_4Bit:loop1[0].CBPA"}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "E:/VLSIProject/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701892471750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1701892471750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA CarryByPassAdder_4Bit:loop1\[0\].CBPA\|FA:loop2\[0\].BitAdder " "Elaborating entity \"FA\" for hierarchy \"CarryByPassAdder_4Bit:loop1\[0\].CBPA\|FA:loop2\[0\].BitAdder\"" {  } { { "Synth_Test.v" "loop2\[0\].BitAdder" { Text "E:/VLSIProject/Synth_Test.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701892471751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701892471929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 21:54:31 2023 " "Processing ended: Wed Dec  6 21:54:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701892471929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701892471929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701892471929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701892471929 ""}
