\hypertarget{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t}{}\section{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T Struct Reference}
\label{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t}\index{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}}


E\+MC Dynamic Device Configuration structure used for IP drivers.  




{\ttfamily \#include $<$emc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_a83aab3f24e1589693c98d873e676e6f4}{Base\+Addr}
\item 
uint8\+\_\+t \hyperlink{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_ae712583a182845c0eb500202fa49a025}{R\+AS}
\item 
uint32\+\_\+t \hyperlink{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_a96909d62b2a9bb1778a91e2b3dea866c}{Mode\+Register}
\item 
uint32\+\_\+t \hyperlink{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_ae76bc4efe23e4171f65ec5e948bcbc34}{Dyn\+Config}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+MC Dynamic Device Configuration structure used for IP drivers. 

Definition at line 242 of file emc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_a83aab3f24e1589693c98d873e676e6f4}\label{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_a83aab3f24e1589693c98d873e676e6f4}} 
\index{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}!Base\+Addr@{Base\+Addr}}
\index{Base\+Addr@{Base\+Addr}!I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}}
\subsubsection{\texorpdfstring{Base\+Addr}{BaseAddr}}
{\footnotesize\ttfamily uint32\+\_\+t I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+T\+::\+Base\+Addr}

Base Address 

Definition at line 243 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_ae76bc4efe23e4171f65ec5e948bcbc34}\label{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_ae76bc4efe23e4171f65ec5e948bcbc34}} 
\index{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}!Dyn\+Config@{Dyn\+Config}}
\index{Dyn\+Config@{Dyn\+Config}!I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}}
\subsubsection{\texorpdfstring{Dyn\+Config}{DynConfig}}
{\footnotesize\ttfamily uint32\+\_\+t I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+T\+::\+Dyn\+Config}

Dynamic Configuration value 

Definition at line 246 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_a96909d62b2a9bb1778a91e2b3dea866c}\label{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_a96909d62b2a9bb1778a91e2b3dea866c}} 
\index{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}!Mode\+Register@{Mode\+Register}}
\index{Mode\+Register@{Mode\+Register}!I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}}
\subsubsection{\texorpdfstring{Mode\+Register}{ModeRegister}}
{\footnotesize\ttfamily uint32\+\_\+t I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+T\+::\+Mode\+Register}

Mode Register value 

Definition at line 245 of file emc\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_ae712583a182845c0eb500202fa49a025}\label{struct_i_p___e_m_c___d_y_n___d_e_v_i_c_e___c_o_n_f_i_g___t_ae712583a182845c0eb500202fa49a025}} 
\index{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}!R\+AS@{R\+AS}}
\index{R\+AS@{R\+AS}!I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T@{I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+T}}
\subsubsection{\texorpdfstring{R\+AS}{RAS}}
{\footnotesize\ttfamily uint8\+\_\+t I\+P\+\_\+\+E\+M\+C\+\_\+\+D\+Y\+N\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+T\+::\+R\+AS}

R\+AS value 

Definition at line 244 of file emc\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{emc__18xx__43xx_8h}{emc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
