{
  "module_name": "icl_dsi_regs.h",
  "hash_id": "086a7dca67f896e9ff635264878c6bc6360f253627fd5e50b511d467c4be31c8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/icl_dsi_regs.h",
  "human_readable_source": " \n \n\n#ifndef __ICL_DSI_REGS_H__\n#define __ICL_DSI_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n \n#define _MMIO_DSI(tc, dsi0, dsi1)\t_MMIO_TRANS((tc) - TRANSCODER_DSI_0, \\\n\t\t\t\t\t\t    dsi0, dsi1)\n#define _ICL_DSI_ESC_CLK_DIV0\t\t0x6b090\n#define _ICL_DSI_ESC_CLK_DIV1\t\t0x6b890\n#define ICL_DSI_ESC_CLK_DIV(port)\t_MMIO_PORT((port),\t\\\n\t\t\t\t\t\t\t_ICL_DSI_ESC_CLK_DIV0, \\\n\t\t\t\t\t\t\t_ICL_DSI_ESC_CLK_DIV1)\n#define _ICL_DPHY_ESC_CLK_DIV0\t\t0x162190\n#define _ICL_DPHY_ESC_CLK_DIV1\t\t0x6C190\n#define ICL_DPHY_ESC_CLK_DIV(port)\t_MMIO_PORT((port),\t\\\n\t\t\t\t\t\t_ICL_DPHY_ESC_CLK_DIV0, \\\n\t\t\t\t\t\t_ICL_DPHY_ESC_CLK_DIV1)\n#define  ICL_BYTE_CLK_PER_ESC_CLK_MASK\t\t(0x1f << 16)\n#define  ICL_BYTE_CLK_PER_ESC_CLK_SHIFT\t16\n#define  ICL_ESC_CLK_DIV_MASK\t\t\t0x1ff\n#define  ICL_ESC_CLK_DIV_SHIFT\t\t\t0\n#define DSI_MAX_ESC_CLK\t\t\t20000\t\t \n\n#define _ADL_MIPIO_REG\t\t\t0x180\n#define ADL_MIPIO_DW(port, dw)\t\t_MMIO(_ICL_COMBOPHY(port) + _ADL_MIPIO_REG + 4 * (dw))\n#define   TX_ESC_CLK_DIV_PHY_SEL\tREGBIT(16)\n#define   TX_ESC_CLK_DIV_PHY_MASK\tREG_GENMASK(23, 16)\n#define   TX_ESC_CLK_DIV_PHY\t\tREG_FIELD_PREP(TX_ESC_CLK_DIV_PHY_MASK, 0x7f)\n\n#define _DSI_CMD_FRMCTL_0\t\t0x6b034\n#define _DSI_CMD_FRMCTL_1\t\t0x6b834\n#define DSI_CMD_FRMCTL(port)\t\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DSI_CMD_FRMCTL_0,\\\n\t\t\t\t\t\t   _DSI_CMD_FRMCTL_1)\n#define   DSI_FRAME_UPDATE_REQUEST\t\t(1 << 31)\n#define   DSI_PERIODIC_FRAME_UPDATE_ENABLE\t(1 << 29)\n#define   DSI_NULL_PACKET_ENABLE\t\t(1 << 28)\n#define   DSI_FRAME_IN_PROGRESS\t\t\t(1 << 0)\n\n#define _DSI_INTR_MASK_REG_0\t\t0x6b070\n#define _DSI_INTR_MASK_REG_1\t\t0x6b870\n#define DSI_INTR_MASK_REG(port)\t\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DSI_INTR_MASK_REG_0,\\\n\t\t\t\t\t\t   _DSI_INTR_MASK_REG_1)\n\n#define _DSI_INTR_IDENT_REG_0\t\t0x6b074\n#define _DSI_INTR_IDENT_REG_1\t\t0x6b874\n#define DSI_INTR_IDENT_REG(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DSI_INTR_IDENT_REG_0,\\\n\t\t\t\t\t\t   _DSI_INTR_IDENT_REG_1)\n#define   DSI_TE_EVENT\t\t\t\t(1 << 31)\n#define   DSI_RX_DATA_OR_BTA_TERMINATED\t\t(1 << 30)\n#define   DSI_TX_DATA\t\t\t\t(1 << 29)\n#define   DSI_ULPS_ENTRY_DONE\t\t\t(1 << 28)\n#define   DSI_NON_TE_TRIGGER_RECEIVED\t\t(1 << 27)\n#define   DSI_HOST_CHKSUM_ERROR\t\t\t(1 << 26)\n#define   DSI_HOST_MULTI_ECC_ERROR\t\t(1 << 25)\n#define   DSI_HOST_SINGL_ECC_ERROR\t\t(1 << 24)\n#define   DSI_HOST_CONTENTION_DETECTED\t\t(1 << 23)\n#define   DSI_HOST_FALSE_CONTROL_ERROR\t\t(1 << 22)\n#define   DSI_HOST_TIMEOUT_ERROR\t\t(1 << 21)\n#define   DSI_HOST_LOW_POWER_TX_SYNC_ERROR\t(1 << 20)\n#define   DSI_HOST_ESCAPE_MODE_ENTRY_ERROR\t(1 << 19)\n#define   DSI_FRAME_UPDATE_DONE\t\t\t(1 << 16)\n#define   DSI_PROTOCOL_VIOLATION_REPORTED\t(1 << 15)\n#define   DSI_INVALID_TX_LENGTH\t\t\t(1 << 13)\n#define   DSI_INVALID_VC\t\t\t(1 << 12)\n#define   DSI_INVALID_DATA_TYPE\t\t\t(1 << 11)\n#define   DSI_PERIPHERAL_CHKSUM_ERROR\t\t(1 << 10)\n#define   DSI_PERIPHERAL_MULTI_ECC_ERROR\t(1 << 9)\n#define   DSI_PERIPHERAL_SINGLE_ECC_ERROR\t(1 << 8)\n#define   DSI_PERIPHERAL_CONTENTION_DETECTED\t(1 << 7)\n#define   DSI_PERIPHERAL_FALSE_CTRL_ERROR\t(1 << 6)\n#define   DSI_PERIPHERAL_TIMEOUT_ERROR\t\t(1 << 5)\n#define   DSI_PERIPHERAL_LP_TX_SYNC_ERROR\t(1 << 4)\n#define   DSI_PERIPHERAL_ESC_MODE_ENTRY_CMD_ERR\t(1 << 3)\n#define   DSI_EOT_SYNC_ERROR\t\t\t(1 << 2)\n#define   DSI_SOT_SYNC_ERROR\t\t\t(1 << 1)\n#define   DSI_SOT_ERROR\t\t\t\t(1 << 0)\n\n \n#define _ICL_DSI_IO_MODECTL_0\t\t\t\t0x6B094\n#define _ICL_DSI_IO_MODECTL_1\t\t\t\t0x6B894\n#define ICL_DSI_IO_MODECTL(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t    _ICL_DSI_IO_MODECTL_0, \\\n\t\t\t\t\t\t    _ICL_DSI_IO_MODECTL_1)\n#define  COMBO_PHY_MODE_DSI\t\t\t\t(1 << 0)\n\n \n#define _TGL_DSI_CHKN_REG_0\t\t\t0x6B0C0\n#define _TGL_DSI_CHKN_REG_1\t\t\t0x6B8C0\n#define TGL_DSI_CHKN_REG(port)\t\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t    _TGL_DSI_CHKN_REG_0, \\\n\t\t\t\t\t\t    _TGL_DSI_CHKN_REG_1)\n#define TGL_DSI_CHKN_LSHS_GB_MASK\t\tREG_GENMASK(15, 12)\n#define TGL_DSI_CHKN_LSHS_GB(byte_clocks)\tREG_FIELD_PREP(TGL_DSI_CHKN_LSHS_GB_MASK, \\\n\t\t\t\t\t\t\t       (byte_clocks))\n#define _ICL_DSI_T_INIT_MASTER_0\t0x6b088\n#define _ICL_DSI_T_INIT_MASTER_1\t0x6b888\n#define ICL_DSI_T_INIT_MASTER(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _ICL_DSI_T_INIT_MASTER_0,\\\n\t\t\t\t\t\t   _ICL_DSI_T_INIT_MASTER_1)\n#define   DSI_T_INIT_MASTER_MASK\tREG_GENMASK(15, 0)\n\n#define _DPHY_CLK_TIMING_PARAM_0\t0x162180\n#define _DPHY_CLK_TIMING_PARAM_1\t0x6c180\n#define DPHY_CLK_TIMING_PARAM(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DPHY_CLK_TIMING_PARAM_0,\\\n\t\t\t\t\t\t   _DPHY_CLK_TIMING_PARAM_1)\n#define _DSI_CLK_TIMING_PARAM_0\t\t0x6b080\n#define _DSI_CLK_TIMING_PARAM_1\t\t0x6b880\n#define DSI_CLK_TIMING_PARAM(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DSI_CLK_TIMING_PARAM_0,\\\n\t\t\t\t\t\t   _DSI_CLK_TIMING_PARAM_1)\n#define  CLK_PREPARE_OVERRIDE\t\t(1 << 31)\n#define  CLK_PREPARE(x)\t\t((x) << 28)\n#define  CLK_PREPARE_MASK\t\t(0x7 << 28)\n#define  CLK_PREPARE_SHIFT\t\t28\n#define  CLK_ZERO_OVERRIDE\t\t(1 << 27)\n#define  CLK_ZERO(x)\t\t\t((x) << 20)\n#define  CLK_ZERO_MASK\t\t\t(0xf << 20)\n#define  CLK_ZERO_SHIFT\t\t20\n#define  CLK_PRE_OVERRIDE\t\t(1 << 19)\n#define  CLK_PRE(x)\t\t\t((x) << 16)\n#define  CLK_PRE_MASK\t\t\t(0x3 << 16)\n#define  CLK_PRE_SHIFT\t\t\t16\n#define  CLK_POST_OVERRIDE\t\t(1 << 15)\n#define  CLK_POST(x)\t\t\t((x) << 8)\n#define  CLK_POST_MASK\t\t\t(0x7 << 8)\n#define  CLK_POST_SHIFT\t\t8\n#define  CLK_TRAIL_OVERRIDE\t\t(1 << 7)\n#define  CLK_TRAIL(x)\t\t\t((x) << 0)\n#define  CLK_TRAIL_MASK\t\t(0xf << 0)\n#define  CLK_TRAIL_SHIFT\t\t0\n\n#define _DPHY_DATA_TIMING_PARAM_0\t0x162184\n#define _DPHY_DATA_TIMING_PARAM_1\t0x6c184\n#define DPHY_DATA_TIMING_PARAM(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DPHY_DATA_TIMING_PARAM_0,\\\n\t\t\t\t\t\t   _DPHY_DATA_TIMING_PARAM_1)\n#define _DSI_DATA_TIMING_PARAM_0\t0x6B084\n#define _DSI_DATA_TIMING_PARAM_1\t0x6B884\n#define DSI_DATA_TIMING_PARAM(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DSI_DATA_TIMING_PARAM_0,\\\n\t\t\t\t\t\t   _DSI_DATA_TIMING_PARAM_1)\n#define  HS_PREPARE_OVERRIDE\t\t(1 << 31)\n#define  HS_PREPARE(x)\t\t\t((x) << 24)\n#define  HS_PREPARE_MASK\t\t(0x7 << 24)\n#define  HS_PREPARE_SHIFT\t\t24\n#define  HS_ZERO_OVERRIDE\t\t(1 << 23)\n#define  HS_ZERO(x)\t\t\t((x) << 16)\n#define  HS_ZERO_MASK\t\t\t(0xf << 16)\n#define  HS_ZERO_SHIFT\t\t\t16\n#define  HS_TRAIL_OVERRIDE\t\t(1 << 15)\n#define  HS_TRAIL(x)\t\t\t((x) << 8)\n#define  HS_TRAIL_MASK\t\t\t(0x7 << 8)\n#define  HS_TRAIL_SHIFT\t\t8\n#define  HS_EXIT_OVERRIDE\t\t(1 << 7)\n#define  HS_EXIT(x)\t\t\t((x) << 0)\n#define  HS_EXIT_MASK\t\t\t(0x7 << 0)\n#define  HS_EXIT_SHIFT\t\t\t0\n\n#define _DPHY_TA_TIMING_PARAM_0\t\t0x162188\n#define _DPHY_TA_TIMING_PARAM_1\t\t0x6c188\n#define DPHY_TA_TIMING_PARAM(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DPHY_TA_TIMING_PARAM_0,\\\n\t\t\t\t\t\t   _DPHY_TA_TIMING_PARAM_1)\n#define _DSI_TA_TIMING_PARAM_0\t\t0x6b098\n#define _DSI_TA_TIMING_PARAM_1\t\t0x6b898\n#define DSI_TA_TIMING_PARAM(port)\t_MMIO_PORT(port,\t\\\n\t\t\t\t\t\t   _DSI_TA_TIMING_PARAM_0,\\\n\t\t\t\t\t\t   _DSI_TA_TIMING_PARAM_1)\n#define  TA_SURE_OVERRIDE\t\t(1 << 31)\n#define  TA_SURE(x)\t\t\t((x) << 16)\n#define  TA_SURE_MASK\t\t\t(0x1f << 16)\n#define  TA_SURE_SHIFT\t\t\t16\n#define  TA_GO_OVERRIDE\t\t(1 << 15)\n#define  TA_GO(x)\t\t\t((x) << 8)\n#define  TA_GO_MASK\t\t\t(0xf << 8)\n#define  TA_GO_SHIFT\t\t\t8\n#define  TA_GET_OVERRIDE\t\t(1 << 7)\n#define  TA_GET(x)\t\t\t((x) << 0)\n#define  TA_GET_MASK\t\t\t(0xf << 0)\n#define  TA_GET_SHIFT\t\t\t0\n\n \n#define _DSI_TRANS_FUNC_CONF_0\t\t0x6b030\n#define _DSI_TRANS_FUNC_CONF_1\t\t0x6b830\n#define DSI_TRANS_FUNC_CONF(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_TRANS_FUNC_CONF_0,\\\n\t\t\t\t\t\t  _DSI_TRANS_FUNC_CONF_1)\n#define  OP_MODE_MASK\t\t\t(0x3 << 28)\n#define  OP_MODE_SHIFT\t\t\t28\n#define  CMD_MODE_NO_GATE\t\t(0x0 << 28)\n#define  CMD_MODE_TE_GATE\t\t(0x1 << 28)\n#define  VIDEO_MODE_SYNC_EVENT\t\t(0x2 << 28)\n#define  VIDEO_MODE_SYNC_PULSE\t\t(0x3 << 28)\n#define  TE_SOURCE_GPIO\t\t\t(1 << 27)\n#define  LINK_READY\t\t\t(1 << 20)\n#define  PIX_FMT_MASK\t\t\t(0x3 << 16)\n#define  PIX_FMT_SHIFT\t\t\t16\n#define  PIX_FMT_RGB565\t\t\t(0x0 << 16)\n#define  PIX_FMT_RGB666_PACKED\t\t(0x1 << 16)\n#define  PIX_FMT_RGB666_LOOSE\t\t(0x2 << 16)\n#define  PIX_FMT_RGB888\t\t\t(0x3 << 16)\n#define  PIX_FMT_RGB101010\t\t(0x4 << 16)\n#define  PIX_FMT_RGB121212\t\t(0x5 << 16)\n#define  PIX_FMT_COMPRESSED\t\t(0x6 << 16)\n#define  BGR_TRANSMISSION\t\t(1 << 15)\n#define  PIX_VIRT_CHAN(x)\t\t((x) << 12)\n#define  PIX_VIRT_CHAN_MASK\t\t(0x3 << 12)\n#define  PIX_VIRT_CHAN_SHIFT\t\t12\n#define  PIX_BUF_THRESHOLD_MASK\t\t(0x3 << 10)\n#define  PIX_BUF_THRESHOLD_SHIFT\t10\n#define  PIX_BUF_THRESHOLD_1_4\t\t(0x0 << 10)\n#define  PIX_BUF_THRESHOLD_1_2\t\t(0x1 << 10)\n#define  PIX_BUF_THRESHOLD_3_4\t\t(0x2 << 10)\n#define  PIX_BUF_THRESHOLD_FULL\t\t(0x3 << 10)\n#define  CONTINUOUS_CLK_MASK\t\t(0x3 << 8)\n#define  CONTINUOUS_CLK_SHIFT\t\t8\n#define  CLK_ENTER_LP_AFTER_DATA\t(0x0 << 8)\n#define  CLK_HS_OR_LP\t\t\t(0x2 << 8)\n#define  CLK_HS_CONTINUOUS\t\t(0x3 << 8)\n#define  LINK_CALIBRATION_MASK\t\t(0x3 << 4)\n#define  LINK_CALIBRATION_SHIFT\t\t4\n#define  CALIBRATION_DISABLED\t\t(0x0 << 4)\n#define  CALIBRATION_ENABLED_INITIAL_ONLY\t(0x2 << 4)\n#define  CALIBRATION_ENABLED_INITIAL_PERIODIC\t(0x3 << 4)\n#define  BLANKING_PACKET_ENABLE\t\t(1 << 2)\n#define  S3D_ORIENTATION_LANDSCAPE\t(1 << 1)\n#define  EOTP_DISABLED\t\t\t(1 << 0)\n\n#define _DSI_CMD_RXCTL_0\t\t0x6b0d4\n#define _DSI_CMD_RXCTL_1\t\t0x6b8d4\n#define DSI_CMD_RXCTL(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_CMD_RXCTL_0,\\\n\t\t\t\t\t\t  _DSI_CMD_RXCTL_1)\n#define  READ_UNLOADS_DW\t\t(1 << 16)\n#define  RECEIVED_UNASSIGNED_TRIGGER\t(1 << 15)\n#define  RECEIVED_ACKNOWLEDGE_TRIGGER\t(1 << 14)\n#define  RECEIVED_TEAR_EFFECT_TRIGGER\t(1 << 13)\n#define  RECEIVED_RESET_TRIGGER\t\t(1 << 12)\n#define  RECEIVED_PAYLOAD_WAS_LOST\t(1 << 11)\n#define  RECEIVED_CRC_WAS_LOST\t\t(1 << 10)\n#define  NUMBER_RX_PLOAD_DW_MASK\t(0xff << 0)\n#define  NUMBER_RX_PLOAD_DW_SHIFT\t0\n\n#define _DSI_CMD_TXCTL_0\t\t0x6b0d0\n#define _DSI_CMD_TXCTL_1\t\t0x6b8d0\n#define DSI_CMD_TXCTL(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_CMD_TXCTL_0,\\\n\t\t\t\t\t\t  _DSI_CMD_TXCTL_1)\n#define  KEEP_LINK_IN_HS\t\t(1 << 24)\n#define  FREE_HEADER_CREDIT_MASK\t(0x1f << 8)\n#define  FREE_HEADER_CREDIT_SHIFT\t0x8\n#define  FREE_PLOAD_CREDIT_MASK\t\t(0xff << 0)\n#define  FREE_PLOAD_CREDIT_SHIFT\t0\n#define  MAX_HEADER_CREDIT\t\t0x10\n#define  MAX_PLOAD_CREDIT\t\t0x40\n\n#define _DSI_CMD_TXHDR_0\t\t0x6b100\n#define _DSI_CMD_TXHDR_1\t\t0x6b900\n#define DSI_CMD_TXHDR(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_CMD_TXHDR_0,\\\n\t\t\t\t\t\t  _DSI_CMD_TXHDR_1)\n#define  PAYLOAD_PRESENT\t\t(1 << 31)\n#define  LP_DATA_TRANSFER\t\t(1 << 30)\n#define  VBLANK_FENCE\t\t\t(1 << 29)\n#define  PARAM_WC_MASK\t\t\t(0xffff << 8)\n#define  PARAM_WC_LOWER_SHIFT\t\t8\n#define  PARAM_WC_UPPER_SHIFT\t\t16\n#define  VC_MASK\t\t\t(0x3 << 6)\n#define  VC_SHIFT\t\t\t6\n#define  DT_MASK\t\t\t(0x3f << 0)\n#define  DT_SHIFT\t\t\t0\n\n#define _DSI_CMD_TXPYLD_0\t\t0x6b104\n#define _DSI_CMD_TXPYLD_1\t\t0x6b904\n#define DSI_CMD_TXPYLD(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_CMD_TXPYLD_0,\\\n\t\t\t\t\t\t  _DSI_CMD_TXPYLD_1)\n\n#define _DSI_LP_MSG_0\t\t\t0x6b0d8\n#define _DSI_LP_MSG_1\t\t\t0x6b8d8\n#define DSI_LP_MSG(tc)\t\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_LP_MSG_0,\\\n\t\t\t\t\t\t  _DSI_LP_MSG_1)\n#define  LPTX_IN_PROGRESS\t\t(1 << 17)\n#define  LINK_IN_ULPS\t\t\t(1 << 16)\n#define  LINK_ULPS_TYPE_LP11\t\t(1 << 8)\n#define  LINK_ENTER_ULPS\t\t(1 << 0)\n\n \n#define _DSI_HSTX_TO_0\t\t\t0x6b044\n#define _DSI_HSTX_TO_1\t\t\t0x6b844\n#define DSI_HSTX_TO(tc)\t\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_HSTX_TO_0,\\\n\t\t\t\t\t\t  _DSI_HSTX_TO_1)\n#define  HSTX_TIMEOUT_VALUE_MASK\t(0xffff << 16)\n#define  HSTX_TIMEOUT_VALUE_SHIFT\t16\n#define  HSTX_TIMEOUT_VALUE(x)\t\t((x) << 16)\n#define  HSTX_TIMED_OUT\t\t\t(1 << 0)\n\n#define _DSI_LPRX_HOST_TO_0\t\t0x6b048\n#define _DSI_LPRX_HOST_TO_1\t\t0x6b848\n#define DSI_LPRX_HOST_TO(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_LPRX_HOST_TO_0,\\\n\t\t\t\t\t\t  _DSI_LPRX_HOST_TO_1)\n#define  LPRX_TIMED_OUT\t\t\t(1 << 16)\n#define  LPRX_TIMEOUT_VALUE_MASK\t(0xffff << 0)\n#define  LPRX_TIMEOUT_VALUE_SHIFT\t0\n#define  LPRX_TIMEOUT_VALUE(x)\t\t((x) << 0)\n\n#define _DSI_PWAIT_TO_0\t\t\t0x6b040\n#define _DSI_PWAIT_TO_1\t\t\t0x6b840\n#define DSI_PWAIT_TO(tc)\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_PWAIT_TO_0,\\\n\t\t\t\t\t\t  _DSI_PWAIT_TO_1)\n#define  PRESET_TIMEOUT_VALUE_MASK\t(0xffff << 16)\n#define  PRESET_TIMEOUT_VALUE_SHIFT\t16\n#define  PRESET_TIMEOUT_VALUE(x)\t((x) << 16)\n#define  PRESPONSE_TIMEOUT_VALUE_MASK\t(0xffff << 0)\n#define  PRESPONSE_TIMEOUT_VALUE_SHIFT\t0\n#define  PRESPONSE_TIMEOUT_VALUE(x)\t((x) << 0)\n\n#define _DSI_TA_TO_0\t\t\t0x6b04c\n#define _DSI_TA_TO_1\t\t\t0x6b84c\n#define DSI_TA_TO(tc)\t\t\t_MMIO_DSI(tc,\t\\\n\t\t\t\t\t\t  _DSI_TA_TO_0,\\\n\t\t\t\t\t\t  _DSI_TA_TO_1)\n#define  TA_TIMED_OUT\t\t\t(1 << 16)\n#define  TA_TIMEOUT_VALUE_MASK\t\t(0xffff << 0)\n#define  TA_TIMEOUT_VALUE_SHIFT\t\t0\n#define  TA_TIMEOUT_VALUE(x)\t\t((x) << 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}