{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602154411429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602154411429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 18:53:31 2020 " "Processing started: Thu Oct 08 18:53:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602154411429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602154411429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602154411429 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1602154411751 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Serial_slow.bdf " "Can't analyze file -- file output_files/Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416778 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Serial_slow.bdf " "Can't analyze file -- file Serial_slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416780 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/1024_Slow.bdf " "Can't analyze file -- file output_files/1024_Slow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416782 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_8_and_16.bdf " "Can't analyze file -- file Clock_divider_8_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416784 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_1024.bdf " "Can't analyze file -- file Clock_divider_1024.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602154416795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Clock_divider_4_and_16.bdf " "Can't analyze file -- file Clock_divider_4_and_16.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_512.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_512.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602154416802 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Clock_divider_4_8_and_32.bdf " "Can't analyze file -- file output_files/Clock_divider_4_8_and_32.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1602154416804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_4_16_and_64.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602154416808 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i281_cpu.bdf 1 1 " "Using design file i281_cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_cpu.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154416847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602154416848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "programcounter.bdf 1 1 " "Using design file programcounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "programcounter.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/programcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154416890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst17\"" {  } { { "i281_cpu.bdf" "inst17" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 1472 2768 3000 1600 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416891 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block3.bdf 1 1 " "Using design file block3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154416917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 ProgramCounter:inst17\|Block3:inst1 " "Elaborating entity \"Block3\" for hierarchy \"ProgramCounter:inst17\|Block3:inst1\"" {  } { { "programcounter.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/programcounter.bdf" { { 184 264 360 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:inst4\"" {  } { { "i281_cpu.bdf" "inst4" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 208 240 480 336 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\"" {  } { { "Clock_dividers.bdf" "inst4" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 800 968 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:inst4\|Clock_divider_512:inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:inst4\|Clock_divider_512:inst\"" {  } { { "Clock_dividers.bdf" "inst" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_dividers.bdf" { { 264 576 728 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_fsm.bdf 1 1 " "Using design file control_fsm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "control_fsm.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/control_fsm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154416965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:inst23\"" {  } { { "i281_cpu.bdf" "inst23" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 32 3576 3896 544 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416965 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOOP " "Pin \"NOOP\" not connected" {  } { { "control_fsm.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/control_fsm.bdf" { { 112 656 672 280 "NOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1602154416974 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CARRY_FLAG " "Pin \"CARRY_FLAG\" not connected" {  } { { "control_fsm.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/control_fsm.bdf" { { 112 904 920 280 "CARRY_FLAG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1602154416974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154416995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154416995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst6\"" {  } { { "i281_cpu.bdf" "inst6" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 672 3144 3432 832 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154416995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flag_registers.bdf 1 1 " "Using design file flag_registers.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "flag_registers.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/flag_registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag_Registers ALU:inst6\|Flag_Registers:inst1 " "Elaborating entity \"Flag_Registers\" for hierarchy \"ALU:inst6\|Flag_Registers:inst1\"" {  } { { "alu.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu.bdf" { { 560 1472 1704 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417016 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_flag_calculator.bdf 1 1 " "Using design file alu_flag_calculator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flag_Calculator " "Found entity 1: ALU_Flag_Calculator" {  } { { "alu_flag_calculator.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu_flag_calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flag_Calculator ALU:inst6\|ALU_Flag_Calculator:inst3 " "Elaborating entity \"ALU_Flag_Calculator\" for hierarchy \"ALU:inst6\|ALU_Flag_Calculator:inst3\"" {  } { { "alu.bdf" "inst3" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu.bdf" { { 344 1168 1376 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8widwidebusmux.bdf 1 1 " "Using design file 8widwidebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8widwidebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/8widwidebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux ALU:inst6\|8WidWideBusMux:inst4 " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"ALU:inst6\|8WidWideBusMux:inst4\"" {  } { { "alu.bdf" "inst4" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu.bdf" { { 328 872 1056 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shiftnodff.bdf 1 1 " "Using design file shiftnodff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "shiftnodff.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/shiftnodff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftNoDff ALU:inst6\|ShiftNoDff:inst " "Elaborating entity \"ShiftNoDff\" for hierarchy \"ALU:inst6\|ShiftNoDff:inst\"" {  } { { "alu.bdf" "inst" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu.bdf" { { 232 464 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitadder.bdf 1 1 " "Using design file 8bitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "8bitadder.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/8bitadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder ALU:inst6\|8bitAdder:inst5 " "Elaborating entity \"8bitAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\"" {  } { { "alu.bdf" "inst5" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/alu.bdf" { { 448 440 720 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417117 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:inst6\|8bitAdder:inst5\|FullAdder:inst32\"" {  } { { "8bitadder.bdf" "inst32" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/8bitadder.bdf" { { 592 592 688 688 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4x8bitregisters.bdf 1 1 " "Using design file 4x8bitregisters.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegisters " "Found entity 1: 4x8BitRegisters" {  } { { "4x8bitregisters.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/4x8bitregisters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8BitRegisters 4x8BitRegisters:inst " "Elaborating entity \"4x8BitRegisters\" for hierarchy \"4x8BitRegisters:inst\"" {  } { { "i281_cpu.bdf" "inst" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 672 2456 2776 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers8bit.bdf 1 1 " "Using design file registers8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "registers8bit.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/registers8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417157 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit 4x8BitRegisters:inst\|Registers8bit:A " "Elaborating entity \"Registers8bit\" for hierarchy \"4x8BitRegisters:inst\|Registers8bit:A\"" {  } { { "4x8bitregisters.bdf" "A" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/4x8bitregisters.bdf" { { 160 816 1088 288 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bitdecoderwithenable.bdf 1 1 " "Using design file 2bitdecoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2BitDecoderWithEnable " "Found entity 1: 2BitDecoderWithEnable" {  } { { "2bitdecoderwithenable.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/2bitdecoderwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitDecoderWithEnable 4x8BitRegisters:inst\|2BitDecoderWithEnable:inst " "Elaborating entity \"2BitDecoderWithEnable\" for hierarchy \"4x8BitRegisters:inst\|2BitDecoderWithEnable:inst\"" {  } { { "4x8bitregisters.bdf" "inst" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/4x8bitregisters.bdf" { { 752 224 528 848 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide4to1busmux.bdf 1 1 " "Using design file 8wide4to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide4to1BusMUX " "Found entity 1: 8wide4to1BusMUX" {  } { { "8wide4to1busmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/8wide4to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide4to1BusMUX 4x8BitRegisters:inst\|8wide4to1BusMUX:inst5 " "Elaborating entity \"8wide4to1BusMUX\" for hierarchy \"4x8BitRegisters:inst\|8wide4to1BusMUX:inst5\"" {  } { { "4x8bitregisters.bdf" "inst5" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/4x8bitregisters.bdf" { { 664 1376 1592 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem.bdf 1 1 " "Using design file imem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "imem.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst22\"" {  } { { "i281_cpu.bdf" "inst22" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 1040 1360 1744 1200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16wide4to1busmux.bdf 1 1 " "Using design file 16wide4to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16wide4to1busmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/16wide4to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:inst22\|16Wide4To1BusMux:inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\"" {  } { { "imem.bdf" "inst252" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { { 280 2344 2576 408 "inst252" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteenwidebusmux.bdf 1 1 " "Using design file sixteenwidebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "sixteenwidebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/sixteenwidebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417275 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:inst22\|16Wide4To1BusMux:inst252\|SixteenWideBusMux:inst10\"" {  } { { "16wide4to1busmux.bdf" "inst10" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/16wide4to1busmux.bdf" { { 56 184 376 152 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417276 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readonly_16x16_register_file_low.bdf 1 1 " "Using design file readonly_16x16_register_file_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "readonly_16x16_register_file_low.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\"" {  } { { "imem.bdf" "inst2" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { { 392 1832 2128 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c16to1busmux.bdf 1 1 " "Using design file c16to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "c16to1busmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/c16to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|C16to1BusMUX:inst35\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst35" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 56 2104 2368 376 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417337 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registers16bit.bdf 1 1 " "Using design file registers16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "registers16bit.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/registers16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417428 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|Registers16bit:inst22\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst22" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 456 1136 1424 584 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ones.v 1 1 " "Using design file ones.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ones.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|ONES:inst1\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 16 0 192 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4to16decoderwithenable.bdf 1 1 " "Using design file 4to16decoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16decoderwithenable.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/4to16decoderwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417497 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|4to16DecoderWithEnable:inst37\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst37" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 104 -136 176 200 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_0.v 1 1 " "Using design file pong_code_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_0 " "Found entity 1: PONG_Code_0" {  } { { "pong_code_0.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/pong_code_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_0 IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2 " "Elaborating entity \"PONG_Code_0\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_Low:inst2\|PONG_Code_0:inst2\"" {  } { { "readonly_16x16_register_file_low.bdf" "inst2" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_low.bdf" { { 1568 -144 0 1872 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to4decoderwithenable.bdf 1 1 " "Using design file 2to4decoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4decoderwithenable.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/2to4decoderwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable IMEM:inst22\|2to4DecoderWithEnable:inst7 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"IMEM:inst22\|2to4DecoderWithEnable:inst7\"" {  } { { "imem.bdf" "inst7" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { { 544 1000 1304 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "readonly_16x16_register_file_high.bdf 1 1 " "Using design file readonly_16x16_register_file_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "readonly_16x16_register_file_high.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\"" {  } { { "imem.bdf" "inst251" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { { 592 1832 2128 752 "inst251" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_1.v 1 1 " "Using design file pong_code_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_1 " "Found entity 1: PONG_Code_1" {  } { { "pong_code_1.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/pong_code_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_1 IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1 " "Elaborating entity \"PONG_Code_1\" for hierarchy \"IMEM:inst22\|ReadOnly_16x16_Register_File_High:inst251\|PONG_Code_1:inst1\"" {  } { { "readonly_16x16_register_file_high.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/readonly_16x16_register_file_high.bdf" { { 1576 -560 -416 1880 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem_low.bdf 1 1 " "Using design file imem_low.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "imem_low.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem_low.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154417927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154417927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:inst22\|IMEM_low:inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\"" {  } { { "imem.bdf" "inst5" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { { 888 1832 2128 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154417927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_2.v 1 1 " "Using design file pong_code_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_2 " "Found entity 1: PONG_Code_2" {  } { { "pong_code_2.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/pong_code_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_2 IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst " "Elaborating entity \"PONG_Code_2\" for hierarchy \"IMEM:inst22\|IMEM_low:inst5\|PONG_Code_2:inst\"" {  } { { "imem_low.bdf" "inst" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem_low.bdf" { { 1920 496 640 2224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imem_high.bdf 1 1 " "Using design file imem_high.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "imem_high.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem_high.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:inst22\|IMEM_high:inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\"" {  } { { "imem.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem.bdf" { { 1088 1832 2128 1248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_code_3.v 1 1 " "Using design file pong_code_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Code_3 " "Found entity 1: PONG_Code_3" {  } { { "pong_code_3.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/pong_code_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Code_3 IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst " "Elaborating entity \"PONG_Code_3\" for hierarchy \"IMEM:inst22\|IMEM_high:inst1\|PONG_Code_3:inst\"" {  } { { "imem_high.bdf" "inst" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/imem_high.bdf" { { 2624 568 712 2928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418254 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dmem.bdf 1 1 " "Using design file dmem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "dmem.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/dmem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst8 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst8\"" {  } { { "i281_cpu.bdf" "inst8" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 760 3792 4096 952 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8wide16to1busmux.bdf 1 1 " "Using design file 8wide16to1busmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1busmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/8wide16to1busmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX DMEM:inst8\|8wide16to1BusMUX:inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"DMEM:inst8\|8wide16to1BusMUX:inst24\"" {  } { { "dmem.bdf" "inst24" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/dmem.bdf" { { 552 3872 4096 872 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pong_data.v 1 1 " "Using design file pong_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PONG_Data " "Found entity 1: PONG_Data" {  } { { "pong_data.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/pong_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PONG_Data DMEM:inst8\|PONG_Data:inst5 " "Elaborating entity \"PONG_Data\" for hierarchy \"DMEM:inst8\|PONG_Data:inst5\"" {  } { { "dmem.bdf" "inst5" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/dmem.bdf" { { 1696 1216 1352 2000 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opcode_decoder.bdf 1 1 " "Using design file opcode_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "opcode_decoder.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/opcode_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418527 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:inst1\"" {  } { { "i281_cpu.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 32 1984 2224 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418528 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1to2decoderwithenable.bdf 1 1 " "Using design file 1to2decoderwithenable.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1to2DecoderWithEnable " "Found entity 1: 1to2DecoderWithEnable" {  } { { "1to2decoderwithenable.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/1to2decoderwithenable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418557 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1to2DecoderWithEnable Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6 " "Elaborating entity \"1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:inst1\|1to2DecoderWithEnable:inst6\"" {  } { { "opcode_decoder.bdf" "inst6" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/opcode_decoder.bdf" { { -112 1568 1840 -16 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6widebusmux.bdf 1 1 " "Using design file 6widebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6WideBusMux " "Found entity 1: 6WideBusMux" {  } { { "6widebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/6widebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6WideBusMux 6WideBusMux:Program_Counter_Multiplexer " "Elaborating entity \"6WideBusMux\" for hierarchy \"6WideBusMux:Program_Counter_Multiplexer\"" {  } { { "i281_cpu.bdf" "Program_Counter_Multiplexer" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 1480 2432 2640 1584 "Program_Counter_Multiplexer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418577 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Block3 inst5 " "Block or symbol \"Block3\" of instance \"inst5\" overlaps another block or symbol" {  } { { "6widebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/6widebusmux.bdf" { { 824 744 840 920 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1602154418578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "6bitadder.bdf 1 1 " "Using design file 6bitadder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitadder.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/6bitadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6bitAdder 6bitAdder:Program_Counter_Increment_By_1 " "Elaborating entity \"6bitAdder\" for hierarchy \"6bitAdder:Program_Counter_Increment_By_1\"" {  } { { "i281_cpu.bdf" "Program_Counter_Increment_By_1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 1424 1592 1872 1520 "Program_Counter_Increment_By_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "video_card.bdf 1 1 " "Using design file video_card.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "video_card.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/video_card.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418618 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:inst7\"" {  } { { "i281_cpu.bdf" "inst7" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 784 4160 4448 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418618 ""}
{ "Warning" "WSGN_SEARCH_FILE" "7widwidebusmux.bdf 1 1 " "Using design file 7widwidebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7WidWideBusMux " "Found entity 1: 7WidWideBusMux" {  } { { "7widwidebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/7widwidebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7WidWideBusMux Video_Card:inst7\|7WidWideBusMux:inst43 " "Elaborating entity \"7WidWideBusMux\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\"" {  } { { "video_card.bdf" "inst43" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/video_card.bdf" { { 160 1432 1616 256 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418641 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BusNot inst1 " "Block or symbol \"BusNot\" of instance \"inst1\" overlaps another block or symbol" {  } { { "7widwidebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/7widwidebusmux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1602154418643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busnot.bdf 1 1 " "Using design file busnot.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusNot " "Found entity 1: BusNot" {  } { { "busnot.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/busnot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNot Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1 " "Elaborating entity \"BusNot\" for hierarchy \"Video_Card:inst7\|7WidWideBusMux:inst43\|BusNot:inst1\"" {  } { { "7widwidebusmux.bdf" "inst1" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/7widwidebusmux.bdf" { { -832 280 520 -736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_busout.v 1 1 " "Using design file seven_seg_decoder_busout.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_busout.v" "" { Text "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/seven_seg_decoder_busout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:inst7\|seven_seg_decoder_BUSOUT:inst2\"" {  } { { "video_card.bdf" "inst2" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/video_card.bdf" { { 192 968 1192 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4widebusmux.bdf 1 1 " "Using design file 4widebusmux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4WideBusMux " "Found entity 1: 4WideBusMux" {  } { { "4widebusmux.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/4widebusmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602154418704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1602154418704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WideBusMux Video_Card:inst7\|4WideBusMux:inst37 " "Elaborating entity \"4WideBusMux\" for hierarchy \"Video_Card:inst7\|4WideBusMux:inst37\"" {  } { { "video_card.bdf" "inst37" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/video_card.bdf" { { 192 696 904 288 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154418704 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst12\|inst3~0 " "Found clock multiplexer Block3:inst12\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1602154420814 "|i281_CPU|Block3:inst12|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst151\|inst3~0 " "Found clock multiplexer Block3:inst151\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1602154420814 "|i281_CPU|Block3:inst151|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:inst10\|inst3~0 " "Found clock multiplexer Block3:inst10\|inst3~0" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1602154420814 "|i281_CPU|Block3:inst10|inst3~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1602154420814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602154422580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602154424376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602154424376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1681 " "Implemented 1681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602154424585 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602154424585 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1576 " "Implemented 1576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602154424585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602154424585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602154424620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 08 18:53:44 2020 " "Processing ended: Thu Oct 08 18:53:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602154424620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602154424620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602154424620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602154424620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602154425906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602154425906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 08 18:53:45 2020 " "Processing started: Thu Oct 08 18:53:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602154425906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602154425906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i281_CPU -c i281_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602154425906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602154426604 ""}
{ "Info" "0" "" "Project  = i281_CPU" {  } {  } 0 0 "Project  = i281_CPU" 0 0 "Fitter" 0 0 1602154426604 ""}
{ "Info" "0" "" "Revision = i281_CPU" {  } {  } 0 0 "Revision = i281_CPU" 0 0 "Fitter" 0 0 1602154426605 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "24 " "User specified to use only one processors but 24 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1602154426677 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i281_CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"i281_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602154426690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602154426732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602154426732 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602154427064 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602154427076 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1602154427277 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602154427277 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602154427290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602154427290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602154427290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602154427290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1602154427290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602154427290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602154427295 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 105 " "No exact pin location assignment(s) for 1 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1602154428153 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_CPU.sdc " "Synopsys Design Constraints File file not found: 'i281_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602154428477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602154428478 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst151\|inst3~0  from: datac  to: combout " "Cell: inst151\|inst3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1602154428487 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1602154428487 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602154428493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602154428493 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602154428495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Board_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602154428617 ""}  } { { "i281_cpu.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 232 -32 136 248 "Board_Clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602154428617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block3:inst12\|inst3  " "Automatically promoted node Block3:inst12\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602154428617 ""}  } { { "block3.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602154428617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602154428617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:inst2\|inst9~0" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602154428617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602154428617 ""}  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602154428617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:inst4\|Clock_divider_512:inst\|inst9  " "Automatically promoted node Clock_dividers:inst4\|Clock_divider_512:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602154428617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst4 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst4" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { { 256 624 688 336 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602154428617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst6 " "Destination node Clock_dividers:inst4\|Clock_divider_4_16_and_64:inst4\|inst6" {  } { { "Clock_divider_4_16_and_64.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_4_16_and_64.bdf" { { 256 944 1008 336 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602154428617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block3:inst12\|inst3 " "Destination node Block3:inst12\|inst3" {  } { { "block3.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/block3.bdf" { { 256 840 904 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 5295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602154428617 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:inst4\|Clock_divider_512:inst\|inst9~0 " "Destination node Clock_dividers:inst4\|Clock_divider_512:inst\|inst9~0" {  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 6133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1602154428617 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1602154428617 ""}  } { { "Clock_divider_512.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/Clock_divider_512.bdf" { { 176 1448 1512 256 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602154428617 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst21  " "Automatically promoted node inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1602154428617 ""}  } { { "i281_cpu.bdf" "" { Schematic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/i281_cpu.bdf" { { 536 792 856 616 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 0 { 0 ""} 0 4290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602154428617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602154428911 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602154428914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602154428914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602154428917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602154428921 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602154428925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602154428925 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602154428927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602154429028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602154429030 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602154429030 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1602154429052 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1602154429052 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602154429052 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 44 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1602154429053 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1602154429053 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602154429053 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602154429319 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1602154429331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602154431888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602154432377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602154432417 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602154438979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602154438979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602154439344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "D:/school_stuff/SeniorDesign/stoytchevfiles/i281_CPU_Hardware_PONG/i281_CPU_Hardware_PONG/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602154443155 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602154443155 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1602154463541 ""}
