-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity viterbi is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    obs_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    obs_ce0 : OUT STD_LOGIC;
    obs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    init_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    init_ce0 : OUT STD_LOGIC;
    init_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    transition_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    transition_ce0 : OUT STD_LOGIC;
    transition_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    transition_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    transition_ce1 : OUT STD_LOGIC;
    transition_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    emission_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    emission_ce0 : OUT STD_LOGIC;
    emission_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    path_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    path_ce0 : OUT STD_LOGIC;
    path_we0 : OUT STD_LOGIC;
    path_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    path_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    path_ce1 : OUT STD_LOGIC;
    path_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of viterbi is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "viterbi_viterbi,hls_ip_2022_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.618057,HLS_SYN_LAT=303421,HLS_SYN_TPT=none,HLS_SYN_MEM=58,HLS_SYN_DSP=0,HLS_SYN_FF=26024,HLS_SYN_LUT=30873,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_22C0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000010001011000000";
    constant ap_const_lv64_8B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal obs_load_reg_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal llike_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal min_p_reg_154 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal llike_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal llike_ce0 : STD_LOGIC;
    signal llike_we0 : STD_LOGIC;
    signal llike_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal llike_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal llike_ce1 : STD_LOGIC;
    signal llike_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal llike_ce2 : STD_LOGIC;
    signal llike_q2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_ap_start : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_ap_done : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_ap_idle : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_ap_ready : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_llike_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_llike_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_llike_we0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_llike_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_init_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_init_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_emission_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_emission_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_idle : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_ready : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_ap_start : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_ap_done : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_ap_idle : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_ap_ready : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_llike_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_end_fu_113_llike_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_min_s_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_viterbi_Pipeline_L_end_fu_113_min_s_out_ap_vld : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_ap_idle : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_ap_ready : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_path_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1 : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce : STD_LOGIC;
    signal grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm_state11 : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_159_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_159_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_159_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_159_ce : STD_LOGIC;
    signal grp_fu_163_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_163_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_163_ce : STD_LOGIC;
    signal grp_fu_167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_167_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_167_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_167_ce : STD_LOGIC;
    signal grp_fu_167_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component viterbi_viterbi_Pipeline_L_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        llike_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce0 : OUT STD_LOGIC;
        llike_we0 : OUT STD_LOGIC;
        llike_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        init_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        init_ce0 : OUT STD_LOGIC;
        init_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        zext_ln13 : IN STD_LOGIC_VECTOR (7 downto 0);
        emission_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        emission_ce0 : OUT STD_LOGIC;
        emission_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_159_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_ce : OUT STD_LOGIC );
    end component;


    component viterbi_viterbi_Pipeline_L_timestep_L_curr_state IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        llike_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce0 : OUT STD_LOGIC;
        llike_we0 : OUT STD_LOGIC;
        llike_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        llike_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        llike_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce1 : OUT STD_LOGIC;
        llike_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        llike_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce2 : OUT STD_LOGIC;
        llike_q2 : IN STD_LOGIC_VECTOR (63 downto 0);
        obs_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        obs_ce0 : OUT STD_LOGIC;
        obs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        transition_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        transition_ce0 : OUT STD_LOGIC;
        transition_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        transition_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        transition_ce1 : OUT STD_LOGIC;
        transition_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        emission_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        emission_ce0 : OUT STD_LOGIC;
        emission_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_159_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_ce : OUT STD_LOGIC;
        grp_fu_163_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_163_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_163_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_163_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_163_p_ce : OUT STD_LOGIC;
        grp_fu_167_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_167_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_167_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_167_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_167_p_ce : OUT STD_LOGIC );
    end component;


    component viterbi_viterbi_Pipeline_L_end IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        min_p : IN STD_LOGIC_VECTOR (63 downto 0);
        llike_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce0 : OUT STD_LOGIC;
        llike_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        min_s_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        min_s_out_ap_vld : OUT STD_LOGIC;
        grp_fu_167_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_167_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_167_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_167_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_167_p_ce : OUT STD_LOGIC );
    end component;


    component viterbi_viterbi_Pipeline_L_backtrack IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        llike_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce0 : OUT STD_LOGIC;
        llike_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        llike_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        llike_ce1 : OUT STD_LOGIC;
        llike_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        path_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        path_ce0 : OUT STD_LOGIC;
        path_we0 : OUT STD_LOGIC;
        path_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        path_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        path_ce1 : OUT STD_LOGIC;
        path_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        transition_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        transition_ce0 : OUT STD_LOGIC;
        transition_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        transition_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        transition_ce1 : OUT STD_LOGIC;
        transition_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_159_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_159_p_ce : OUT STD_LOGIC;
        grp_fu_163_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_163_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_163_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_163_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_163_p_ce : OUT STD_LOGIC;
        grp_fu_167_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_167_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_167_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_167_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_167_p_ce : OUT STD_LOGIC );
    end component;


    component viterbi_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component viterbi_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component viterbi_llike_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    llike_U : component viterbi_llike_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8960,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => llike_address0,
        ce0 => llike_ce0,
        we0 => llike_we0,
        d0 => llike_d0,
        q0 => llike_q0,
        address1 => llike_address1,
        ce1 => llike_ce1,
        q1 => llike_q1,
        address2 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address2,
        ce2 => llike_ce2,
        q2 => llike_q2);

    grp_viterbi_Pipeline_L_init_fu_91 : component viterbi_viterbi_Pipeline_L_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_viterbi_Pipeline_L_init_fu_91_ap_start,
        ap_done => grp_viterbi_Pipeline_L_init_fu_91_ap_done,
        ap_idle => grp_viterbi_Pipeline_L_init_fu_91_ap_idle,
        ap_ready => grp_viterbi_Pipeline_L_init_fu_91_ap_ready,
        llike_address0 => grp_viterbi_Pipeline_L_init_fu_91_llike_address0,
        llike_ce0 => grp_viterbi_Pipeline_L_init_fu_91_llike_ce0,
        llike_we0 => grp_viterbi_Pipeline_L_init_fu_91_llike_we0,
        llike_d0 => grp_viterbi_Pipeline_L_init_fu_91_llike_d0,
        init_address0 => grp_viterbi_Pipeline_L_init_fu_91_init_address0,
        init_ce0 => grp_viterbi_Pipeline_L_init_fu_91_init_ce0,
        init_q0 => init_q0,
        zext_ln13 => obs_load_reg_144,
        emission_address0 => grp_viterbi_Pipeline_L_init_fu_91_emission_address0,
        emission_ce0 => grp_viterbi_Pipeline_L_init_fu_91_emission_ce0,
        emission_q0 => emission_q0,
        grp_fu_159_p_din0 => grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0,
        grp_fu_159_p_din1 => grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1,
        grp_fu_159_p_opcode => grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_opcode,
        grp_fu_159_p_dout0 => grp_fu_159_p2,
        grp_fu_159_p_ce => grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce);

    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102 : component viterbi_viterbi_Pipeline_L_timestep_L_curr_state
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start,
        ap_done => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done,
        ap_idle => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_idle,
        ap_ready => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_ready,
        llike_address0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0,
        llike_ce0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0,
        llike_we0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0,
        llike_d0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0,
        llike_q0 => llike_q0,
        llike_address1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1,
        llike_ce1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1,
        llike_q1 => llike_q1,
        llike_address2 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address2,
        llike_ce2 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2,
        llike_q2 => llike_q2,
        obs_address0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0,
        obs_ce0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0,
        obs_q0 => obs_q0,
        transition_address0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0,
        transition_ce0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0,
        transition_q0 => transition_q0,
        transition_address1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1,
        transition_ce1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1,
        transition_q1 => transition_q1,
        emission_address0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0,
        emission_ce0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0,
        emission_q0 => emission_q0,
        grp_fu_159_p_din0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0,
        grp_fu_159_p_din1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1,
        grp_fu_159_p_opcode => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_opcode,
        grp_fu_159_p_dout0 => grp_fu_159_p2,
        grp_fu_159_p_ce => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce,
        grp_fu_163_p_din0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0,
        grp_fu_163_p_din1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1,
        grp_fu_163_p_opcode => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_opcode,
        grp_fu_163_p_dout0 => grp_fu_163_p2,
        grp_fu_163_p_ce => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce,
        grp_fu_167_p_din0 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0,
        grp_fu_167_p_din1 => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1,
        grp_fu_167_p_opcode => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode,
        grp_fu_167_p_dout0 => grp_fu_167_p2,
        grp_fu_167_p_ce => grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce);

    grp_viterbi_Pipeline_L_end_fu_113 : component viterbi_viterbi_Pipeline_L_end
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_viterbi_Pipeline_L_end_fu_113_ap_start,
        ap_done => grp_viterbi_Pipeline_L_end_fu_113_ap_done,
        ap_idle => grp_viterbi_Pipeline_L_end_fu_113_ap_idle,
        ap_ready => grp_viterbi_Pipeline_L_end_fu_113_ap_ready,
        min_p => min_p_reg_154,
        llike_address0 => grp_viterbi_Pipeline_L_end_fu_113_llike_address0,
        llike_ce0 => grp_viterbi_Pipeline_L_end_fu_113_llike_ce0,
        llike_q0 => llike_q0,
        min_s_out => grp_viterbi_Pipeline_L_end_fu_113_min_s_out,
        min_s_out_ap_vld => grp_viterbi_Pipeline_L_end_fu_113_min_s_out_ap_vld,
        grp_fu_167_p_din0 => grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0,
        grp_fu_167_p_din1 => grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1,
        grp_fu_167_p_opcode => grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode,
        grp_fu_167_p_dout0 => grp_fu_167_p2,
        grp_fu_167_p_ce => grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce);

    grp_viterbi_Pipeline_L_backtrack_fu_120 : component viterbi_viterbi_Pipeline_L_backtrack
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start,
        ap_done => grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done,
        ap_idle => grp_viterbi_Pipeline_L_backtrack_fu_120_ap_idle,
        ap_ready => grp_viterbi_Pipeline_L_backtrack_fu_120_ap_ready,
        llike_address0 => grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0,
        llike_ce0 => grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0,
        llike_q0 => llike_q0,
        llike_address1 => grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1,
        llike_ce1 => grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1,
        llike_q1 => llike_q1,
        path_address0 => grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0,
        path_ce0 => grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0,
        path_we0 => grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0,
        path_d0 => grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0,
        path_address1 => grp_viterbi_Pipeline_L_backtrack_fu_120_path_address1,
        path_ce1 => grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1,
        path_q1 => path_q1,
        transition_address0 => grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0,
        transition_ce0 => grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0,
        transition_q0 => transition_q0,
        transition_address1 => grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1,
        transition_ce1 => grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1,
        transition_q1 => transition_q1,
        grp_fu_159_p_din0 => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0,
        grp_fu_159_p_din1 => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1,
        grp_fu_159_p_opcode => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_opcode,
        grp_fu_159_p_dout0 => grp_fu_159_p2,
        grp_fu_159_p_ce => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce,
        grp_fu_163_p_din0 => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0,
        grp_fu_163_p_din1 => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1,
        grp_fu_163_p_opcode => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_opcode,
        grp_fu_163_p_dout0 => grp_fu_163_p2,
        grp_fu_163_p_ce => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce,
        grp_fu_167_p_din0 => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0,
        grp_fu_167_p_din1 => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1,
        grp_fu_167_p_opcode => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode,
        grp_fu_167_p_dout0 => grp_fu_167_p2,
        grp_fu_167_p_ce => grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce);

    dadd_64ns_64ns_64_5_full_dsp_1_U30 : component viterbi_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_159_p0,
        din1 => grp_fu_159_p1,
        ce => grp_fu_159_ce,
        dout => grp_fu_159_p2);

    dadd_64ns_64ns_64_5_full_dsp_1_U31 : component viterbi_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_163_p0,
        din1 => grp_fu_163_p1,
        ce => grp_fu_163_ce,
        dout => grp_fu_163_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U32 : component viterbi_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_167_p0,
        din1 => grp_fu_167_p1,
        ce => grp_fu_167_ce,
        opcode => grp_fu_167_opcode,
        dout => grp_fu_167_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state11) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_viterbi_Pipeline_L_end_fu_113_ap_ready = ap_const_logic_1)) then 
                    grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_viterbi_Pipeline_L_init_fu_91_ap_ready = ap_const_logic_1)) then 
                    grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                min_p_reg_154 <= llike_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                obs_load_reg_144 <= obs_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_viterbi_Pipeline_L_init_fu_91_ap_done, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done, grp_viterbi_Pipeline_L_end_fu_113_ap_done, grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_viterbi_Pipeline_L_init_fu_91_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_viterbi_Pipeline_L_end_fu_113_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state11 <= ap_NS_fsm(10);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done)
    begin
        if ((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_ap_done)
    begin
        if ((grp_viterbi_Pipeline_L_init_fu_91_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done)
    begin
        if ((grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_viterbi_Pipeline_L_end_fu_113_ap_done)
    begin
        if ((grp_viterbi_Pipeline_L_end_fu_113_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_viterbi_Pipeline_L_backtrack_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;

    emission_address0_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_emission_address0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            emission_address0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            emission_address0 <= grp_viterbi_Pipeline_L_init_fu_91_emission_address0;
        else 
            emission_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    emission_ce0_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_emission_ce0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            emission_ce0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_emission_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            emission_ce0 <= grp_viterbi_Pipeline_L_init_fu_91_emission_ce0;
        else 
            emission_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_159_ce_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_159_ce <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_159_ce <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_159_ce <= grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_ce;
        else 
            grp_fu_159_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_159_p0_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_159_p0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_159_p0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_159_p0 <= grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din0;
        else 
            grp_fu_159_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_159_p1_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_159_p1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_159_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_159_p1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_159_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_159_p1 <= grp_viterbi_Pipeline_L_init_fu_91_grp_fu_159_p_din1;
        else 
            grp_fu_159_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_163_ce_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_163_ce <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_163_ce <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_ce;
        else 
            grp_fu_163_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_163_p0_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_163_p0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_163_p0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din0;
        else 
            grp_fu_163_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_163_p1_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_163_p1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_163_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_163_p1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_163_p_din1;
        else 
            grp_fu_163_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_167_ce_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce, grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_167_ce <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_167_ce <= grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_167_ce <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_ce;
        else 
            grp_fu_167_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_167_opcode_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode, grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_167_opcode <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_167_opcode <= grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_167_opcode <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_opcode;
        else 
            grp_fu_167_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_167_p0_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0, grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_167_p0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_167_p0 <= grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_167_p0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din0;
        else 
            grp_fu_167_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_167_p1_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1, grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1, grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_167_p1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_grp_fu_167_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_167_p1 <= grp_viterbi_Pipeline_L_end_fu_113_grp_fu_167_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_167_p1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_grp_fu_167_p_din1;
        else 
            grp_fu_167_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start <= grp_viterbi_Pipeline_L_backtrack_fu_120_ap_start_reg;
    grp_viterbi_Pipeline_L_end_fu_113_ap_start <= grp_viterbi_Pipeline_L_end_fu_113_ap_start_reg;
    grp_viterbi_Pipeline_L_init_fu_91_ap_start <= grp_viterbi_Pipeline_L_init_fu_91_ap_start_reg;
    grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_ap_start_reg;
    init_address0 <= grp_viterbi_Pipeline_L_init_fu_91_init_address0;
    init_ce0 <= grp_viterbi_Pipeline_L_init_fu_91_init_ce0;

    llike_address0_assign_proc : process(ap_CS_fsm_state6, grp_viterbi_Pipeline_L_init_fu_91_llike_address0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0, grp_viterbi_Pipeline_L_end_fu_113_llike_address0, grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            llike_address0 <= ap_const_lv64_22C0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            llike_address0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llike_address0 <= grp_viterbi_Pipeline_L_end_fu_113_llike_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_address0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            llike_address0 <= grp_viterbi_Pipeline_L_init_fu_91_llike_address0;
        else 
            llike_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    llike_address1_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1, grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            llike_address1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_llike_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_address1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_address1;
        else 
            llike_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    llike_ce0_assign_proc : process(ap_CS_fsm_state6, grp_viterbi_Pipeline_L_init_fu_91_llike_ce0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0, grp_viterbi_Pipeline_L_end_fu_113_llike_ce0, grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            llike_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            llike_ce0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llike_ce0 <= grp_viterbi_Pipeline_L_end_fu_113_llike_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_ce0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            llike_ce0 <= grp_viterbi_Pipeline_L_init_fu_91_llike_ce0;
        else 
            llike_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    llike_ce1_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1, grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            llike_ce1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_llike_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_ce1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce1;
        else 
            llike_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    llike_ce2_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_ce2 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_ce2;
        else 
            llike_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    llike_d0_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_llike_d0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_d0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            llike_d0 <= grp_viterbi_Pipeline_L_init_fu_91_llike_d0;
        else 
            llike_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    llike_we0_assign_proc : process(grp_viterbi_Pipeline_L_init_fu_91_llike_we0, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llike_we0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_llike_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            llike_we0 <= grp_viterbi_Pipeline_L_init_fu_91_llike_we0;
        else 
            llike_we0 <= ap_const_logic_0;
        end if; 
    end process;


    obs_address0_assign_proc : process(ap_CS_fsm_state1, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            obs_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            obs_address0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_address0;
        else 
            obs_address0 <= "XXXXXXXX";
        end if; 
    end process;


    obs_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            obs_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            obs_ce0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_obs_ce0;
        else 
            obs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    path_address0_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            path_address0 <= ap_const_lv64_8B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            path_address0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_path_address0;
        else 
            path_address0 <= "XXXXXXXX";
        end if; 
    end process;

    path_address1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_path_address1;

    path_ce0_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            path_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            path_ce0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce0;
        else 
            path_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    path_ce1_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            path_ce1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_path_ce1;
        else 
            path_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    path_d0_assign_proc : process(grp_viterbi_Pipeline_L_end_fu_113_min_s_out, grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            path_d0 <= grp_viterbi_Pipeline_L_end_fu_113_min_s_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            path_d0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_path_d0;
        else 
            path_d0 <= "XXXXXXXX";
        end if; 
    end process;


    path_we0_assign_proc : process(grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            path_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            path_we0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_path_we0;
        else 
            path_we0 <= ap_const_logic_0;
        end if; 
    end process;


    transition_address0_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0, grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            transition_address0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            transition_address0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address0;
        else 
            transition_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    transition_address1_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1, grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            transition_address1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_transition_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            transition_address1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_address1;
        else 
            transition_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    transition_ce0_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0, grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            transition_ce0 <= grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            transition_ce0 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce0;
        else 
            transition_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    transition_ce1_assign_proc : process(grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1, grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1, ap_CS_fsm_state5, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            transition_ce1 <= grp_viterbi_Pipeline_L_backtrack_fu_120_transition_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            transition_ce1 <= grp_viterbi_Pipeline_L_timestep_L_curr_state_fu_102_transition_ce1;
        else 
            transition_ce1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
