# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do recop_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:26 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 03:19:26 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:27 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 03:19:27 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:29 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 03:19:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:29 on Jun 08,2021
# vcom -reportprogress 300 -93 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 03:19:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/simulation/modelsim/recop.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/simulation/modelsim/recop.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recop_vhd_tst
# -- Compiling architecture recop_arch of recop_vhd_tst
# End time: 03:19:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/simulation/modelsim/recop.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:32 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/simulation/modelsim/recop.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recop_vhd_tst
# -- Compiling architecture recop_arch of recop_vhd_tst
# End time: 03:19:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:36 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 03:19:36 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:38 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 03:19:38 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 03:19:45 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:45 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.various_constants because work.recop_types has changed.
# ** Error (suppressible): D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd(9): (vcom-1195) Cannot find expanded name "work.various_constants".
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd(9): Unknown expanded name.
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd(11): VHDL Compiler exiting
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd(7): Unknown expanded name.
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd(10): VHDL Compiler exiting
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:46 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 03:19:46 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:47 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd(7): Unknown expanded name.
# -- Loading package various_constants
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd(11): VHDL Compiler exiting
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd(7): Unknown expanded name.
# -- Loading package various_constants
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd(10): VHDL Compiler exiting
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# ** Error: (vcom-13) Recompile work.opcodes because work.recop_types has changed.
# ** Error (suppressible): D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd(7): (vcom-1195) Cannot find expanded name "work.opcodes".
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd(7): Unknown expanded name.
# ** Error: D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd(11): VHDL Compiler exiting
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:48 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 03:19:48 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:49 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 03:19:49 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 03:19:51 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:51 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 03:19:52 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:19:52 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 03:19:53 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.recop_vhd_tst
# vsim work.recop_vhd_tst 
# Start time: 03:20:00 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)
# Loading work.program_counter(behaviour)
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_reg(behaviour)
# Loading work.pipeline_reg_1(behaviour)
# Loading work.control_unit(behaviour)
# ** Error: (vsim-3732) D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd(296): No default binding for component instance 'cu'.
#    The following component port is not on the entity:
#           dm_wren
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/cu File: D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)
# Loading work.register_file(behaviour)
# Loading work.pipeline_reg_2(behaviour)
# Loading work.alu(combined)
# Loading work.mem_mux(beh)
# Loading work.mem_mux_data(behaviour)
# Loading work.data_mem(syn)
# Error loading design
# End time: 03:20:01 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.recop_vhd_tst
# vsim work.recop_vhd_tst 
# Start time: 03:20:05 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)
# Loading work.program_counter(behaviour)
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_reg(behaviour)
# Loading work.pipeline_reg_1(behaviour)
# Loading work.control_unit(behaviour)
# ** Error: (vsim-3732) D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd(296): No default binding for component instance 'cu'.
#    The following component port is not on the entity:
#           dm_wren
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/cu File: D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)
# Loading work.register_file(behaviour)
# Loading work.pipeline_reg_2(behaviour)
# Loading work.alu(combined)
# Loading work.mem_mux(beh)
# Loading work.mem_mux_data(behaviour)
# Loading work.data_mem(syn)
# Error loading design
# End time: 03:20:05 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:28 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 03:20:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:28 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 03:20:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:28 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 03:20:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:28 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 03:20:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:28 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 03:20:28 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 300 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:29 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 03:20:29 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:30 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 03:20:30 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:30 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 03:20:30 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:30 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 03:20:30 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:30 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity alu
# -- Compiling architecture combined of alu
# End time: 03:20:30 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:30 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity control_unit
# -- Compiling architecture behaviour of control_unit
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_mem
# -- Compiling architecture SYN of data_mem
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/instruction_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity instruction_reg
# -- Compiling architecture behaviour of instruction_reg
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity mem_mux
# -- Compiling architecture beh of mem_mux
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/mem_mux_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity mem_mux_data
# -- Compiling architecture behaviour of mem_mux_data
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/opcodes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package opcodes
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_1
# -- Compiling architecture behaviour of pipeline_reg_1
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_2
# -- Compiling architecture behaviour of pipeline_reg_2
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/pipeline_reg_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity pipeline_reg_3
# -- Compiling architecture behaviour of pipeline_reg_3
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:31 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Compiling entity program_counter
# -- Compiling architecture behaviour of program_counter
# End time: 03:20:31 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem
# -- Compiling architecture SYN of program_mem
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/program_mem_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity program_mem_32
# -- Compiling architecture SYN of program_mem_32
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Loading package various_constants
# -- Compiling entity recop
# -- Compiling architecture behaviour of recop
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/recop_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package recop_types
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Compiling entity register_file
# -- Compiling architecture behaviour of register_file
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registerfile_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package recop_types
# -- Loading package various_constants
# -- Compiling entity registerfile_mux
# -- Compiling architecture beh of registerfile_mux
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package recop_types
# -- Loading package opcodes
# -- Compiling entity registers
# -- Compiling architecture beh of registers
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:20:32 on Jun 08,2021
# vcom -reportprogress 30 -work work D:/Main_Recop/githubRecop/ReCop-VHDL/various_constants.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package recop_types
# -- Compiling package various_constants
# End time: 03:20:32 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.recop_vhd_tst
# vsim work.recop_vhd_tst 
# Start time: 03:20:38 on Jun 08,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.recop_vhd_tst(recop_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.recop_types
# Loading work.opcodes
# Loading work.various_constants
# Loading work.recop(behaviour)
# Loading work.program_counter(behaviour)
# Loading altera_mf.altera_mf_components
# Loading work.program_mem_32(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.instruction_reg(behaviour)
# Loading work.pipeline_reg_1(behaviour)
# Loading work.control_unit(behaviour)
# Loading ieee.numeric_std(body)
# Loading work.registerfile_mux(beh)
# Loading work.register_file(behaviour)
# Loading work.pipeline_reg_2(behaviour)
# Loading work.alu(combined)
# Loading work.mem_mux(beh)
# Loading work.mem_mux_data(behaviour)
# Loading work.data_mem(syn)
add wave -position insertpoint sim:/recop_vhd_tst/i1/pc/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/pm/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/ir/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/pr1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/cu/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf_mux/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/rf/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/pr2/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/alu_1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/mem_mux_1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/mem_mux_data_1/*
add wave -position insertpoint sim:/recop_vhd_tst/i1/dm/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 40 ns  Iteration: 3  Instance: /recop_vhd_tst/i1/pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 60 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 70 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 ns  Iteration: 2  Instance: /recop_vhd_tst/i1/mem_mux_data_1
run
run
# Can't move the Now cursor.
# End time: 03:22:14 on Jun 08,2021, Elapsed time: 0:01:36
# Errors: 1, Warnings: 45
