[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13036       tick       4090202       1460867       1426242       4090202 
      2  13036       tick       7041895       2644434       2627448       7041895 
      3  13036       tick       7047960       2646915       2630334       7047960 
      4  13036       tick       7059039       2645994       2628827       7059039 
      5  13036       tick       7049486       2641993       2617273       7049486 
      6  13036       tick       7048156       2645001       2624898       7048156 
      7  13036       tick       7057396       2646332       2628979       7057396 
      8  13036       tick       7053340       2644649       2622565       7053340 
      9  13036       tick       6769983       2545747       2524204       6769983 
     10  13036       tick       7277396       2729575       2709454       7277396 
     11  13036       tick       7044608       2644268       2627730       7044608 
     12  13036       tick       7052242       2642977       2622523       7052242 
     13  13036       tick       7041347       2642259       2618243       7041347 
     14  13036       tick       7036808       2642158       2625518       7036808 
     15  13036       tick       7043919       2643230       2620245       7043919 
     16  13036       tick       7030398       2643167       2626469       7030398 
     17  13036       tick       7017476       2639502       2621098       7017476 
     18  13036       tick       7044876       2644584       2624929       7044876 
     19  13036       tick       7043934       2641925       2621365       7043934 
     20  13036       tick       6722748       2520815       2502795       6722748 
     21  13036       exit             0             0             0             0 
