{
  "Assertion 1": {
    "clock signal condition": "@(posedge clk)",
    "disable condition": "",
    "logical expression": "1 |-> s_eventually(~pulse)",
    "Signals": [
      "pulse"
    ],
    "Signal Explanations": {
      "pulse": "output pulse signal generated by the PWM module that is high when the counter is less than the computed pulse width and low otherwise"
    },
    "Logical Operators": [
      "|->",
      "s_eventually",
      "~"
    ],
    "Logical Operators Explanation": {
      "|->": "if the condition on the left is met then the condition on the right must hold SINCE THE CURRENT CLOCK CYCLE",
      "s_eventually": "a temporal operator indicating that the contained condition is required to occur at some future clock cycle (eventually)",
      "~": "logical negation operator indicating the inversion of a binary value"
    },
    "Assertion Explaination": "if the constant true condition holds, then it is required that eventually the inverted value of the pulse signal is observed SINCE THE CURRENT CLOCK CYCLE"
  }
}