;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* CE */
CE__0__DR EQU CYREG_GPIO_PRT4_DR
CE__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CE__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CE__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CE__0__HSIOM_MASK EQU 0x000F0000
CE__0__HSIOM_SHIFT EQU 16
CE__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__0__INTR EQU CYREG_GPIO_PRT4_INTR
CE__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CE__0__MASK EQU 0x10
CE__0__PC EQU CYREG_GPIO_PRT4_PC
CE__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CE__0__PORT EQU 4
CE__0__PS EQU CYREG_GPIO_PRT4_PS
CE__0__SHIFT EQU 4
CE__DR EQU CYREG_GPIO_PRT4_DR
CE__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CE__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CE__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CE__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__INTR EQU CYREG_GPIO_PRT4_INTR
CE__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CE__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CE__MASK EQU 0x10
CE__PC EQU CYREG_GPIO_PRT4_PC
CE__PC2 EQU CYREG_GPIO_PRT4_PC2
CE__PORT EQU 4
CE__PS EQU CYREG_GPIO_PRT4_PS
CE__SHIFT EQU 4

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* LED */
LED__0__DR EQU CYREG_GPIO_PRT1_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_GPIO_PRT1_PC
LED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_GPIO_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_GPIO_PRT1_DR
LED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT1_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_GPIO_PRT1_PC
LED__PC2 EQU CYREG_GPIO_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_GPIO_PRT1_PS
LED__SHIFT EQU 6

/* MASTER_UNIT */
MASTER_UNIT__0__DR EQU CYREG_GPIO_PRT6_DR
MASTER_UNIT__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
MASTER_UNIT__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
MASTER_UNIT__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
MASTER_UNIT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
MASTER_UNIT__0__HSIOM_MASK EQU 0x00F00000
MASTER_UNIT__0__HSIOM_SHIFT EQU 20
MASTER_UNIT__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
MASTER_UNIT__0__INTR EQU CYREG_GPIO_PRT6_INTR
MASTER_UNIT__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
MASTER_UNIT__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
MASTER_UNIT__0__MASK EQU 0x20
MASTER_UNIT__0__PC EQU CYREG_GPIO_PRT6_PC
MASTER_UNIT__0__PC2 EQU CYREG_GPIO_PRT6_PC2
MASTER_UNIT__0__PORT EQU 6
MASTER_UNIT__0__PS EQU CYREG_GPIO_PRT6_PS
MASTER_UNIT__0__SHIFT EQU 5
MASTER_UNIT__DR EQU CYREG_GPIO_PRT6_DR
MASTER_UNIT__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
MASTER_UNIT__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
MASTER_UNIT__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
MASTER_UNIT__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
MASTER_UNIT__INTR EQU CYREG_GPIO_PRT6_INTR
MASTER_UNIT__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
MASTER_UNIT__INTSTAT EQU CYREG_GPIO_PRT6_INTR
MASTER_UNIT__MASK EQU 0x20
MASTER_UNIT__PC EQU CYREG_GPIO_PRT6_PC
MASTER_UNIT__PC2 EQU CYREG_GPIO_PRT6_PC2
MASTER_UNIT__PORT EQU 6
MASTER_UNIT__PS EQU CYREG_GPIO_PRT6_PS
MASTER_UNIT__SHIFT EQU 5

/* Millis_ISR */
Millis_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Millis_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Millis_ISR__INTC_MASK EQU 0x80000
Millis_ISR__INTC_NUMBER EQU 19
Millis_ISR__INTC_PRIOR_MASK EQU 0xC0000000
Millis_ISR__INTC_PRIOR_NUM EQU 3
Millis_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
Millis_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Millis_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Millis_TMR */
Millis_TMR_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Millis_TMR_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Millis_TMR_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Millis_TMR_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Millis_TMR_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Millis_TMR_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Millis_TMR_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Millis_TMR_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Millis_TMR_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Millis_TMR_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Millis_TMR_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Millis_TMR_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Millis_TMR_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Millis_TMR_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Millis_TMR_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* NRF_ISR */
NRF_ISR__0__DR EQU CYREG_GPIO_PRT4_DR
NRF_ISR__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
NRF_ISR__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
NRF_ISR__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
NRF_ISR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
NRF_ISR__0__HSIOM_MASK EQU 0x00F00000
NRF_ISR__0__HSIOM_SHIFT EQU 20
NRF_ISR__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_ISR__0__INTR EQU CYREG_GPIO_PRT4_INTR
NRF_ISR__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_ISR__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
NRF_ISR__0__MASK EQU 0x20
NRF_ISR__0__PC EQU CYREG_GPIO_PRT4_PC
NRF_ISR__0__PC2 EQU CYREG_GPIO_PRT4_PC2
NRF_ISR__0__PORT EQU 4
NRF_ISR__0__PS EQU CYREG_GPIO_PRT4_PS
NRF_ISR__0__SHIFT EQU 5
NRF_ISR__DR EQU CYREG_GPIO_PRT4_DR
NRF_ISR__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
NRF_ISR__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
NRF_ISR__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
NRF_ISR__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_ISR__INTR EQU CYREG_GPIO_PRT4_INTR
NRF_ISR__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
NRF_ISR__INTSTAT EQU CYREG_GPIO_PRT4_INTR
NRF_ISR__MASK EQU 0x20
NRF_ISR__PC EQU CYREG_GPIO_PRT4_PC
NRF_ISR__PC2 EQU CYREG_GPIO_PRT4_PC2
NRF_ISR__PORT EQU 4
NRF_ISR__PS EQU CYREG_GPIO_PRT4_PS
NRF_ISR__SHIFT EQU 5

/* SPI */
SPI_miso_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_miso_m__0__PORT EQU 4
SPI_miso_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_miso_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_miso_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_miso_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_miso_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_miso_m__PORT EQU 4
SPI_miso_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_miso_m__SHIFT EQU 1
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_mosi_m__0__PORT EQU 4
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_mosi_m__PORT EQU 4
SPI_mosi_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_mosi_m__SHIFT EQU 0
SPI_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_SCB_IRQ__INTC_MASK EQU 0x100
SPI_SCB_IRQ__INTC_NUMBER EQU 8
SPI_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
SPI_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPI_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
SPI_SCBCLK__DIV_ID EQU 0x00000040
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT4_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 9
SPI_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT4_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_sclk_m__0__PORT EQU 4
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT4_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT4_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_GPIO_PRT4_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT4_PC2
SPI_sclk_m__PORT EQU 4
SPI_sclk_m__PS EQU CYREG_GPIO_PRT4_PS
SPI_sclk_m__SHIFT EQU 2

/* SS */
SS__0__DR EQU CYREG_GPIO_PRT4_DR
SS__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SS__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SS__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SS__0__HSIOM_MASK EQU 0x0000F000
SS__0__HSIOM_SHIFT EQU 12
SS__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__0__INTR EQU CYREG_GPIO_PRT4_INTR
SS__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SS__0__MASK EQU 0x08
SS__0__PC EQU CYREG_GPIO_PRT4_PC
SS__0__PC2 EQU CYREG_GPIO_PRT4_PC2
SS__0__PORT EQU 4
SS__0__PS EQU CYREG_GPIO_PRT4_PS
SS__0__SHIFT EQU 3
SS__DR EQU CYREG_GPIO_PRT4_DR
SS__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
SS__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
SS__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
SS__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__INTR EQU CYREG_GPIO_PRT4_INTR
SS__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
SS__INTSTAT EQU CYREG_GPIO_PRT4_INTR
SS__MASK EQU 0x08
SS__PC EQU CYREG_GPIO_PRT4_PC
SS__PC2 EQU CYREG_GPIO_PRT4_PC2
SS__PORT EQU 4
SS__PS EQU CYREG_GPIO_PRT4_PS
SS__SHIFT EQU 3

/* UART */
UART_IN__0__DR EQU CYREG_GPIO_PRT3_DR
UART_IN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_IN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_IN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_IN__0__HSIOM_GPIO EQU 0
UART_IN__0__HSIOM_I2C EQU 14
UART_IN__0__HSIOM_I2C_SCL EQU 14
UART_IN__0__HSIOM_MASK EQU 0x0000000F
UART_IN__0__HSIOM_SHIFT EQU 0
UART_IN__0__HSIOM_SPI EQU 15
UART_IN__0__HSIOM_SPI_MOSI EQU 15
UART_IN__0__HSIOM_UART EQU 9
UART_IN__0__HSIOM_UART_RX EQU 9
UART_IN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_IN__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_IN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_IN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_IN__0__MASK EQU 0x01
UART_IN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_IN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_IN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_IN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_IN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_IN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_IN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_IN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_IN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_IN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_IN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_IN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_IN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_IN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_IN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_IN__0__PC EQU CYREG_GPIO_PRT3_PC
UART_IN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_IN__0__PORT EQU 3
UART_IN__0__PS EQU CYREG_GPIO_PRT3_PS
UART_IN__0__SHIFT EQU 0
UART_IN__DR EQU CYREG_GPIO_PRT3_DR
UART_IN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_IN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_IN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_IN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_IN__INTR EQU CYREG_GPIO_PRT3_INTR
UART_IN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_IN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_IN__MASK EQU 0x01
UART_IN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_IN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_IN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_IN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_IN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_IN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_IN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_IN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_IN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_IN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_IN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_IN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_IN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_IN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_IN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_IN__PC EQU CYREG_GPIO_PRT3_PC
UART_IN__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_IN__PORT EQU 3
UART_IN__PS EQU CYREG_GPIO_PRT3_PS
UART_IN__SHIFT EQU 0
UART_OUT__0__DR EQU CYREG_GPIO_PRT3_DR
UART_OUT__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_OUT__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_OUT__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_OUT__0__HSIOM_GPIO EQU 0
UART_OUT__0__HSIOM_I2C EQU 14
UART_OUT__0__HSIOM_I2C_SDA EQU 14
UART_OUT__0__HSIOM_MASK EQU 0x000000F0
UART_OUT__0__HSIOM_SHIFT EQU 4
UART_OUT__0__HSIOM_SPI EQU 15
UART_OUT__0__HSIOM_SPI_MISO EQU 15
UART_OUT__0__HSIOM_UART EQU 9
UART_OUT__0__HSIOM_UART_TX EQU 9
UART_OUT__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_OUT__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_OUT__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_OUT__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_OUT__0__MASK EQU 0x02
UART_OUT__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_OUT__0__OUT_SEL_SHIFT EQU 2
UART_OUT__0__OUT_SEL_VAL EQU -1
UART_OUT__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_OUT__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_OUT__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_OUT__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_OUT__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_OUT__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_OUT__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_OUT__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_OUT__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_OUT__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_OUT__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_OUT__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_OUT__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_OUT__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_OUT__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_OUT__0__PC EQU CYREG_GPIO_PRT3_PC
UART_OUT__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_OUT__0__PORT EQU 3
UART_OUT__0__PS EQU CYREG_GPIO_PRT3_PS
UART_OUT__0__SHIFT EQU 1
UART_OUT__DR EQU CYREG_GPIO_PRT3_DR
UART_OUT__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_OUT__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_OUT__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_OUT__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_OUT__INTR EQU CYREG_GPIO_PRT3_INTR
UART_OUT__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_OUT__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_OUT__MASK EQU 0x02
UART_OUT__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_OUT__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_OUT__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_OUT__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_OUT__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_OUT__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_OUT__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_OUT__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_OUT__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_OUT__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_OUT__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_OUT__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_OUT__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_OUT__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_OUT__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_OUT__PC EQU CYREG_GPIO_PRT3_PC
UART_OUT__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_OUT__PORT EQU 3
UART_OUT__PS EQU CYREG_GPIO_PRT3_PS
UART_OUT__SHIFT EQU 1
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x200
UART_SCB_IRQ__INTC_NUMBER EQU 9
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* USB_UART */
USB_UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
USB_UART_rx__0__HSIOM_GPIO EQU 0
USB_UART_rx__0__HSIOM_I2C EQU 14
USB_UART_rx__0__HSIOM_I2C_SCL EQU 14
USB_UART_rx__0__HSIOM_MASK EQU 0x0000000F
USB_UART_rx__0__HSIOM_SHIFT EQU 0
USB_UART_rx__0__HSIOM_SPI EQU 15
USB_UART_rx__0__HSIOM_SPI_MOSI EQU 15
USB_UART_rx__0__HSIOM_UART EQU 9
USB_UART_rx__0__HSIOM_UART_RX EQU 9
USB_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__0__MASK EQU 0x01
USB_UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_rx__0__PORT EQU 7
USB_UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_rx__0__SHIFT EQU 0
USB_UART_rx__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_rx__MASK EQU 0x01
USB_UART_rx__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_rx__PORT EQU 7
USB_UART_rx__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_rx__SHIFT EQU 0
USB_UART_SCB__CTRL EQU CYREG_SCB3_CTRL
USB_UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
USB_UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
USB_UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
USB_UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
USB_UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
USB_UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
USB_UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
USB_UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
USB_UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
USB_UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
USB_UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
USB_UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
USB_UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
USB_UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
USB_UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
USB_UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
USB_UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
USB_UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
USB_UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
USB_UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
USB_UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
USB_UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
USB_UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
USB_UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
USB_UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
USB_UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
USB_UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
USB_UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
USB_UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
USB_UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
USB_UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
USB_UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
USB_UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
USB_UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
USB_UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
USB_UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
USB_UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
USB_UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
USB_UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
USB_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
USB_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
USB_UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
USB_UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
USB_UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
USB_UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
USB_UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
USB_UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
USB_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
USB_UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
USB_UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
USB_UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
USB_UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
USB_UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
USB_UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
USB_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
USB_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
USB_UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
USB_UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
USB_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
USB_UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
USB_UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
USB_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
USB_UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
USB_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
USB_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
USB_UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
USB_UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
USB_UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
USB_UART_SCB__SS0_POSISTION EQU 0
USB_UART_SCB__SS1_POSISTION EQU 1
USB_UART_SCB__SS2_POSISTION EQU 2
USB_UART_SCB__SS3_POSISTION EQU 3
USB_UART_SCB__STATUS EQU CYREG_SCB3_STATUS
USB_UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
USB_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
USB_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
USB_UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
USB_UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
USB_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
USB_UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
USB_UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
USB_UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
USB_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USB_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USB_UART_SCB_IRQ__INTC_MASK EQU 0x800
USB_UART_SCB_IRQ__INTC_NUMBER EQU 11
USB_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
USB_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
USB_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
USB_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USB_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
USB_UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
USB_UART_SCBCLK__DIV_ID EQU 0x00000042
USB_UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
USB_UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
USB_UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
USB_UART_tx__0__HSIOM_GPIO EQU 0
USB_UART_tx__0__HSIOM_I2C EQU 14
USB_UART_tx__0__HSIOM_I2C_SDA EQU 14
USB_UART_tx__0__HSIOM_MASK EQU 0x000000F0
USB_UART_tx__0__HSIOM_SHIFT EQU 4
USB_UART_tx__0__HSIOM_SPI EQU 15
USB_UART_tx__0__HSIOM_SPI_MISO EQU 15
USB_UART_tx__0__HSIOM_UART EQU 9
USB_UART_tx__0__HSIOM_UART_TX EQU 9
USB_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__0__MASK EQU 0x02
USB_UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_tx__0__PORT EQU 7
USB_UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_tx__0__SHIFT EQU 1
USB_UART_tx__DR EQU CYREG_GPIO_PRT7_DR
USB_UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
USB_UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
USB_UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
USB_UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
USB_UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
USB_UART_tx__MASK EQU 0x02
USB_UART_tx__PC EQU CYREG_GPIO_PRT7_PC
USB_UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
USB_UART_tx__PORT EQU 7
USB_UART_tx__PS EQU CYREG_GPIO_PRT7_PS
USB_UART_tx__SHIFT EQU 1

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
