/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_ODU_ANA_1_H__
#define BCHP_AIF_WB_ODU_ANA_1_H__

/***************************************************************************
 *AIF_WB_ODU_ANA_1 - AIF WB ODU ANA WBADC Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01     0x0023a000 /* [RW] RFFE0_writeR01 */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02     0x0023a004 /* [RW] RFFE0_writeR02 */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03     0x0023a008 /* [RW] RFFE0_writeR03 */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01     0x0023a00c /* [RW] RFFE1_writeR01 */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02     0x0023a010 /* [RW] RFFE1_writeR02 */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03     0x0023a014 /* [RW] RFFE1_writeR03 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0         0x0023a018 /* [RW] adc0_cntl0 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1         0x0023a01c /* [RW] adc0_cntl1 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2         0x0023a020 /* [RW] adc0_cntl2 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3         0x0023a024 /* [RW] adc0_cntl3 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4         0x0023a028 /* [RW] adc0_cntl4 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5         0x0023a02c /* [RW] adc0_cntl5 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6         0x0023a030 /* [RW] adc0_cntl6 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7         0x0023a034 /* [RW] adc0_cntl7 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8         0x0023a038 /* [RW] adc0_cntl8 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9         0x0023a03c /* [RW] adc0_cntl9 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10        0x0023a040 /* [RW] adc0_cntl10 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11        0x0023a044 /* [RW] adc0_cntl11 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12        0x0023a048 /* [RW] adc0_cntl12 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13        0x0023a04c /* [RW] adc0_cntl13 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0         0x0023a050 /* [RW] adc1_cntl0 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1         0x0023a054 /* [RW] adc1_cntl1 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2         0x0023a058 /* [RW] adc1_cntl2 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3         0x0023a05c /* [RW] adc1_cntl3 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4         0x0023a060 /* [RW] adc1_cntl4 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5         0x0023a064 /* [RW] adc1_cntl5 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6         0x0023a068 /* [RW] adc1_cntl6 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7         0x0023a06c /* [RW] adc1_cntl7 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8         0x0023a070 /* [RW] adc1_cntl8 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9         0x0023a074 /* [RW] adc1_cntl9 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10        0x0023a078 /* [RW] adc1_cntl10 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11        0x0023a07c /* [RW] adc1_cntl11 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12        0x0023a080 /* [RW] adc1_cntl12 */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13        0x0023a084 /* [RW] adc1_cntl13 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0          0x0023a088 /* [RW] pll_cntl0 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1          0x0023a08c /* [RW] pll_cntl1 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2          0x0023a090 /* [RW] pll_cntl2 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3          0x0023a094 /* [RW] pll_cntl3 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4          0x0023a098 /* [RW] pll_cntl4 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5          0x0023a09c /* [RW] pll_cntl5 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6          0x0023a0a0 /* [RW] pll_cntl6 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7          0x0023a0a4 /* [RW] pll_cntl7 */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0          0x0023a0a8 /* [RW] sys_cntl0 */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1          0x0023a0ac /* [RW] sys_cntl1 */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_STAT           0x0023a0b0 /* [RO] pll_stat */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0       0x0023a0b4 /* [RW] clk_ctrl */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1       0x0023a0b8 /* [RW] clk_ctrl */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0       0x0023a0bc /* [RW] pga_gain */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1       0x0023a0c0 /* [RW] pga_gain */
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE0          0x0023a0c4 /* [RW] sw_spare0 */
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE1          0x0023a0c8 /* [RW] sw_spare1 */

/***************************************************************************
 *RFFE0_WRITER01 - RFFE0_writeR01
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_cscas [31:28] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cscas_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cscas_SHIFT     28
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cscas_DEFAULT   0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_cs [27:24] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cs_MASK         0x0f000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cs_SHIFT        24
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cs_DEFAULT      0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_balcmfb [23:20] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_balcmfb_MASK    0x00f00000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_balcmfb_SHIFT   20
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_balcmfb_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_balun [19:16] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_balun_MASK      0x000f0000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_balun_SHIFT     16
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_balun_DEFAULT   0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_cmiamp [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmiamp_MASK     0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmiamp_SHIFT    12
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmiamp_DEFAULT  0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_cmiref [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmiref_MASK     0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmiref_SHIFT    8
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmiref_DEFAULT  0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: Icntl_cmibuf [07:05] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmibuf_MASK     0x000000e0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmibuf_SHIFT    5
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_Icntl_cmibuf_DEFAULT  0x00000002

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: buflpf_dpm_tone_en [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_buflpf_dpm_tone_en_MASK 0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_buflpf_dpm_tone_en_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_buflpf_dpm_tone_en_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: gainctrl [03:02] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_gainctrl_MASK         0x0000000c
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_gainctrl_SHIFT        2
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_gainctrl_DEFAULT      0x00000003

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: se_mode_control [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_se_mode_control_MASK  0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_se_mode_control_SHIFT 1
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_se_mode_control_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER01 :: bypasss_mode_control [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_bypasss_mode_control_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_bypasss_mode_control_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER01_bypasss_mode_control_DEFAULT 0x00000000

/***************************************************************************
 *RFFE0_WRITER02 - RFFE0_writeR02
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: switch [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_switch_MASK           0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_switch_SHIFT          31
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_switch_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: dpm_gc [30:29] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_dpm_gc_MASK           0x60000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_dpm_gc_SHIFT          29
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_dpm_gc_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: cmrefctl [28:26] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_cmrefctl_MASK         0x1c000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_cmrefctl_SHIFT        26
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_cmrefctl_DEFAULT      0x00000004

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: ctrlCload [25:22] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_ctrlCload_MASK        0x03c00000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_ctrlCload_SHIFT       22
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_ctrlCload_DEFAULT     0x00000001

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: ctrlC [21:18] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_ctrlC_MASK            0x003c0000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_ctrlC_SHIFT           18
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_ctrlC_DEFAULT         0x00000006

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: Icntrl_bufgain [17:15] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntrl_bufgain_MASK   0x00038000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntrl_bufgain_SHIFT  15
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntrl_bufgain_DEFAULT 0x00000005

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: Icntrl_buff [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntrl_buff_MASK      0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntrl_buff_SHIFT     12
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntrl_buff_DEFAULT   0x00000004

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: Icntl_sf [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntl_sf_MASK         0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntl_sf_SHIFT        8
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntl_sf_DEFAULT      0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: Icntl_cmfbfb [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntl_cmfbfb_MASK     0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntl_cmfbfb_SHIFT    4
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Icntl_cmfbfb_DEFAULT  0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER02 :: Inctl_fb [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Inctl_fb_MASK         0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Inctl_fb_SHIFT        0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER02_Inctl_fb_DEFAULT      0x00000008

/***************************************************************************
 *RFFE0_WRITER03 - RFFE0_writeR03
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: buf_reg_ref [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_buf_reg_ref_MASK      0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_buf_reg_ref_SHIFT     30
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_buf_reg_ref_DEFAULT   0x00000001

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: highband_enable [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_highband_enable_MASK  0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_highband_enable_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_highband_enable_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: buf_reg_volt_vc [28:27] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_buf_reg_volt_vc_MASK  0x18000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_buf_reg_volt_vc_SHIFT 27
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_buf_reg_volt_vc_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: reserved_rffe_writer03_26 [26:26] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_reserved_rffe_writer03_26_MASK 0x04000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_reserved_rffe_writer03_26_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_reserved_rffe_writer03_26_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: Icntrl_master [25:22] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_Icntrl_master_MASK    0x03c00000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_Icntrl_master_SHIFT   22
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_Icntrl_master_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: rffe_by_bgrdy [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_rffe_by_bgrdy_MASK    0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_rffe_by_bgrdy_SHIFT   21
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_rffe_by_bgrdy_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: enb_LNA [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_enb_LNA_MASK          0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_enb_LNA_SHIFT         20
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_enb_LNA_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE0_WRITER03 :: reserved_rffe_writer03_19_0 [19:00] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_reserved_rffe_writer03_19_0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_reserved_rffe_writer03_19_0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE0_WRITER03_reserved_rffe_writer03_19_0_DEFAULT 0x00000000

/***************************************************************************
 *RFFE1_WRITER01 - RFFE1_writeR01
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_cscas [31:28] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cscas_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cscas_SHIFT     28
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cscas_DEFAULT   0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_cs [27:24] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cs_MASK         0x0f000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cs_SHIFT        24
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cs_DEFAULT      0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_balcmfb [23:20] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_balcmfb_MASK    0x00f00000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_balcmfb_SHIFT   20
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_balcmfb_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_balun [19:16] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_balun_MASK      0x000f0000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_balun_SHIFT     16
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_balun_DEFAULT   0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_cmiamp [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmiamp_MASK     0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmiamp_SHIFT    12
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmiamp_DEFAULT  0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_cmiref [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmiref_MASK     0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmiref_SHIFT    8
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmiref_DEFAULT  0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: Icntl_cmibuf [07:05] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmibuf_MASK     0x000000e0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmibuf_SHIFT    5
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_Icntl_cmibuf_DEFAULT  0x00000002

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: buflpf_dpm_tone_en [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_buflpf_dpm_tone_en_MASK 0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_buflpf_dpm_tone_en_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_buflpf_dpm_tone_en_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: gainctrl [03:02] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_gainctrl_MASK         0x0000000c
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_gainctrl_SHIFT        2
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_gainctrl_DEFAULT      0x00000003

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: se_mode_control [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_se_mode_control_MASK  0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_se_mode_control_SHIFT 1
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_se_mode_control_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER01 :: bypasss_mode_control [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_bypasss_mode_control_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_bypasss_mode_control_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER01_bypasss_mode_control_DEFAULT 0x00000000

/***************************************************************************
 *RFFE1_WRITER02 - RFFE1_writeR02
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: switch [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_switch_MASK           0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_switch_SHIFT          31
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_switch_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: dpm_gc [30:29] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_dpm_gc_MASK           0x60000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_dpm_gc_SHIFT          29
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_dpm_gc_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: cmrefctl [28:26] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_cmrefctl_MASK         0x1c000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_cmrefctl_SHIFT        26
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_cmrefctl_DEFAULT      0x00000004

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: ctrlCload [25:22] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_ctrlCload_MASK        0x03c00000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_ctrlCload_SHIFT       22
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_ctrlCload_DEFAULT     0x00000001

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: ctrlC [21:18] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_ctrlC_MASK            0x003c0000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_ctrlC_SHIFT           18
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_ctrlC_DEFAULT         0x00000006

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: Icntrl_bufgain [17:15] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntrl_bufgain_MASK   0x00038000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntrl_bufgain_SHIFT  15
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntrl_bufgain_DEFAULT 0x00000005

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: Icntrl_buff [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntrl_buff_MASK      0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntrl_buff_SHIFT     12
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntrl_buff_DEFAULT   0x00000004

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: Icntl_sf [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntl_sf_MASK         0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntl_sf_SHIFT        8
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntl_sf_DEFAULT      0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: Icntl_cmfbfb [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntl_cmfbfb_MASK     0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntl_cmfbfb_SHIFT    4
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Icntl_cmfbfb_DEFAULT  0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER02 :: Inctl_fb [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Inctl_fb_MASK         0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Inctl_fb_SHIFT        0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER02_Inctl_fb_DEFAULT      0x00000008

/***************************************************************************
 *RFFE1_WRITER03 - RFFE1_writeR03
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: buf_reg_ref [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_buf_reg_ref_MASK      0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_buf_reg_ref_SHIFT     30
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_buf_reg_ref_DEFAULT   0x00000001

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: highband_enable [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_highband_enable_MASK  0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_highband_enable_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_highband_enable_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: buf_reg_volt_vc [28:27] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_buf_reg_volt_vc_MASK  0x18000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_buf_reg_volt_vc_SHIFT 27
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_buf_reg_volt_vc_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: reserved_rffe_writer03_26 [26:26] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_reserved_rffe_writer03_26_MASK 0x04000000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_reserved_rffe_writer03_26_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_reserved_rffe_writer03_26_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: Icntrl_master [25:22] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_Icntrl_master_MASK    0x03c00000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_Icntrl_master_SHIFT   22
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_Icntrl_master_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: rffe_by_bgrdy [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_rffe_by_bgrdy_MASK    0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_rffe_by_bgrdy_SHIFT   21
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_rffe_by_bgrdy_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: enb_LNA [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_enb_LNA_MASK          0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_enb_LNA_SHIFT         20
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_enb_LNA_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: RFFE1_WRITER03 :: reserved_rffe_writer03_19_0 [19:00] */
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_reserved_rffe_writer03_19_0_MASK 0x000fffff
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_reserved_rffe_writer03_19_0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_RFFE1_WRITER03_reserved_rffe_writer03_19_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL0 - adc0_cntl0
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: selection [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_selection_MASK            0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_selection_SHIFT           31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_selection_DEFAULT         0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Reserved_i_adc_cntl0_30_26 [30:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_30_26_MASK 0x7c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_30_26_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_30_26_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Digisum_MUX_override_EN [25:25] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Digisum_MUX_override_EN_MASK 0x02000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Digisum_MUX_override_EN_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Digisum_MUX_override_EN_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Digisum_MUX_override [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Digisum_MUX_override_MASK 0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Digisum_MUX_override_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Digisum_MUX_override_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: adccntl0opformat_23 [23:23] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_23_MASK  0x00800000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_23_SHIFT 23
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_23_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: i_dgs1_cal_debug_sel [22:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_debug_sel_MASK 0x00600000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_debug_sel_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_debug_sel_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: i_dgs1_cal_gain [20:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_gain_MASK      0x00180000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_gain_SHIFT     19
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_gain_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: i_dgs1_cal_OR_thres [18:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_OR_thres_MASK  0x00060000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_OR_thres_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_OR_thres_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_MDAC2_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: RESERVED_MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Saturation_bypass_MASK    0x00004000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Saturation_bypass_SHIFT   14
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Saturation_bypass_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: adccntl0opformat_13 [13:13] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_13_MASK  0x00002000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_13_SHIFT 13
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_13_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: enable [12:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_enable_MASK               0x00001000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_enable_SHIFT              12
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_enable_DEFAULT            0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Invert_half_speed_output_clock_phase [11:11] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Invert_half_speed_output_clock_phase_MASK 0x00000800
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Invert_half_speed_output_clock_phase_SHIFT 11
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Invert_half_speed_output_clock_phase_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Reserved_i_adc_cntl0_10 [10:10] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_10_MASK 0x00000400
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_10_SHIFT 10
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_10_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: adccntl0opformat_9 [09:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_9_MASK   0x00000200
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_9_SHIFT  9
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_9_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: adccntl0opformat_8 [08:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_8_MASK   0x00000100
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_8_SHIFT  8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_adccntl0opformat_8_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Reserved_i_adc_cntl0_7 [07:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_7_MASK 0x00000080
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_7_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Reserved_i_adc_cntl0_7_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: i_dgs1_cal_dir_inv [06:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_dir_inv_MASK   0x00000040
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_dir_inv_SHIFT  6
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_dir_inv_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: i_dgs1_cal_slc_sel [05:05] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_slc_sel_MASK   0x00000020
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_slc_sel_SHIFT  5
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_slc_sel_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: i_dgs1_cal_OR_mask_disable [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_OR_mask_disable_MASK 0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_OR_mask_disable_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_i_dgs1_cal_OR_mask_disable_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Data_mask_control_MASK    0x0000000c
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Data_mask_control_SHIFT   2
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Data_mask_control_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Output_data_format [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Output_data_format_MASK   0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Output_data_format_SHIFT  1
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Output_data_format_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL0 :: Invert_full_speed_output_clock_phase [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Invert_full_speed_output_clock_phase_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Invert_full_speed_output_clock_phase_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL0_Invert_full_speed_output_clock_phase_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL1 - adc0_cntl1
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: LDO_current [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_current_MASK          0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_current_SHIFT         30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_current_DEFAULT       0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: LDO_ref_current [29:27] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_ref_current_MASK      0x38000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_ref_current_SHIFT     27
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_ref_current_DEFAULT   0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: REFGEN_ref_current [26:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_REFGEN_ref_current_MASK   0x07000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_REFGEN_ref_current_SHIFT  24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_REFGEN_ref_current_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: LDO_common_mode [23:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_common_mode_MASK      0x00e00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_common_mode_SHIFT     21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_common_mode_DEFAULT   0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: LDO_amplitude [20:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_amplitude_MASK        0x001e0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_amplitude_SHIFT       17
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_LDO_amplitude_DEFAULT     0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: BUFFER_input_common_mode [16:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BUFFER_input_common_mode_MASK 0x00018000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BUFFER_input_common_mode_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BUFFER_input_common_mode_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: Full_scale [14:11] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_Full_scale_MASK           0x00007800
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_Full_scale_SHIFT          11
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_Full_scale_DEFAULT        0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: AMP_output_common_mode [10:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_AMP_output_common_mode_MASK 0x00000700
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_AMP_output_common_mode_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_AMP_output_common_mode_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: Ext_R_based_current_control [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_Ext_R_based_current_control_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_Ext_R_based_current_control_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_Ext_R_based_current_control_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: BG_V_control [03:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BG_V_control_MASK         0x0000000c
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BG_V_control_SHIFT        2
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BG_V_control_DEFAULT      0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL1 :: BG_R_control [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BG_R_control_MASK         0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BG_R_control_SHIFT        0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL1_BG_R_control_DEFAULT      0x00000001

/***************************************************************************
 *ADC0_CNTL2 - adc0_cntl2
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: FLASH6_current [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_FLASH6_current_MASK       0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_FLASH6_current_SHIFT      30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_FLASH6_current_DEFAULT    0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: MDAC3_FLASH3_current [29:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC3_FLASH3_current_MASK 0x30000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC3_FLASH3_current_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC3_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: MDAC2_FLASH3_current [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC2_FLASH3_current_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC2_FLASH3_current_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC2_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: MDAC1_FLASH3_current [25:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC1_FLASH3_current_MASK 0x03000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC1_FLASH3_current_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC1_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: BUFFER_gb_current [23:22] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_BUFFER_gb_current_MASK    0x00c00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_BUFFER_gb_current_SHIFT   22
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_BUFFER_gb_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: REFBUF_current [21:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_REFBUF_current_MASK       0x00300000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_REFBUF_current_SHIFT      20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_REFBUF_current_DEFAULT    0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: REFGEN_current [19:18] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_REFGEN_current_MASK       0x000c0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_REFGEN_current_SHIFT      18
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_REFGEN_current_DEFAULT    0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: AMP_cascode_current [17:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_AMP_cascode_current_MASK  0x00038000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_AMP_cascode_current_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_AMP_cascode_current_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: MDAC3_AMP_current [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC3_AMP_current_MASK    0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC3_AMP_current_SHIFT   12
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC3_AMP_current_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: MDAC2_AMP_current [11:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC2_AMP_current_MASK    0x00000e00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC2_AMP_current_SHIFT   9
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_MDAC2_AMP_current_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: CALDAC_biascurrent [08:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_CALDAC_biascurrent_MASK   0x000001c0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_CALDAC_biascurrent_SHIFT  6
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_CALDAC_biascurrent_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: SHA_AMP_current [05:03] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_SHA_AMP_current_MASK      0x00000038
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_SHA_AMP_current_SHIFT     3
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_SHA_AMP_current_DEFAULT   0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL2 :: RESERVED_BUFFER_current [02:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_RESERVED_BUFFER_current_MASK 0x00000007
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_RESERVED_BUFFER_current_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL2_RESERVED_BUFFER_current_DEFAULT 0x00000004

/***************************************************************************
 *ADC0_CNTL3 - adc0_cntl3
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: Reserved_i_adc_cntl3_31 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_Reserved_i_adc_cntl3_31_MASK 0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_Reserved_i_adc_cntl3_31_SHIFT 31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_Reserved_i_adc_cntl3_31_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: BG_fast_start [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_BG_fast_start_MASK        0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_BG_fast_start_SHIFT       30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_BG_fast_start_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: RFFE_bias_current2x50u [29:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_RFFE_bias_current2x50u_MASK 0x30000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_RFFE_bias_current2x50u_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_RFFE_bias_current2x50u_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: REFBUF_output_current [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_REFBUF_output_current_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_REFBUF_output_current_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_REFBUF_output_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: FLASH6_bias [25:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_FLASH6_bias_MASK          0x03f00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_FLASH6_bias_SHIFT         20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_FLASH6_bias_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: FLASH3_bias [19:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_FLASH3_bias_MASK          0x000f0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_FLASH3_bias_SHIFT         16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_FLASH3_bias_DEFAULT       0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: AMP_cascode_bias [15:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_AMP_cascode_bias_MASK     0x0000c000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_AMP_cascode_bias_SHIFT    14
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_AMP_cascode_bias_DEFAULT  0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: MDAC3_AMP_bias [13:11] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_MDAC3_AMP_bias_MASK       0x00003800
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_MDAC3_AMP_bias_SHIFT      11
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_MDAC3_AMP_bias_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: MDAC2_AMP_bias [10:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_MDAC2_AMP_bias_MASK       0x00000700
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_MDAC2_AMP_bias_SHIFT      8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_MDAC2_AMP_bias_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: RESERVED_MDAC1_AMP_bias [07:05] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_RESERVED_MDAC1_AMP_bias_MASK 0x000000e0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_RESERVED_MDAC1_AMP_bias_SHIFT 5
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_RESERVED_MDAC1_AMP_bias_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: SHA_AMP_bias [04:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_SHA_AMP_bias_MASK         0x0000001c
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_SHA_AMP_bias_SHIFT        2
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_SHA_AMP_bias_DEFAULT      0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL3 :: BUFFER_bias [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_BUFFER_bias_MASK          0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_BUFFER_bias_SHIFT         0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL3_BUFFER_bias_DEFAULT       0x00000000

/***************************************************************************
 *ADC0_CNTL4 - adc0_cntl4
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: Test_mux_select [31:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Test_mux_select_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Test_mux_select_SHIFT     28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Test_mux_select_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: CALDAC_output_current [27:25] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_output_current_MASK 0x0e000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_output_current_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_output_current_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: CALDAC_data_sync [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_data_sync_MASK     0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_data_sync_SHIFT    24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_data_sync_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: CALDAC_clock_divide [23:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_clock_divide_MASK  0x00e00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_clock_divide_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_clock_divide_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: CALDAC_clock_phase [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_clock_phase_MASK   0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_clock_phase_SHIFT  20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_clock_phase_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: CALDAC_data_shuffle [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_data_shuffle_MASK  0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_data_shuffle_SHIFT 19
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_CALDAC_data_shuffle_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: FLASH6_timing_control [18:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_FLASH6_timing_control_MASK 0x00078000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_FLASH6_timing_control_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_FLASH6_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: MDAC3_FLASH3_timing_control [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_MDAC3_FLASH3_timing_control_MASK 0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_MDAC3_FLASH3_timing_control_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_MDAC3_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: MDAC2_FLASH3_timing_control [11:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_MDAC2_FLASH3_timing_control_MASK 0x00000e00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_MDAC2_FLASH3_timing_control_SHIFT 9
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_MDAC2_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: RESERVED_MDAC1_FLASH3_timing_control [08:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_MASK 0x000001c0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_SHIFT 6
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: Non_overlap_time [05:03] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Non_overlap_time_MASK     0x00000038
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Non_overlap_time_SHIFT    3
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Non_overlap_time_DEFAULT  0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: SHA_sampling_mode [02:01] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_SHA_sampling_mode_MASK    0x00000006
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_SHA_sampling_mode_SHIFT   1
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_SHA_sampling_mode_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL4 :: Clock_level_shifter_mode [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Clock_level_shifter_mode_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Clock_level_shifter_mode_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL4_Clock_level_shifter_mode_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL5 - adc0_cntl5
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: Reserved_R5_bit31 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_Reserved_R5_bit31_MASK    0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_Reserved_R5_bit31_SHIFT   31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_Reserved_R5_bit31_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_cur_bias_Slice0 [30:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_MASK 0x70000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_reg_Vref_Slice0 [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_loop_Rz_Slice0 [25:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_loop_Rz_Slice0_MASK 0x03000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_loop_Rz_Slice0_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_loop_Rz_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_loop_pCasc_Slice0 [23:22] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_MASK 0x00c00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_SHIFT 22
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_HalfCur_Slice0 [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_MASK 0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_PD_Slice0 [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_PD_Slice0_MASK 0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_PD_Slice0_SHIFT 20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_PD_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_INTSTG_BUF_mode_Slice0 [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_mode_Slice0_MASK 0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_mode_Slice0_SHIFT 19
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_INTSTG_BUF_mode_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_SAR_thres_Slice0 [18:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_thres_Slice0_MASK 0x00060000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_thres_Slice0_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_thres_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_SAR_en_offset_Slice0 [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_en_offset_Slice0_MASK 0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_en_offset_Slice0_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_en_offset_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_SAR_offset_270_Slice0 [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_270_Slice0_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_270_Slice0_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_270_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_SAR_offset_180_Slice0 [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_180_Slice0_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_180_Slice0_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_180_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_SAR_offset_90_Slice0 [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_90_Slice0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_90_Slice0_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_90_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL5 :: cntl_SAR_offset_0_Slice0 [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_0_Slice0_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_0_Slice0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL5_cntl_SAR_offset_0_Slice0_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL6 - adc0_cntl6
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: Spare_r6_slice0 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_Spare_r6_slice0_MASK      0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_Spare_r6_slice0_SHIFT     31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_Spare_r6_slice0_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: cntl_cmi_extb_slice0 [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_cmi_extb_slice0_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_cmi_extb_slice0_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_cmi_extb_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: cntl_test_en_slice0 [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_test_en_slice0_MASK  0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_test_en_slice0_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_test_en_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: cntl_caldac_en_slice0 [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_caldac_en_slice0_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_caldac_en_slice0_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_caldac_en_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: Spare_reg_slice0 [27:18] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_Spare_reg_slice0_MASK     0x0ffc0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_Spare_reg_slice0_SHIFT    18
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_Spare_reg_slice0_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: cntl_buf_sleep_slice0 [17:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_buf_sleep_slice0_MASK 0x00030000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_buf_sleep_slice0_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_cntl_buf_sleep_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL6 :: RESERVED_Slice0_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_RESERVED_Slice0_MDAC1_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_RESERVED_Slice0_MDAC1_calibration_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL6_RESERVED_Slice0_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL7 - adc0_cntl7
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: Reserved_adc [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_Reserved_adc_MASK         0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_Reserved_adc_SHIFT        31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_Reserved_adc_DEFAULT      0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_MDACFS_REF_0VrefP_1BG [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_INTSTG_BUF_Main_cur [29:27] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_INTSTG_BUF_Main_cur_MASK 0x38000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_INTSTG_BUF_Main_cur_SHIFT 27
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_INTSTG_BUF_Main_cur_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_pd_each [26:23] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_pd_each_MASK     0x07800000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_pd_each_SHIFT    23
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_pd_each_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_tck_dly [22:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_tck_dly_MASK     0x00700000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_tck_dly_SHIFT    20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_tck_dly_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_dly_CDAC_nov_both_slices [19:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_MASK 0x000e0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_INTSTG_BUF_Amp_cur [16:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_INTSTG_BUF_Amp_cur_MASK 0x0001c000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_INTSTG_BUF_Amp_cur_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_INTSTG_BUF_Amp_cur_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_ber_en [13:13] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_ber_en_MASK      0x00002000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_ber_en_SHIFT     13
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_ber_en_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_ber_dly [12:10] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_ber_dly_MASK     0x00001c00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_ber_dly_SHIFT    10
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_ber_dly_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_adc_rez [09:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_adc_rez_MASK     0x00000300
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_adc_rez_SHIFT    8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_adc_rez_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_comp_dly [07:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_comp_dly_MASK    0x000000fc
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_comp_dly_SHIFT   2
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_comp_dly_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL7 :: cntl_SAR_dly_mode [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_dly_mode_MASK    0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_dly_mode_SHIFT   0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL7_cntl_SAR_dly_mode_DEFAULT 0x00000003

/***************************************************************************
 *ADC0_CNTL8 - adc0_cntl8
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: dly_cntl_enable_BOTH_SLICES [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_enable_BOTH_SLICES_MASK 0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_enable_BOTH_SLICES_SHIFT 31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_enable_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: dly_cntl_overwrite_BOTH_SLICES [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_overwrite_BOTH_SLICES_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_overwrite_BOTH_SLICES_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_overwrite_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: dly_cntl_resetb_BOTH_SLICES [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_resetb_BOTH_SLICES_MASK 0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_resetb_BOTH_SLICES_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_resetb_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: dly_cntl_fine_BOTH_SLICES [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_fine_BOTH_SLICES_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_fine_BOTH_SLICES_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_dly_cntl_fine_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: cntl_SAR_cvar_270_Slice0 [27:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_270_Slice0_MASK 0x0fe00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_270_Slice0_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_270_Slice0_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: cntl_SAR_cvar_180_Slice0 [20:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_180_Slice0_MASK 0x001fc000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_180_Slice0_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_180_Slice0_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: cntl_SAR_cvar_90_Slice0 [13:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_90_Slice0_MASK 0x00003f80
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_90_Slice0_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_90_Slice0_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL8 :: cntl_SAR_cvar_0_Slice0 [06:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_0_Slice0_MASK 0x0000007f
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_0_Slice0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL8_cntl_SAR_cvar_0_Slice0_DEFAULT 0x00000054

/***************************************************************************
 *ADC0_CNTL9 - adc0_cntl9
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: Spare_r6_slice1 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_Spare_r6_slice1_MASK      0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_Spare_r6_slice1_SHIFT     31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_Spare_r6_slice1_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: cntl_cmi_extb_slice1 [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_cmi_extb_slice1_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_cmi_extb_slice1_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_cmi_extb_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: cntl_test_en_slice1 [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_test_en_slice1_MASK  0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_test_en_slice1_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_test_en_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: cntl_caldac_en_slice1 [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_caldac_en_slice1_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_caldac_en_slice1_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_caldac_en_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: Spare_reg_slice1 [27:18] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_Spare_reg_slice1_MASK     0x0ffc0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_Spare_reg_slice1_SHIFT    18
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_Spare_reg_slice1_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: cntl_buf_sleep_slice1 [17:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_buf_sleep_slice1_MASK 0x00030000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_buf_sleep_slice1_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_cntl_buf_sleep_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL9 :: RESERVED_Slice1_MDAC1_calibration_15_0 [15:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL10 - adc0_cntl10
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L1_main_slice1 [31:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_main_slice1_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_main_slice1_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_main_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L1_sub_slice1 [27:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_sub_slice1_MASK 0x0f000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_sub_slice1_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_sub_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L0_main_slice1 [23:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_main_slice1_MASK 0x00f00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_main_slice1_SHIFT 20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_main_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L0_sub_slice1 [19:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_sub_slice1_MASK 0x000f0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_sub_slice1_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_sub_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L1_main_slice0 [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_main_slice0_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_main_slice0_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_main_slice0_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L1_sub_slice0 [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_sub_slice0_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_sub_slice0_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L1_sub_slice0_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L0_main_slice0 [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_main_slice0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_main_slice0_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_main_slice0_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL10 :: dly_cntl_L0_sub_slice0 [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_sub_slice0_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_sub_slice0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL10_dly_cntl_L0_sub_slice0_DEFAULT 0x00000007

/***************************************************************************
 *ADC0_CNTL11 - adc0_cntl11
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: reserved_r11 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_reserved_r11_MASK        0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_reserved_r11_SHIFT       31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_reserved_r11_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_cur_bias_Slice1 [30:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_MASK 0x70000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_reg_Vref [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_reg_Vref_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_reg_Vref_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_reg_Vref_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_loop_Rz_Slice1 [25:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_loop_Rz_Slice1_MASK 0x03000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_loop_Rz_Slice1_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_loop_Rz_Slice1_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_loop_pCasc_Slice1 [23:22] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_MASK 0x00c00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_SHIFT 22
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_HalfCur_Slice1 [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_MASK 0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_PD_Slice1 [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_PD_Slice1_MASK 0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_PD_Slice1_SHIFT 20
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_PD_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_INTSTG_BUF_mode_Slice1 [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_mode_Slice1_MASK 0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_mode_Slice1_SHIFT 19
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_INTSTG_BUF_mode_Slice1_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_SAR_thres_Slice1 [18:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_thres_Slice1_MASK 0x00060000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_thres_Slice1_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_thres_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_SAR_en_offset_Slice1 [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_en_offset_Slice1_MASK 0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_en_offset_Slice1_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_en_offset_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_SAR_offset_270_Slice1 [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_270_Slice1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_270_Slice1_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_270_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_SAR_offset_180_Slice1 [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_180_Slice1_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_180_Slice1_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_180_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_SAR_offset_90_Slice1 [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_90_Slice1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_90_Slice1_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_90_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL11 :: cntl_SAR_offset_0_Slice1 [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_0_Slice1_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_0_Slice1_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL11_cntl_SAR_offset_0_Slice1_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL12 - adc0_cntl12
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: Reserved_spare_CLKGEN [31:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_Reserved_spare_CLKGEN_MASK 0xffff0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_Reserved_spare_CLKGEN_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_Reserved_spare_CLKGEN_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: tnov_cntl_pclk_1p5 [15:13] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_tnov_cntl_pclk_1p5_MASK  0x0000e000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_tnov_cntl_pclk_1p5_SHIFT 13
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_tnov_cntl_pclk_1p5_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: cal_fine_dly_1p5 [12:10] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_fine_dly_1p5_MASK    0x00001c00
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_fine_dly_1p5_SHIFT   10
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_fine_dly_1p5_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: cal_5G_edge_1p5 [09:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_5G_edge_1p5_MASK     0x00000200
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_5G_edge_1p5_SHIFT    9
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_5G_edge_1p5_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: cal_Fin_sel_1p5 [08:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_Fin_sel_1p5_MASK     0x00000180
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_Fin_sel_1p5_SHIFT    7
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_Fin_sel_1p5_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: cal_EN_1p5 [06:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_EN_1p5_MASK          0x00000040
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_EN_1p5_SHIFT         6
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_cal_EN_1p5_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: CK5G_dly_cntl_1p5 [05:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_CK5G_dly_cntl_1p5_MASK   0x0000003c
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_CK5G_dly_cntl_1p5_SHIFT  2
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_CK5G_dly_cntl_1p5_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL12 :: CAL_res_cntl [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_CAL_res_cntl_MASK        0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_CAL_res_cntl_SHIFT       0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL12_CAL_res_cntl_DEFAULT     0x00000000

/***************************************************************************
 *ADC0_CNTL13 - adc0_cntl13
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: dly_cntl_enable_Slice1_NOTUSED [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_enable_Slice1_NOTUSED_MASK 0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_enable_Slice1_NOTUSED_SHIFT 31
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_enable_Slice1_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: dly_cntl_overwrite_NOTUSED [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_overwrite_NOTUSED_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_overwrite_NOTUSED_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_overwrite_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: dly_cntl_resetb_NOTUSED [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_resetb_NOTUSED_MASK 0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_resetb_NOTUSED_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_resetb_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: dly_cntl_fine_NOTUSED [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_fine_NOTUSED_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_fine_NOTUSED_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_dly_cntl_fine_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: cntl_SAR_cvar_270_Slice1 [27:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_270_Slice1_MASK 0x0fe00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_270_Slice1_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_270_Slice1_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: cntl_SAR_cvar_180_Slice1 [20:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_180_Slice1_MASK 0x001fc000
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_180_Slice1_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_180_Slice1_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: cntl_SAR_cvar_90_Slice1 [13:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_90_Slice1_MASK 0x00003f80
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_90_Slice1_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_90_Slice1_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC0_CNTL13 :: cntl_SAR_cvar_0_Slice1 [06:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_0_Slice1_MASK 0x0000007f
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_0_Slice1_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC0_CNTL13_cntl_SAR_cvar_0_Slice1_DEFAULT 0x00000054

/***************************************************************************
 *ADC1_CNTL0 - adc1_cntl0
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Reserved_i_adc_cntl0_31_26 [31:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_31_26_MASK 0xfc000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_31_26_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_31_26_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Digisum_MUX_override_EN [25:25] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Digisum_MUX_override_EN_MASK 0x02000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Digisum_MUX_override_EN_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Digisum_MUX_override_EN_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Digisum_MUX_override [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Digisum_MUX_override_MASK 0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Digisum_MUX_override_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Digisum_MUX_override_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: adccntl0opformat_23 [23:23] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_23_MASK  0x00800000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_23_SHIFT 23
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_23_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: i_dgs1_cal_debug_sel [22:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_debug_sel_MASK 0x00600000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_debug_sel_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_debug_sel_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: i_dgs1_cal_gain [20:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_gain_MASK      0x00180000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_gain_SHIFT     19
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_gain_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: i_dgs1_cal_OR_thres [18:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_OR_thres_MASK  0x00060000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_OR_thres_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_OR_thres_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_MDAC2_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: RESERVED_MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Saturation_bypass_MASK    0x00004000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Saturation_bypass_SHIFT   14
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Saturation_bypass_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: adccntl0opformat_13 [13:13] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_13_MASK  0x00002000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_13_SHIFT 13
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_13_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: enable [12:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_enable_MASK               0x00001000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_enable_SHIFT              12
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_enable_DEFAULT            0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Invert_half_speed_output_clock_phase [11:11] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Invert_half_speed_output_clock_phase_MASK 0x00000800
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Invert_half_speed_output_clock_phase_SHIFT 11
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Invert_half_speed_output_clock_phase_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Reserved_i_adc_cntl0_10 [10:10] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_10_MASK 0x00000400
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_10_SHIFT 10
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_10_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: adccntl0opformat_9 [09:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_9_MASK   0x00000200
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_9_SHIFT  9
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_9_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: adccntl0opformat_8 [08:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_8_MASK   0x00000100
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_8_SHIFT  8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_adccntl0opformat_8_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Reserved_i_adc_cntl0_7 [07:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_7_MASK 0x00000080
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_7_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Reserved_i_adc_cntl0_7_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: i_dgs1_cal_dir_inv [06:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_dir_inv_MASK   0x00000040
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_dir_inv_SHIFT  6
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_dir_inv_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: i_dgs1_cal_slc_sel [05:05] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_slc_sel_MASK   0x00000020
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_slc_sel_SHIFT  5
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_slc_sel_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: i_dgs1_cal_OR_mask_disable [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_OR_mask_disable_MASK 0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_OR_mask_disable_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_i_dgs1_cal_OR_mask_disable_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Data_mask_control_MASK    0x0000000c
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Data_mask_control_SHIFT   2
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Data_mask_control_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Output_data_format [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Output_data_format_MASK   0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Output_data_format_SHIFT  1
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Output_data_format_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL0 :: Invert_full_speed_output_clock_phase [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Invert_full_speed_output_clock_phase_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Invert_full_speed_output_clock_phase_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL0_Invert_full_speed_output_clock_phase_DEFAULT 0x00000000

/***************************************************************************
 *ADC1_CNTL1 - adc1_cntl1
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: LDO_current [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_current_MASK          0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_current_SHIFT         30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_current_DEFAULT       0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: LDO_ref_current [29:27] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_ref_current_MASK      0x38000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_ref_current_SHIFT     27
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_ref_current_DEFAULT   0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: REFGEN_ref_current [26:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_REFGEN_ref_current_MASK   0x07000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_REFGEN_ref_current_SHIFT  24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_REFGEN_ref_current_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: LDO_common_mode [23:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_common_mode_MASK      0x00e00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_common_mode_SHIFT     21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_common_mode_DEFAULT   0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: LDO_amplitude [20:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_amplitude_MASK        0x001e0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_amplitude_SHIFT       17
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_LDO_amplitude_DEFAULT     0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: BUFFER_input_common_mode [16:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BUFFER_input_common_mode_MASK 0x00018000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BUFFER_input_common_mode_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BUFFER_input_common_mode_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: Full_scale [14:11] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_Full_scale_MASK           0x00007800
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_Full_scale_SHIFT          11
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_Full_scale_DEFAULT        0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: AMP_output_common_mode [10:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_AMP_output_common_mode_MASK 0x00000700
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_AMP_output_common_mode_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_AMP_output_common_mode_DEFAULT 0x00000002

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: Ext_R_based_current_control [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_Ext_R_based_current_control_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_Ext_R_based_current_control_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_Ext_R_based_current_control_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: BG_V_control [03:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BG_V_control_MASK         0x0000000c
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BG_V_control_SHIFT        2
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BG_V_control_DEFAULT      0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL1 :: BG_R_control [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BG_R_control_MASK         0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BG_R_control_SHIFT        0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL1_BG_R_control_DEFAULT      0x00000001

/***************************************************************************
 *ADC1_CNTL2 - adc1_cntl2
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: FLASH6_current [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_FLASH6_current_MASK       0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_FLASH6_current_SHIFT      30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_FLASH6_current_DEFAULT    0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: MDAC3_FLASH3_current [29:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC3_FLASH3_current_MASK 0x30000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC3_FLASH3_current_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC3_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: MDAC2_FLASH3_current [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC2_FLASH3_current_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC2_FLASH3_current_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC2_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: MDAC1_FLASH3_current [25:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC1_FLASH3_current_MASK 0x03000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC1_FLASH3_current_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC1_FLASH3_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: BUFFER_gb_current [23:22] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_BUFFER_gb_current_MASK    0x00c00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_BUFFER_gb_current_SHIFT   22
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_BUFFER_gb_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: REFBUF_current [21:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_REFBUF_current_MASK       0x00300000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_REFBUF_current_SHIFT      20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_REFBUF_current_DEFAULT    0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: REFGEN_current [19:18] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_REFGEN_current_MASK       0x000c0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_REFGEN_current_SHIFT      18
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_REFGEN_current_DEFAULT    0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: AMP_cascode_current [17:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_AMP_cascode_current_MASK  0x00038000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_AMP_cascode_current_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_AMP_cascode_current_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: MDAC3_AMP_current [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC3_AMP_current_MASK    0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC3_AMP_current_SHIFT   12
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC3_AMP_current_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: MDAC2_AMP_current [11:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC2_AMP_current_MASK    0x00000e00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC2_AMP_current_SHIFT   9
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_MDAC2_AMP_current_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: CALDAC_biascurrent [08:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_CALDAC_biascurrent_MASK   0x000001c0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_CALDAC_biascurrent_SHIFT  6
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_CALDAC_biascurrent_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: SHA_AMP_current [05:03] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_SHA_AMP_current_MASK      0x00000038
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_SHA_AMP_current_SHIFT     3
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_SHA_AMP_current_DEFAULT   0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL2 :: RESERVED_BUFFER_current [02:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_RESERVED_BUFFER_current_MASK 0x00000007
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_RESERVED_BUFFER_current_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL2_RESERVED_BUFFER_current_DEFAULT 0x00000004

/***************************************************************************
 *ADC1_CNTL3 - adc1_cntl3
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: Reserved_i_adc_cntl3_31 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_Reserved_i_adc_cntl3_31_MASK 0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_Reserved_i_adc_cntl3_31_SHIFT 31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_Reserved_i_adc_cntl3_31_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: BG_fast_start [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_BG_fast_start_MASK        0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_BG_fast_start_SHIFT       30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_BG_fast_start_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: RFFE_bias_current2x50u [29:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_RFFE_bias_current2x50u_MASK 0x30000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_RFFE_bias_current2x50u_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_RFFE_bias_current2x50u_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: REFBUF_output_current [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_REFBUF_output_current_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_REFBUF_output_current_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_REFBUF_output_current_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: FLASH6_bias [25:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_FLASH6_bias_MASK          0x03f00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_FLASH6_bias_SHIFT         20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_FLASH6_bias_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: FLASH3_bias [19:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_FLASH3_bias_MASK          0x000f0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_FLASH3_bias_SHIFT         16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_FLASH3_bias_DEFAULT       0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: AMP_cascode_bias [15:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_AMP_cascode_bias_MASK     0x0000c000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_AMP_cascode_bias_SHIFT    14
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_AMP_cascode_bias_DEFAULT  0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: MDAC3_AMP_bias [13:11] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_MDAC3_AMP_bias_MASK       0x00003800
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_MDAC3_AMP_bias_SHIFT      11
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_MDAC3_AMP_bias_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: MDAC2_AMP_bias [10:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_MDAC2_AMP_bias_MASK       0x00000700
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_MDAC2_AMP_bias_SHIFT      8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_MDAC2_AMP_bias_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: RESERVED_MDAC1_AMP_bias [07:05] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_RESERVED_MDAC1_AMP_bias_MASK 0x000000e0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_RESERVED_MDAC1_AMP_bias_SHIFT 5
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_RESERVED_MDAC1_AMP_bias_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: SHA_AMP_bias [04:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_SHA_AMP_bias_MASK         0x0000001c
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_SHA_AMP_bias_SHIFT        2
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_SHA_AMP_bias_DEFAULT      0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL3 :: BUFFER_bias [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_BUFFER_bias_MASK          0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_BUFFER_bias_SHIFT         0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL3_BUFFER_bias_DEFAULT       0x00000000

/***************************************************************************
 *ADC1_CNTL4 - adc1_cntl4
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: Test_mux_select [31:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Test_mux_select_MASK      0xf0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Test_mux_select_SHIFT     28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Test_mux_select_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: CALDAC_output_current [27:25] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_output_current_MASK 0x0e000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_output_current_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_output_current_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: CALDAC_data_sync [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_data_sync_MASK     0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_data_sync_SHIFT    24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_data_sync_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: CALDAC_clock_divide [23:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_clock_divide_MASK  0x00e00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_clock_divide_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_clock_divide_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: CALDAC_clock_phase [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_clock_phase_MASK   0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_clock_phase_SHIFT  20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_clock_phase_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: CALDAC_data_shuffle [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_data_shuffle_MASK  0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_data_shuffle_SHIFT 19
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_CALDAC_data_shuffle_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: FLASH6_timing_control [18:15] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_FLASH6_timing_control_MASK 0x00078000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_FLASH6_timing_control_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_FLASH6_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: MDAC3_FLASH3_timing_control [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_MDAC3_FLASH3_timing_control_MASK 0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_MDAC3_FLASH3_timing_control_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_MDAC3_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: MDAC2_FLASH3_timing_control [11:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_MDAC2_FLASH3_timing_control_MASK 0x00000e00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_MDAC2_FLASH3_timing_control_SHIFT 9
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_MDAC2_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: RESERVED_MDAC1_FLASH3_timing_control [08:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_MASK 0x000001c0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_SHIFT 6
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: Non_overlap_time [05:03] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Non_overlap_time_MASK     0x00000038
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Non_overlap_time_SHIFT    3
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Non_overlap_time_DEFAULT  0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: SHA_sampling_mode [02:01] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_SHA_sampling_mode_MASK    0x00000006
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_SHA_sampling_mode_SHIFT   1
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_SHA_sampling_mode_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL4 :: Clock_level_shifter_mode [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Clock_level_shifter_mode_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Clock_level_shifter_mode_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL4_Clock_level_shifter_mode_DEFAULT 0x00000000

/***************************************************************************
 *ADC1_CNTL5 - adc1_cntl5
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: Reserved_R5_bit31 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_Reserved_R5_bit31_MASK    0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_Reserved_R5_bit31_SHIFT   31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_Reserved_R5_bit31_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_cur_bias_Slice0 [30:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_MASK 0x70000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_reg_Vref_Slice0 [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_loop_Rz_Slice0 [25:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_loop_Rz_Slice0_MASK 0x03000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_loop_Rz_Slice0_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_loop_Rz_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_loop_pCasc_Slice0 [23:22] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_MASK 0x00c00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_SHIFT 22
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_HalfCur_Slice0 [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_MASK 0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_PD_Slice0 [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_PD_Slice0_MASK 0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_PD_Slice0_SHIFT 20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_PD_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_INTSTG_BUF_mode_Slice0 [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_mode_Slice0_MASK 0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_mode_Slice0_SHIFT 19
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_INTSTG_BUF_mode_Slice0_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_SAR_thres_Slice0 [18:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_thres_Slice0_MASK 0x00060000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_thres_Slice0_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_thres_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_SAR_en_offset_Slice0 [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_en_offset_Slice0_MASK 0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_en_offset_Slice0_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_en_offset_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_SAR_offset_270_Slice0 [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_270_Slice0_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_270_Slice0_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_270_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_SAR_offset_180_Slice0 [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_180_Slice0_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_180_Slice0_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_180_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_SAR_offset_90_Slice0 [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_90_Slice0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_90_Slice0_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_90_Slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL5 :: cntl_SAR_offset_0_Slice0 [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_0_Slice0_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_0_Slice0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL5_cntl_SAR_offset_0_Slice0_DEFAULT 0x00000000

/***************************************************************************
 *ADC1_CNTL6 - adc1_cntl6
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: Spare_r6_slice0 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_Spare_r6_slice0_MASK      0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_Spare_r6_slice0_SHIFT     31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_Spare_r6_slice0_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: cntl_cmi_extb_slice0 [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_cmi_extb_slice0_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_cmi_extb_slice0_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_cmi_extb_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: cntl_test_en_slice0 [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_test_en_slice0_MASK  0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_test_en_slice0_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_test_en_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: cntl_caldac_en_slice0 [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_caldac_en_slice0_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_caldac_en_slice0_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_caldac_en_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: Spare_reg_slice0 [27:18] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_Spare_reg_slice0_MASK     0x0ffc0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_Spare_reg_slice0_SHIFT    18
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_Spare_reg_slice0_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: cntl_buf_sleep_slice0 [17:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_buf_sleep_slice0_MASK 0x00030000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_buf_sleep_slice0_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_cntl_buf_sleep_slice0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL6 :: RESERVED_Slice0_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_RESERVED_Slice0_MDAC1_calibration_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_RESERVED_Slice0_MDAC1_calibration_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL6_RESERVED_Slice0_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC1_CNTL7 - adc1_cntl7
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: Reserved_adc [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_Reserved_adc_MASK         0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_Reserved_adc_SHIFT        31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_Reserved_adc_DEFAULT      0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_MDACFS_REF_0VrefP_1BG [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_INTSTG_BUF_Main_cur [29:27] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_INTSTG_BUF_Main_cur_MASK 0x38000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_INTSTG_BUF_Main_cur_SHIFT 27
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_INTSTG_BUF_Main_cur_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_pd_each [26:23] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_pd_each_MASK     0x07800000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_pd_each_SHIFT    23
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_pd_each_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_tck_dly [22:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_tck_dly_MASK     0x00700000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_tck_dly_SHIFT    20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_tck_dly_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_dly_CDAC_nov_both_slices [19:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_MASK 0x000e0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_INTSTG_BUF_Amp_cur [16:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_INTSTG_BUF_Amp_cur_MASK 0x0001c000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_INTSTG_BUF_Amp_cur_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_INTSTG_BUF_Amp_cur_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_ber_en [13:13] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_ber_en_MASK      0x00002000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_ber_en_SHIFT     13
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_ber_en_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_ber_dly [12:10] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_ber_dly_MASK     0x00001c00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_ber_dly_SHIFT    10
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_ber_dly_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_adc_rez [09:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_adc_rez_MASK     0x00000300
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_adc_rez_SHIFT    8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_adc_rez_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_comp_dly [07:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_comp_dly_MASK    0x000000fc
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_comp_dly_SHIFT   2
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_comp_dly_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL7 :: cntl_SAR_dly_mode [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_dly_mode_MASK    0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_dly_mode_SHIFT   0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL7_cntl_SAR_dly_mode_DEFAULT 0x00000003

/***************************************************************************
 *ADC1_CNTL8 - adc1_cntl8
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: dly_cntl_enable_BOTH_SLICES [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_enable_BOTH_SLICES_MASK 0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_enable_BOTH_SLICES_SHIFT 31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_enable_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: dly_cntl_overwrite_BOTH_SLICES [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_overwrite_BOTH_SLICES_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_overwrite_BOTH_SLICES_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_overwrite_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: dly_cntl_resetb_BOTH_SLICES [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_resetb_BOTH_SLICES_MASK 0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_resetb_BOTH_SLICES_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_resetb_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: dly_cntl_fine_BOTH_SLICES [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_fine_BOTH_SLICES_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_fine_BOTH_SLICES_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_dly_cntl_fine_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: cntl_SAR_cvar_270_Slice0 [27:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_270_Slice0_MASK 0x0fe00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_270_Slice0_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_270_Slice0_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: cntl_SAR_cvar_180_Slice0 [20:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_180_Slice0_MASK 0x001fc000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_180_Slice0_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_180_Slice0_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: cntl_SAR_cvar_90_Slice0 [13:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_90_Slice0_MASK 0x00003f80
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_90_Slice0_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_90_Slice0_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL8 :: cntl_SAR_cvar_0_Slice0 [06:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_0_Slice0_MASK 0x0000007f
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_0_Slice0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL8_cntl_SAR_cvar_0_Slice0_DEFAULT 0x00000054

/***************************************************************************
 *ADC1_CNTL9 - adc1_cntl9
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: Spare_r6_slice1 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_Spare_r6_slice1_MASK      0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_Spare_r6_slice1_SHIFT     31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_Spare_r6_slice1_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: cntl_cmi_extb_slice1 [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_cmi_extb_slice1_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_cmi_extb_slice1_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_cmi_extb_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: cntl_test_en_slice1 [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_test_en_slice1_MASK  0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_test_en_slice1_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_test_en_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: cntl_caldac_en_slice1 [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_caldac_en_slice1_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_caldac_en_slice1_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_caldac_en_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: Spare_reg_slice1 [27:18] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_Spare_reg_slice1_MASK     0x0ffc0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_Spare_reg_slice1_SHIFT    18
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_Spare_reg_slice1_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: cntl_buf_sleep_slice1 [17:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_buf_sleep_slice1_MASK 0x00030000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_buf_sleep_slice1_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_cntl_buf_sleep_slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL9 :: RESERVED_Slice1_MDAC1_calibration_15_0 [15:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_MASK 0x0000ffff
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC1_CNTL10 - adc1_cntl10
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L1_main_slice1 [31:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_main_slice1_MASK 0xf0000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_main_slice1_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_main_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L1_sub_slice1 [27:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_sub_slice1_MASK 0x0f000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_sub_slice1_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_sub_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L0_main_slice1 [23:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_main_slice1_MASK 0x00f00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_main_slice1_SHIFT 20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_main_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L0_sub_slice1 [19:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_sub_slice1_MASK 0x000f0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_sub_slice1_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_sub_slice1_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L1_main_slice0 [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_main_slice0_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_main_slice0_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_main_slice0_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L1_sub_slice0 [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_sub_slice0_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_sub_slice0_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L1_sub_slice0_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L0_main_slice0 [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_main_slice0_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_main_slice0_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_main_slice0_DEFAULT 0x00000007

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL10 :: dly_cntl_L0_sub_slice0 [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_sub_slice0_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_sub_slice0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL10_dly_cntl_L0_sub_slice0_DEFAULT 0x00000007

/***************************************************************************
 *ADC1_CNTL11 - adc1_cntl11
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: reserved_r11 [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_reserved_r11_MASK        0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_reserved_r11_SHIFT       31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_reserved_r11_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_cur_bias_Slice1 [30:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_MASK 0x70000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_DEFAULT 0x00000004

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_reg_Vref [27:26] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_reg_Vref_MASK 0x0c000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_reg_Vref_SHIFT 26
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_reg_Vref_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_loop_Rz_Slice1 [25:24] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_loop_Rz_Slice1_MASK 0x03000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_loop_Rz_Slice1_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_loop_Rz_Slice1_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_loop_pCasc_Slice1 [23:22] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_MASK 0x00c00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_SHIFT 22
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_HalfCur_Slice1 [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_MASK 0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_PD_Slice1 [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_PD_Slice1_MASK 0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_PD_Slice1_SHIFT 20
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_PD_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_INTSTG_BUF_mode_Slice1 [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_mode_Slice1_MASK 0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_mode_Slice1_SHIFT 19
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_INTSTG_BUF_mode_Slice1_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_SAR_thres_Slice1 [18:17] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_thres_Slice1_MASK 0x00060000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_thres_Slice1_SHIFT 17
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_thres_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_SAR_en_offset_Slice1 [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_en_offset_Slice1_MASK 0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_en_offset_Slice1_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_en_offset_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_SAR_offset_270_Slice1 [15:12] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_270_Slice1_MASK 0x0000f000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_270_Slice1_SHIFT 12
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_270_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_SAR_offset_180_Slice1 [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_180_Slice1_MASK 0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_180_Slice1_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_180_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_SAR_offset_90_Slice1 [07:04] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_90_Slice1_MASK 0x000000f0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_90_Slice1_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_90_Slice1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL11 :: cntl_SAR_offset_0_Slice1 [03:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_0_Slice1_MASK 0x0000000f
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_0_Slice1_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL11_cntl_SAR_offset_0_Slice1_DEFAULT 0x00000000

/***************************************************************************
 *ADC1_CNTL12 - adc1_cntl12
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: Reserved_spare_CLKGEN [31:16] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_Reserved_spare_CLKGEN_MASK 0xffff0000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_Reserved_spare_CLKGEN_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_Reserved_spare_CLKGEN_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: tnov_cntl_pclk_1p5 [15:13] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_tnov_cntl_pclk_1p5_MASK  0x0000e000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_tnov_cntl_pclk_1p5_SHIFT 13
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_tnov_cntl_pclk_1p5_DEFAULT 0x00000003

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: cal_fine_dly_1p5 [12:10] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_fine_dly_1p5_MASK    0x00001c00
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_fine_dly_1p5_SHIFT   10
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_fine_dly_1p5_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: cal_5G_edge_1p5 [09:09] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_5G_edge_1p5_MASK     0x00000200
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_5G_edge_1p5_SHIFT    9
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_5G_edge_1p5_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: cal_Fin_sel_1p5 [08:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_Fin_sel_1p5_MASK     0x00000180
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_Fin_sel_1p5_SHIFT    7
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_Fin_sel_1p5_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: cal_EN_1p5 [06:06] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_EN_1p5_MASK          0x00000040
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_EN_1p5_SHIFT         6
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_cal_EN_1p5_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: CK5G_dly_cntl_1p5 [05:02] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_CK5G_dly_cntl_1p5_MASK   0x0000003c
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_CK5G_dly_cntl_1p5_SHIFT  2
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_CK5G_dly_cntl_1p5_DEFAULT 0x00000008

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL12 :: CAL_res_cntl [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_CAL_res_cntl_MASK        0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_CAL_res_cntl_SHIFT       0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL12_CAL_res_cntl_DEFAULT     0x00000000

/***************************************************************************
 *ADC1_CNTL13 - adc1_cntl13
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: dly_cntl_enable_Slice1_NOTUSED [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_enable_Slice1_NOTUSED_MASK 0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_enable_Slice1_NOTUSED_SHIFT 31
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_enable_Slice1_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: dly_cntl_overwrite_NOTUSED [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_overwrite_NOTUSED_MASK 0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_overwrite_NOTUSED_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_overwrite_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: dly_cntl_resetb_NOTUSED [29:29] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_resetb_NOTUSED_MASK 0x20000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_resetb_NOTUSED_SHIFT 29
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_resetb_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: dly_cntl_fine_NOTUSED [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_fine_NOTUSED_MASK 0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_fine_NOTUSED_SHIFT 28
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_dly_cntl_fine_NOTUSED_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: cntl_SAR_cvar_270_Slice1 [27:21] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_270_Slice1_MASK 0x0fe00000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_270_Slice1_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_270_Slice1_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: cntl_SAR_cvar_180_Slice1 [20:14] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_180_Slice1_MASK 0x001fc000
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_180_Slice1_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_180_Slice1_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: cntl_SAR_cvar_90_Slice1 [13:07] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_90_Slice1_MASK 0x00003f80
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_90_Slice1_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_90_Slice1_DEFAULT 0x00000054

/* AIF_WB_ODU_ANA_1 :: ADC1_CNTL13 :: cntl_SAR_cvar_0_Slice1 [06:00] */
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_0_Slice1_MASK 0x0000007f
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_0_Slice1_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_ADC1_CNTL13_cntl_SAR_cvar_0_Slice1_DEFAULT 0x00000054

/***************************************************************************
 *PLL_CNTL0 - pll_cntl0
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: Reserved_i_pll_cntl0_31_23 [31:23] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_31_23_MASK 0xff800000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_31_23_SHIFT 23
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_31_23_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_test_enable [22:22] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_test_enable_MASK       0x00400000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_test_enable_SHIFT      22
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_test_enable_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_pdiv_4b [21:18] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_pdiv_4b_MASK           0x003c0000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_pdiv_4b_SHIFT          18
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_pdiv_4b_DEFAULT        0x00000001

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_test_sel_3b [17:15] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_test_sel_3b_MASK       0x00038000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_test_sel_3b_SHIFT      15
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_test_sel_3b_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_output_sel_3b [14:12] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_output_sel_3b_MASK     0x00007000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_output_sel_3b_SHIFT    12
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_output_sel_3b_DEFAULT  0x00000001

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_kp_4b [11:08] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_kp_4b_MASK             0x00000f00
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_kp_4b_SHIFT            8
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_kp_4b_DEFAULT          0x00000005

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: Reserved_i_pll_cntl0_7 [07:07] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_7_MASK 0x00000080
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_7_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_7_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_ki_3b [06:04] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_ki_3b_MASK             0x00000070
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_ki_3b_SHIFT            4
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_ki_3b_DEFAULT          0x00000003

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: Reserved_i_pll_cntl0_3_1 [03:01] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_MASK 0x0000000e
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_SHIFT 1
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL0 :: pll_refclk_sel [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_refclk_sel_MASK        0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_refclk_sel_SHIFT       0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL0_pll_refclk_sel_DEFAULT     0x00000001

/***************************************************************************
 *PLL_CNTL1 - pll_cntl1
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL1 :: Reserved_i_pll_cntl1_31_30 [31:30] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_MASK 0xc0000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_SHIFT 30
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL1 :: Reserved_i_pll_cntl1_29_10 [29:10] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_MASK 0x3ffffc00
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_SHIFT 10
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL1 :: pll_ndiv_int_10b [09:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_pll_ndiv_int_10b_MASK      0x000003ff
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_pll_ndiv_int_10b_SHIFT     0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL1_pll_ndiv_int_10b_DEFAULT   0x00000032

/***************************************************************************
 *PLL_CNTL2 - pll_cntl2
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: t2d_offset [31:29] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_t2d_offset_MASK            0xe0000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_t2d_offset_SHIFT           29
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_t2d_offset_DEFAULT         0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: bb_enable [28:28] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_bb_enable_MASK             0x10000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_bb_enable_SHIFT            28
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_bb_enable_DEFAULT          0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: dco_bias_boost [27:27] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_bias_boost_MASK        0x08000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_bias_boost_SHIFT       27
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_bias_boost_DEFAULT     0x00000001

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: dco_div2_div4 [26:26] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_div2_div4_MASK         0x04000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_div2_div4_SHIFT        26
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_div2_div4_DEFAULT      0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: dco_enable [25:25] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_enable_MASK            0x02000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_enable_SHIFT           25
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_enable_DEFAULT         0x00000001

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: state_update [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_update_MASK          0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_update_SHIFT         24
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_update_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: state_sel [23:21] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_sel_MASK             0x00e00000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_sel_SHIFT            21
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_sel_DEFAULT          0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: state_mode [20:19] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_mode_MASK            0x00180000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_mode_SHIFT           19
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_mode_DEFAULT         0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: state_reset [18:18] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_reset_MASK           0x00040000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_reset_SHIFT          18
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_state_reset_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: dco_dac_sel [17:17] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_sel_MASK           0x00020000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_sel_SHIFT          17
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_sel_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: dco_dac_bypass [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_bypass_MASK        0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_bypass_SHIFT       16
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_bypass_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL2 :: dco_dac_ctrl [15:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_ctrl_MASK          0x0000ffff
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_ctrl_SHIFT         0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL2_dco_dac_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *PLL_CNTL3 - pll_cntl3
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: pll_ctrl_b63_b54 [31:22] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_pll_ctrl_b63_b54_MASK      0xffc00000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_pll_ctrl_b63_b54_SHIFT     22
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_pll_ctrl_b63_b54_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: o_fref_disable [21:21] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_o_fref_disable_MASK        0x00200000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_o_fref_disable_SHIFT       21
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_o_fref_disable_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: vco_post_mux_en [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_vco_post_mux_en_MASK       0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_vco_post_mux_en_SHIFT      20
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_vco_post_mux_en_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: ki_boost [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ki_boost_MASK              0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ki_boost_SHIFT             19
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ki_boost_DEFAULT           0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: refd2c_bias [18:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_refd2c_bias_MASK           0x00070000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_refd2c_bias_SHIFT          16
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_refd2c_bias_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: en_50ohm [15:15] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_en_50ohm_MASK              0x00008000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_en_50ohm_SHIFT             15
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_en_50ohm_DEFAULT           0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: ki_startlow [14:14] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ki_startlow_MASK           0x00004000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ki_startlow_SHIFT          14
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ki_startlow_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: ref_diff_sel [13:13] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ref_diff_sel_MASK          0x00002000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ref_diff_sel_SHIFT         13
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_ref_diff_sel_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: byp1_enable [12:12] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_byp1_enable_MASK           0x00001000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_byp1_enable_SHIFT          12
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_byp1_enable_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: byp0_enable [11:11] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_byp0_enable_MASK           0x00000800
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_byp0_enable_SHIFT          11
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_byp0_enable_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: post_reset_mode [10:09] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_post_reset_mode_MASK       0x00000600
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_post_reset_mode_SHIFT      9
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_post_reset_mode_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: pwm_ctrl [08:07] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_pwm_ctrl_MASK              0x00000180
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_pwm_ctrl_SHIFT             7
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_pwm_ctrl_DEFAULT           0x00000002

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: kpp [06:03] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_kpp_MASK                   0x00000078
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_kpp_SHIFT                  3
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_kpp_DEFAULT                0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: t2d_clk_sel [02:02] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_clk_sel_MASK           0x00000004
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_clk_sel_SHIFT          2
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_clk_sel_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: t2d_clk_enable [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_clk_enable_MASK        0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_clk_enable_SHIFT       1
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_clk_enable_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL3 :: t2d_offset [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_offset_MASK            0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_offset_SHIFT           0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL3_t2d_offset_DEFAULT         0x00000000

/***************************************************************************
 *PLL_CNTL4 - pll_cntl4
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL4 :: Reserved_i_pll_cntl4_31_16 [31:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_MASK 0xffff0000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL4 :: Reserved_i_pll_cntl4_15_6 [15:06] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_MASK 0x0000ffc0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_SHIFT 6
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL4 :: pll_ldo_ctrl_6b [05:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_pll_ldo_ctrl_6b_MASK       0x0000003f
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_pll_ldo_ctrl_6b_SHIFT      0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL4_pll_ldo_ctrl_6b_DEFAULT    0x00000000

/***************************************************************************
 *PLL_CNTL5 - pll_cntl5
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL5 :: Reserved_i_pll_cntl5_31_25 [31:25] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_MASK 0xfe000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL5 :: pll_mdel_ch_6b [24:19] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_mdel_ch_6b_MASK        0x01f80000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_mdel_ch_6b_SHIFT       19
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_mdel_ch_6b_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL5 :: pll_byp_en_ch_6b [18:13] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_byp_en_ch_6b_MASK      0x0007e000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_byp_en_ch_6b_SHIFT     13
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_byp_en_ch_6b_DEFAULT   0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL5 :: pll_hold_ch_all [12:12] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_hold_ch_all_MASK       0x00001000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_hold_ch_all_SHIFT      12
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_hold_ch_all_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL5 :: pll_hold_ch_6b [11:06] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_hold_ch_6b_MASK        0x00000fc0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_hold_ch_6b_SHIFT       6
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_hold_ch_6b_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL5 :: pll_enableb_ch_6b [05:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_enableb_ch_6b_MASK     0x0000003f
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_enableb_ch_6b_SHIFT    0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL5_pll_enableb_ch_6b_DEFAULT  0x0000003f

/***************************************************************************
 *PLL_CNTL6 - pll_cntl6
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL6 :: pll_ch3_mdiv_8b [31:24] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch3_mdiv_8b_MASK       0xff000000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch3_mdiv_8b_SHIFT      24
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch3_mdiv_8b_DEFAULT    0x00000008

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL6 :: pll_ch2_mdiv_8b [23:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch2_mdiv_8b_MASK       0x00ff0000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch2_mdiv_8b_SHIFT      16
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch2_mdiv_8b_DEFAULT    0x00000008

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL6 :: pll_ch1_mdiv_8b [15:08] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch1_mdiv_8b_MASK       0x0000ff00
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch1_mdiv_8b_SHIFT      8
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch1_mdiv_8b_DEFAULT    0x00000008

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL6 :: pll_ch0_mdiv_8b [07:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch0_mdiv_8b_MASK       0x000000ff
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch0_mdiv_8b_SHIFT      0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL6_pll_ch0_mdiv_8b_DEFAULT    0x00000008

/***************************************************************************
 *PLL_CNTL7 - pll_cntl7
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_CNTL7 :: Reserved_i_pll_cntl7_31_16 [31:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_MASK 0xffff0000
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_SHIFT 16
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL7 :: pll_ch5_mdiv_8b [15:08] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_pll_ch5_mdiv_8b_MASK       0x0000ff00
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_pll_ch5_mdiv_8b_SHIFT      8
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_pll_ch5_mdiv_8b_DEFAULT    0x00000008

/* AIF_WB_ODU_ANA_1 :: PLL_CNTL7 :: pll_ch4_mdiv_8b [07:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_pll_ch4_mdiv_8b_MASK       0x000000ff
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_pll_ch4_mdiv_8b_SHIFT      0
#define BCHP_AIF_WB_ODU_ANA_1_PLL_CNTL7_pll_ch4_mdiv_8b_DEFAULT    0x00000008

/***************************************************************************
 *SYS_CNTL0 - sys_cntl0
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: RFFE0_pwrup [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_RFFE0_pwrup_MASK           0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_RFFE0_pwrup_SHIFT          31
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_RFFE0_pwrup_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: RFFE0_agc_rstb [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_RFFE0_agc_rstb_MASK        0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_RFFE0_agc_rstb_SHIFT       30
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_RFFE0_agc_rstb_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: Reserved_i_sys_cntl0_29_21 [29:21] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_Reserved_i_sys_cntl0_29_21_MASK 0x3fe00000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_Reserved_i_sys_cntl0_29_21_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_Reserved_i_sys_cntl0_29_21_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: ADC_digisum_resetb [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_digisum_resetb_MASK    0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_digisum_resetb_SHIFT   20
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_digisum_resetb_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: ADC_clkgen_resetb [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_clkgen_resetb_MASK     0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_clkgen_resetb_SHIFT    19
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_clkgen_resetb_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: ADC_resetb [18:18] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_resetb_MASK            0x00040000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_resetb_SHIFT           18
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_resetb_DEFAULT         0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: pll_post_resetb [17:17] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_post_resetb_MASK       0x00020000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_post_resetb_SHIFT      17
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_post_resetb_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: pll_resetb [16:16] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_resetb_MASK            0x00010000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_resetb_SHIFT           16
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_resetb_DEFAULT         0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: Reserved_i_sys_cntl0_15_5 [15:05] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_Reserved_i_sys_cntl0_15_5_MASK 0x0000ffe0
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_Reserved_i_sys_cntl0_15_5_SHIFT 5
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_Reserved_i_sys_cntl0_15_5_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: ADC_power_up [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_power_up_MASK          0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_power_up_SHIFT         4
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_power_up_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: ADC_clock_power_up [03:03] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_clock_power_up_MASK    0x00000008
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_clock_power_up_SHIFT   3
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_clock_power_up_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: ADC_bandgap_power_up [02:02] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_bandgap_power_up_MASK  0x00000004
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_bandgap_power_up_SHIFT 2
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_ADC_bandgap_power_up_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: pll_pwron [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_pwron_MASK             0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_pwron_SHIFT            1
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_pwron_DEFAULT          0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL0 :: pll_ldo_pwron [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_ldo_pwron_MASK         0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_ldo_pwron_SHIFT        0
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL0_pll_ldo_pwron_DEFAULT      0x00000000

/***************************************************************************
 *SYS_CNTL1 - sys_cntl1
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: RFFE1_pwrup [31:31] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_RFFE1_pwrup_MASK           0x80000000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_RFFE1_pwrup_SHIFT          31
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_RFFE1_pwrup_DEFAULT        0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: RFFE1_agc_rstb [30:30] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_RFFE1_agc_rstb_MASK        0x40000000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_RFFE1_agc_rstb_SHIFT       30
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_RFFE1_agc_rstb_DEFAULT     0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: Reserved_i_sys_cntl0_29_21 [29:21] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_29_21_MASK 0x3fe00000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_29_21_SHIFT 21
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_29_21_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: ADC_digisum_resetb [20:20] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_digisum_resetb_MASK    0x00100000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_digisum_resetb_SHIFT   20
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_digisum_resetb_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: ADC_clkgen_resetb [19:19] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_clkgen_resetb_MASK     0x00080000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_clkgen_resetb_SHIFT    19
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_clkgen_resetb_DEFAULT  0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: ADC_resetb [18:18] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_resetb_MASK            0x00040000
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_resetb_SHIFT           18
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_resetb_DEFAULT         0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: Reserved_i_sys_cntl0_17_5 [17:05] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_17_5_MASK 0x0003ffe0
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_17_5_SHIFT 5
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_17_5_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: ADC_power_up [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_power_up_MASK          0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_power_up_SHIFT         4
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_power_up_DEFAULT       0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: ADC_clock_power_up [03:03] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_clock_power_up_MASK    0x00000008
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_clock_power_up_SHIFT   3
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_clock_power_up_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: ADC_bandgap_power_up [02:02] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_bandgap_power_up_MASK  0x00000004
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_bandgap_power_up_SHIFT 2
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_ADC_bandgap_power_up_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: SYS_CNTL1 :: Reserved_i_sys_cntl0_1_0 [01:00] */
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_1_0_MASK 0x00000003
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_1_0_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_SYS_CNTL1_Reserved_i_sys_cntl0_1_0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_STAT - pll_stat
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PLL_STAT :: PLL_status_output_register [31:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PLL_STAT_PLL_status_output_register_MASK 0xffffffff
#define BCHP_AIF_WB_ODU_ANA_1_PLL_STAT_PLL_status_output_register_SHIFT 0

/***************************************************************************
 *CLK_CTRL_IN0 - clk_ctrl
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: reserved0 [31:09] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved0_MASK          0xfffffe00
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved0_SHIFT         9

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: rstn_micro_clk [08:08] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_rstn_micro_clk_MASK     0x00000100
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_rstn_micro_clk_SHIFT    8
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_rstn_micro_clk_DEFAULT  0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: reserved_for_eco1 [07:07] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved_for_eco1_MASK  0x00000080
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved_for_eco1_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: pll_isolation_en [06:06] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_pll_isolation_en_MASK   0x00000040
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_pll_isolation_en_SHIFT  6
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_pll_isolation_en_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: wbadc_clk_out_enable [05:05] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_out_enable_MASK 0x00000020
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_out_enable_SHIFT 5
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_out_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: wbadc_clk_misc_enable [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_misc_enable_MASK 0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_misc_enable_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_misc_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: wbadc_clk_corr_enable [03:03] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_corr_enable_MASK 0x00000008
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_corr_enable_SHIFT 3
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_corr_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: reserved_for_eco2 [02:02] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved_for_eco2_MASK  0x00000004
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved_for_eco2_SHIFT 2
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: wbadc_clk_nr_enable [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_nr_enable_MASK 0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_nr_enable_SHIFT 1
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_nr_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN0 :: wbadc_clk_mdac_enable [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_mdac_enable_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_mdac_enable_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN0_wbadc_clk_mdac_enable_DEFAULT 0x00000001

/***************************************************************************
 *CLK_CTRL_IN1 - clk_ctrl
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: reserved0 [31:09] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved0_MASK          0xfffffe00
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved0_SHIFT         9

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: rstn_micro_clk [08:08] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_rstn_micro_clk_MASK     0x00000100
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_rstn_micro_clk_SHIFT    8
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_rstn_micro_clk_DEFAULT  0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: reserved_for_eco1 [07:07] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved_for_eco1_MASK  0x00000080
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved_for_eco1_SHIFT 7
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: pll_isolation_en [06:06] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_pll_isolation_en_MASK   0x00000040
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_pll_isolation_en_SHIFT  6
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_pll_isolation_en_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: wbadc_clk_out_enable [05:05] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_out_enable_MASK 0x00000020
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_out_enable_SHIFT 5
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_out_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: wbadc_clk_misc_enable [04:04] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_misc_enable_MASK 0x00000010
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_misc_enable_SHIFT 4
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_misc_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: wbadc_clk_corr_enable [03:03] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_corr_enable_MASK 0x00000008
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_corr_enable_SHIFT 3
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_corr_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: reserved_for_eco2 [02:02] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved_for_eco2_MASK  0x00000004
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved_for_eco2_SHIFT 2
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: wbadc_clk_nr_enable [01:01] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_nr_enable_MASK 0x00000002
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_nr_enable_SHIFT 1
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_nr_enable_DEFAULT 0x00000001

/* AIF_WB_ODU_ANA_1 :: CLK_CTRL_IN1 :: wbadc_clk_mdac_enable [00:00] */
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_mdac_enable_MASK 0x00000001
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_mdac_enable_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_CLK_CTRL_IN1_wbadc_clk_mdac_enable_DEFAULT 0x00000001

/***************************************************************************
 *PGA_GAIN_IN0 - pga_gain
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: reserved_for_eco0 [31:25] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_reserved_for_eco0_MASK  0xfe000000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_reserved_for_eco0_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: pga_gain_ext_override [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_ext_override_MASK 0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_ext_override_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_ext_override_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: pga_gain_ext [23:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_ext_MASK       0x00ff0000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_ext_SHIFT      16
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_ext_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_reserved_for_eco1_MASK  0x00008000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_reserved_for_eco1_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: pga_gain_int_override [14:14] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_int_override_MASK 0x00004000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_int_override_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_int_override_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: pga_gain_lna_out_int [13:08] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_lna_out_int_MASK 0x00003f00
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_lna_out_int_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_lna_out_int_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN0 :: pga_gain_lna_in_int [07:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_lna_in_int_MASK 0x000000ff
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_lna_in_int_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN0_pga_gain_lna_in_int_DEFAULT 0x00000000

/***************************************************************************
 *PGA_GAIN_IN1 - pga_gain
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: reserved_for_eco0 [31:25] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_reserved_for_eco0_MASK  0xfe000000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_reserved_for_eco0_SHIFT 25
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: pga_gain_ext_override [24:24] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_ext_override_MASK 0x01000000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_ext_override_SHIFT 24
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_ext_override_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: pga_gain_ext [23:16] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_ext_MASK       0x00ff0000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_ext_SHIFT      16
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_ext_DEFAULT    0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: reserved_for_eco1 [15:15] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_reserved_for_eco1_MASK  0x00008000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_reserved_for_eco1_SHIFT 15
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: pga_gain_int_override [14:14] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_int_override_MASK 0x00004000
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_int_override_SHIFT 14
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_int_override_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: pga_gain_lna_out_int [13:08] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_lna_out_int_MASK 0x00003f00
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_lna_out_int_SHIFT 8
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_lna_out_int_DEFAULT 0x00000000

/* AIF_WB_ODU_ANA_1 :: PGA_GAIN_IN1 :: pga_gain_lna_in_int [07:00] */
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_lna_in_int_MASK 0x000000ff
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_lna_in_int_SHIFT 0
#define BCHP_AIF_WB_ODU_ANA_1_PGA_GAIN_IN1_pga_gain_lna_in_int_DEFAULT 0x00000000

/***************************************************************************
 *SW_SPARE0 - sw_spare0
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: SW_SPARE0 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE0_sw_spare0_MASK             0xffffffff
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE0_sw_spare0_SHIFT            0
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE0_sw_spare0_DEFAULT          0x00000000

/***************************************************************************
 *SW_SPARE1 - sw_spare1
 ***************************************************************************/
/* AIF_WB_ODU_ANA_1 :: SW_SPARE1 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE1_sw_spare0_MASK             0xffffffff
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE1_sw_spare0_SHIFT            0
#define BCHP_AIF_WB_ODU_ANA_1_SW_SPARE1_sw_spare0_DEFAULT          0x00000000

#endif /* #ifndef BCHP_AIF_WB_ODU_ANA_1_H__ */

/* End of File */
