# Data General mN601 Grey-Box Queueing Model

## Quick Reference
| Spec | Value |
|------|-------|
| Manufacturer | Data General |
| Year | 1977 |
| Clock | 4.0 MHz |
| Data Width | 16-bit |
| Technology | NMOS |
| Architecture | microNova single-chip minicomputer |

## Validation Status
- **Status**: PASSED
- **CPI Error**: <5%
- **Last Validated**: 2026-01-30

## Model Overview
The Data General mN601 (microNova) was a single-chip implementation of Data General's Nova minicomputer architecture. It offered good performance for its time by bringing the proven Nova instruction set to a single-chip microprocessor, making it suitable for embedded systems and industrial control applications that previously required multi-chip minicomputer designs.

## Files
- `current/mn601_validated.py` - Active model
- `validation/mn601_validation.json` - Validation data
- `docs/mn601_architecture.md` - Architecture documentation
- `CHANGELOG.md` - Complete history
- `HANDOFF.md` - Current state and next steps
