<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='109' type='const char []'/>
<def f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='47' type='const char [20]'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='74' u='r' c='_ZN4llvm12RegAllocBase12seedLiveRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1117' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEEjRKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2459' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2468' u='r' c='_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3117' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
