Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 29 17:06:50 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DC_timing_summary_routed.rpt -rpx DC_timing_summary_routed.rpx
| Design       : DC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/iord_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 318 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.046   -25734.627                   1116                 1124        0.288        0.000                      0                 1124        4.500        0.000                       0                   563  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -38.046   -25734.627                   1116                 1124        0.288        0.000                      0                 1124        4.500        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1116  Failing Endpoints,  Worst Slack      -38.046ns,  Total Violation   -25734.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.046ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[5][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.010ns  (logic 18.570ns (38.680%)  route 29.440ns (61.320%))
  Logic Levels:           81  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=9 LUT4=4 LUT5=16 LUT6=27 MUXF7=5 MUXF8=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.662 r  Ctrl/MC/temp_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.662    Ctrl/MC/temp_reg[7]_i_6_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.776 r  Ctrl/MC/temp_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.776    Ctrl/MC/temp_reg[11]_i_12_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.890 r  Ctrl/MC/temp_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.890    Ctrl/MC/temp_reg[15]_i_6_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.004 r  Ctrl/MC/temp_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.004    Ctrl/States/temp_reg[19]_5[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.118 r  Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.118    Ctrl/MC/temp_reg[23]_9[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.232 r  Ctrl/MC/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.232    Ctrl/MC/temp_reg[26]_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.454 r  Ctrl/MC/temp_reg[31]_i_16/O[0]
                         net (fo=1, routed)           0.943    49.396    Ctrl/Acontrol/data7[28]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299    49.695 r  Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.427    50.122    Ctrl/Acontrol/temp[28]_i_7_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    50.246 r  Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    50.246    Ctrl/Acontrol/temp[28]_i_3_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    50.463 r  Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.462    50.925    Ctrl/States/temp_reg[31]_3[28]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.299    51.224 r  Ctrl/States/registers[0][28]_i_3/O
                         net (fo=2, routed)           0.275    51.499    DP/M2r_mux/RES[28]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    51.623 r  DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.456    52.079    DP/M2r_mux/registers[0][28]_i_2_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124    52.203 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.883    53.086    DP/Reg/wr_data[28]
    SLICE_X2Y44          FDRE                                         r  DP/Reg/registers_reg[5][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.519    14.860    DP/Reg/CLK
    SLICE_X2Y44          FDRE                                         r  DP/Reg/registers_reg[5][28]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)       -0.045    15.040    DP/Reg/registers_reg[5][28]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -53.086    
  -------------------------------------------------------------------
                         slack                                -38.046    

Slack (VIOLATED) :        -38.039ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.712ns  (logic 17.664ns (37.022%)  route 30.048ns (62.978%))
  Logic Levels:           75  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=9 LUT4=5 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.787 r  Ctrl/MC/temp_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.886    48.672    Ctrl/Acontrol/data7[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.302    48.974 r  Ctrl/Acontrol/temp[6]_i_5/O
                         net (fo=1, routed)           0.339    49.313    Ctrl/Acontrol/temp[6]_i_5_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124    49.437 r  Ctrl/Acontrol/temp[6]_i_2/O
                         net (fo=1, routed)           0.529    49.966    Ctrl/Acontrol/temp[6]_i_2_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124    50.090 r  Ctrl/Acontrol/temp[6]_i_1/O
                         net (fo=3, routed)           0.352    50.443    Ctrl/States/temp_reg[31]_3[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    50.567 r  Ctrl/States/registers[0][6]_i_3/O
                         net (fo=3, routed)           0.354    50.921    DP/M2r_mux/RES[6]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.124    51.045 r  DP/M2r_mux/registers[0][6]_i_2/O
                         net (fo=1, routed)           0.686    51.731    DP/M2r_mux/registers[0][6]_i_2_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.150    51.881 r  DP/M2r_mux/registers[0][6]_i_1/O
                         net (fo=17, routed)          0.907    52.788    DP/Reg/wr_data[6]
    SLICE_X8Y21          FDRE                                         r  DP/Reg/registers_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438    14.779    DP/Reg/CLK
    SLICE_X8Y21          FDRE                                         r  DP/Reg/registers_reg[4][6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.255    14.749    DP/Reg/registers_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -52.788    
  -------------------------------------------------------------------
                         slack                                -38.039    

Slack (VIOLATED) :        -38.004ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[8][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.977ns  (logic 18.570ns (38.706%)  route 29.407ns (61.294%))
  Logic Levels:           81  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=9 LUT4=4 LUT5=16 LUT6=27 MUXF7=5 MUXF8=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.662 r  Ctrl/MC/temp_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.662    Ctrl/MC/temp_reg[7]_i_6_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.776 r  Ctrl/MC/temp_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.776    Ctrl/MC/temp_reg[11]_i_12_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.890 r  Ctrl/MC/temp_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.890    Ctrl/MC/temp_reg[15]_i_6_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.004 r  Ctrl/MC/temp_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.004    Ctrl/States/temp_reg[19]_5[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.118 r  Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.118    Ctrl/MC/temp_reg[23]_9[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.232 r  Ctrl/MC/temp_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.232    Ctrl/MC/temp_reg[26]_i_6_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.454 r  Ctrl/MC/temp_reg[31]_i_16/O[0]
                         net (fo=1, routed)           0.943    49.396    Ctrl/Acontrol/data7[28]
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.299    49.695 r  Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.427    50.122    Ctrl/Acontrol/temp[28]_i_7_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I0_O)        0.124    50.246 r  Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    50.246    Ctrl/Acontrol/temp[28]_i_3_n_0
    SLICE_X5Y41          MUXF7 (Prop_muxf7_I1_O)      0.217    50.463 r  Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.462    50.925    Ctrl/States/temp_reg[31]_3[28]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.299    51.224 r  Ctrl/States/registers[0][28]_i_3/O
                         net (fo=2, routed)           0.275    51.499    DP/M2r_mux/RES[28]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124    51.623 r  DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.456    52.079    DP/M2r_mux/registers[0][28]_i_2_n_0
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124    52.203 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.851    53.054    DP/Reg/wr_data[28]
    SLICE_X2Y36          FDRE                                         r  DP/Reg/registers_reg[8][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.514    14.855    DP/Reg/CLK
    SLICE_X2Y36          FDRE                                         r  DP/Reg/registers_reg[8][28]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.030    15.050    DP/Reg/registers_reg[8][28]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -53.054    
  -------------------------------------------------------------------
                         slack                                -38.004    

Slack (VIOLATED) :        -37.960ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[8][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.858ns  (logic 17.836ns (37.269%)  route 30.022ns (62.731%))
  Logic Levels:           77  (CARRY4=13 DSP48E1=1 LUT2=1 LUT3=9 LUT4=4 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.662 r  Ctrl/MC/temp_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.662    Ctrl/MC/temp_reg[7]_i_6_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.776 r  Ctrl/MC/temp_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.776    Ctrl/MC/temp_reg[11]_i_12_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.890 r  Ctrl/MC/temp_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.890    Ctrl/MC/temp_reg[15]_i_6_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.112 r  Ctrl/MC/temp_reg[19]_i_12/O[0]
                         net (fo=1, routed)           0.947    49.059    Ctrl/Acontrol/data7[16]
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.299    49.358 r  Ctrl/Acontrol/temp[16]_i_2/O
                         net (fo=1, routed)           0.452    49.809    Ctrl/Acontrol/temp[16]_i_2_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124    49.933 r  Ctrl/Acontrol/temp[16]_i_1/O
                         net (fo=3, routed)           0.869    50.802    Ctrl/States/temp_reg[31]_3[16]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124    50.926 r  Ctrl/States/registers[0][16]_i_3/O
                         net (fo=2, routed)           0.182    51.108    DP/M2r_mux/RES[16]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124    51.232 r  DP/M2r_mux/registers[0][16]_i_2/O
                         net (fo=1, routed)           0.575    51.807    DP/M2r_mux/registers[0][16]_i_2_n_0
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124    51.931 r  DP/M2r_mux/registers[0][16]_i_1/O
                         net (fo=16, routed)          1.003    52.934    DP/Reg/wr_data[16]
    SLICE_X7Y37          FDRE                                         r  DP/Reg/registers_reg[8][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.513    14.854    DP/Reg/CLK
    SLICE_X7Y37          FDRE                                         r  DP/Reg/registers_reg[8][16]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)       -0.105    14.974    DP/Reg/registers_reg[8][16]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -52.934    
  -------------------------------------------------------------------
                         slack                                -37.960    

Slack (VIOLATED) :        -37.950ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.585ns  (logic 17.664ns (37.121%)  route 29.921ns (62.879%))
  Logic Levels:           75  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=9 LUT4=5 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.787 r  Ctrl/MC/temp_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.886    48.672    Ctrl/Acontrol/data7[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.302    48.974 r  Ctrl/Acontrol/temp[6]_i_5/O
                         net (fo=1, routed)           0.339    49.313    Ctrl/Acontrol/temp[6]_i_5_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124    49.437 r  Ctrl/Acontrol/temp[6]_i_2/O
                         net (fo=1, routed)           0.529    49.966    Ctrl/Acontrol/temp[6]_i_2_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124    50.090 r  Ctrl/Acontrol/temp[6]_i_1/O
                         net (fo=3, routed)           0.352    50.443    Ctrl/States/temp_reg[31]_3[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    50.567 r  Ctrl/States/registers[0][6]_i_3/O
                         net (fo=3, routed)           0.354    50.921    DP/M2r_mux/RES[6]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.124    51.045 r  DP/M2r_mux/registers[0][6]_i_2/O
                         net (fo=1, routed)           0.686    51.731    DP/M2r_mux/registers[0][6]_i_2_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.150    51.881 r  DP/M2r_mux/registers[0][6]_i_1/O
                         net (fo=17, routed)          0.780    52.661    DP/Reg/wr_data[6]
    SLICE_X9Y22          FDRE                                         r  DP/Reg/registers_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436    14.777    DP/Reg/CLK
    SLICE_X9Y22          FDRE                                         r  DP/Reg/registers_reg[3][6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)       -0.291    14.711    DP/Reg/registers_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -52.661    
  -------------------------------------------------------------------
                         slack                                -37.950    

Slack (VIOLATED) :        -37.927ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.874ns  (logic 18.180ns (37.975%)  route 29.694ns (62.025%))
  Logic Levels:           79  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=9 LUT4=4 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.662 r  Ctrl/MC/temp_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.662    Ctrl/MC/temp_reg[7]_i_6_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.776 r  Ctrl/MC/temp_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.776    Ctrl/MC/temp_reg[11]_i_12_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.890 r  Ctrl/MC/temp_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.890    Ctrl/MC/temp_reg[15]_i_6_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.004 r  Ctrl/MC/temp_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    48.004    Ctrl/States/temp_reg[19]_5[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.118 r  Ctrl/States/temp_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.118    Ctrl/MC/temp_reg[23]_9[0]
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.452 r  Ctrl/MC/temp_reg[26]_i_6/O[1]
                         net (fo=1, routed)           0.684    49.135    Ctrl/Acontrol/data7[25]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.303    49.438 r  Ctrl/Acontrol/temp[25]_i_3/O
                         net (fo=1, routed)           0.426    49.864    Ctrl/Acontrol/temp[25]_i_3_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.124    49.988 r  Ctrl/Acontrol/temp[25]_i_1/O
                         net (fo=3, routed)           0.810    50.799    Ctrl/States/temp_reg[31]_3[25]
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.124    50.923 r  Ctrl/States/registers[0][25]_i_3/O
                         net (fo=2, routed)           0.275    51.197    DP/M2r_mux/RES[25]
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124    51.321 r  DP/M2r_mux/registers[0][25]_i_2/O
                         net (fo=1, routed)           0.638    51.959    DP/M2r_mux/registers[0][25]_i_2_n_0
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.124    52.083 r  DP/M2r_mux/registers[0][25]_i_1/O
                         net (fo=16, routed)          0.867    52.950    DP/Reg/wr_data[25]
    SLICE_X4Y39          FDRE                                         r  DP/Reg/registers_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.515    14.856    DP/Reg/CLK
    SLICE_X4Y39          FDRE                                         r  DP/Reg/registers_reg[4][25]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)       -0.058    15.023    DP/Reg/registers_reg[4][25]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -52.950    
  -------------------------------------------------------------------
                         slack                                -37.927    

Slack (VIOLATED) :        -37.927ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[14][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.581ns  (logic 17.728ns (37.258%)  route 29.853ns (62.742%))
  Logic Levels:           76  (CARRY4=12 DSP48E1=1 LUT3=9 LUT4=5 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.673    46.628    Ctrl/MC/F_out_tmp[2]
    SLICE_X8Y34          LUT4 (Prop_lut4_I3_O)        0.124    46.752 r  Ctrl/MC/temp[2]_i_29/O
                         net (fo=1, routed)           0.000    46.752    Ctrl/MC/temp[2]_i_29_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    47.265 r  Ctrl/MC/temp_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.265    Ctrl/States/t__0_1[0]
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.382 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.382    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.499 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.499    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.718 r  Ctrl/States/temp_reg[15]_i_7/O[0]
                         net (fo=1, routed)           0.921    48.639    Ctrl/Acontrol/data6[12]
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.295    48.934 r  Ctrl/Acontrol/temp[12]_i_2/O
                         net (fo=1, routed)           0.433    49.367    Ctrl/Acontrol/temp[12]_i_2_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I1_O)        0.124    49.491 r  Ctrl/Acontrol/temp[12]_i_1/O
                         net (fo=3, routed)           1.006    50.497    Ctrl/States/temp_reg[31]_3[12]
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124    50.621 r  Ctrl/States/registers[0][12]_i_3/O
                         net (fo=2, routed)           0.324    50.945    DP/M2r_mux/RES[12]
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    51.069 r  DP/M2r_mux/registers[0][12]_i_2/O
                         net (fo=1, routed)           0.680    51.749    DP/M2r_mux/registers[0][12]_i_2_n_0
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.150    51.899 r  DP/M2r_mux/registers[0][12]_i_1/O
                         net (fo=17, routed)          0.758    52.658    DP/Reg/wr_data[12]
    SLICE_X13Y43         FDRE                                         r  DP/Reg/registers_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.450    14.791    DP/Reg/CLK
    SLICE_X13Y43         FDRE                                         r  DP/Reg/registers_reg[14][12]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.285    14.731    DP/Reg/registers_reg[14][12]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -52.658    
  -------------------------------------------------------------------
                         slack                                -37.927    

Slack (VIOLATED) :        -37.926ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[14][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.604ns  (logic 17.726ns (37.237%)  route 29.878ns (62.763%))
  Logic Levels:           75  (CARRY4=11 DSP48E1=1 LUT3=9 LUT4=5 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.673    46.628    Ctrl/MC/F_out_tmp[2]
    SLICE_X8Y34          LUT4 (Prop_lut4_I3_O)        0.124    46.752 r  Ctrl/MC/temp[2]_i_29/O
                         net (fo=1, routed)           0.000    46.752    Ctrl/MC/temp[2]_i_29_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    47.265 r  Ctrl/MC/temp_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.265    Ctrl/States/t__0_1[0]
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.382 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    47.382    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    47.705 r  Ctrl/States/temp_reg[11]_i_13/O[1]
                         net (fo=1, routed)           1.065    48.770    Ctrl/Acontrol/data6[9]
    SLICE_X9Y29          LUT6 (Prop_lut6_I1_O)        0.306    49.076 r  Ctrl/Acontrol/temp[9]_i_2/O
                         net (fo=1, routed)           0.313    49.389    Ctrl/Acontrol/temp[9]_i_2_n_0
    SLICE_X10Y29         LUT6 (Prop_lut6_I1_O)        0.124    49.513 r  Ctrl/Acontrol/temp[9]_i_1/O
                         net (fo=3, routed)           0.783    50.296    Ctrl/States/temp_reg[31]_3[9]
    SLICE_X13Y34         LUT6 (Prop_lut6_I5_O)        0.124    50.420 r  Ctrl/States/registers[0][9]_i_3/O
                         net (fo=2, routed)           0.527    50.947    DP/M2r_mux/RES[9]
    SLICE_X12Y42         LUT6 (Prop_lut6_I0_O)        0.124    51.071 r  DP/M2r_mux/registers[0][9]_i_2/O
                         net (fo=1, routed)           0.669    51.740    DP/M2r_mux/registers[0][9]_i_2_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I1_O)        0.150    51.890 r  DP/M2r_mux/registers[0][9]_i_1/O
                         net (fo=17, routed)          0.790    52.680    DP/Reg/wr_data[9]
    SLICE_X13Y43         FDRE                                         r  DP/Reg/registers_reg[14][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.450    14.791    DP/Reg/CLK
    SLICE_X13Y43         FDRE                                         r  DP/Reg/registers_reg[14][9]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.262    14.754    DP/Reg/registers_reg[14][9]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -52.680    
  -------------------------------------------------------------------
                         slack                                -37.926    

Slack (VIOLATED) :        -37.918ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.668ns  (logic 17.664ns (37.057%)  route 30.004ns (62.943%))
  Logic Levels:           75  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=9 LUT4=5 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.787 r  Ctrl/MC/temp_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.886    48.672    Ctrl/Acontrol/data7[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.302    48.974 r  Ctrl/Acontrol/temp[6]_i_5/O
                         net (fo=1, routed)           0.339    49.313    Ctrl/Acontrol/temp[6]_i_5_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124    49.437 r  Ctrl/Acontrol/temp[6]_i_2/O
                         net (fo=1, routed)           0.529    49.966    Ctrl/Acontrol/temp[6]_i_2_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124    50.090 r  Ctrl/Acontrol/temp[6]_i_1/O
                         net (fo=3, routed)           0.352    50.443    Ctrl/States/temp_reg[31]_3[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    50.567 r  Ctrl/States/registers[0][6]_i_3/O
                         net (fo=3, routed)           0.354    50.921    DP/M2r_mux/RES[6]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.124    51.045 r  DP/M2r_mux/registers[0][6]_i_2/O
                         net (fo=1, routed)           0.686    51.731    DP/M2r_mux/registers[0][6]_i_2_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.150    51.881 r  DP/M2r_mux/registers[0][6]_i_1/O
                         net (fo=17, routed)          0.863    52.744    DP/Reg/wr_data[6]
    SLICE_X6Y24          FDRE                                         r  DP/Reg/registers_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.500    14.841    DP/Reg/CLK
    SLICE_X6Y24          FDRE                                         r  DP/Reg/registers_reg[6][6]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)       -0.240    14.826    DP/Reg/registers_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -52.744    
  -------------------------------------------------------------------
                         slack                                -37.918    

Slack (VIOLATED) :        -37.914ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[0][6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.585ns  (logic 17.664ns (37.121%)  route 29.921ns (62.879%))
  Logic Levels:           75  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=9 LUT4=5 LUT5=16 LUT6=27 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.555     5.076    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=195, routed)         0.916     6.448    DP/IR_write/out[2]
    SLICE_X8Y29          LUT5 (Prop_lut5_I0_O)        0.124     6.572 r  DP/IR_write/temp[10]_i_13/O
                         net (fo=6, routed)           0.616     7.188    DP/Rsrc2_mux/result[1]
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     7.312 r  DP/Rsrc2_mux/t_i_131/O
                         net (fo=64, routed)          0.344     7.656    DP/Reg/rad2_in[0]
    SLICE_X10Y26         MUXF7 (Prop_muxf7_S_O)       0.292     7.948 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     7.948    DP/Reg/t_i_112_n_0
    SLICE_X10Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     8.036 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.315     8.351    Ctrl/States/rd2_outt[9]
    SLICE_X10Y27         LUT3 (Prop_lut3_I2_O)        0.319     8.670 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.417     9.088    DP/Mult/B[9]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    12.929 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.794    13.723    Ctrl/MC/P[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I2_O)        0.124    13.847 r  Ctrl/MC/temp[0]_i_7/O
                         net (fo=9, routed)           0.555    14.401    Ctrl/MC/temp_reg[0]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.124    14.525 r  Ctrl/MC/temp[2]_i_56/O
                         net (fo=1, routed)           0.000    14.525    Ctrl/States/temp_reg[3]_6[0]
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    15.131 f  Ctrl/States/temp_reg[2]_i_14/O[3]
                         net (fo=1, routed)           0.593    15.724    Ctrl/Acontrol/data2[3]
    SLICE_X5Y28          LUT6 (Prop_lut6_I4_O)        0.306    16.030 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.299    16.330    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.454 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    16.454    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X4Y29          MUXF7 (Prop_muxf7_I0_O)      0.212    16.666 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.345    17.011    Ctrl/States/temp_reg[31]_3[3]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.299    17.310 f  Ctrl/States/registers[0][3]_i_4/O
                         net (fo=3, routed)           0.305    17.615    Ctrl/States/RES[3]
    SLICE_X5Y29          LUT5 (Prop_lut5_I1_O)        0.124    17.739 r  Ctrl/States/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.151    17.890    DP/PC_write/temp_reg[3]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.014 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.313    18.328    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.124    18.452 r  DP/PC_write/inscd_reg[2]_i_13/O
                         net (fo=1, routed)           0.303    18.755    DP/PC_write/inscd_reg[2]_i_13_n_0
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.124    18.879 r  DP/PC_write/inscd_reg[2]_i_10/O
                         net (fo=18, routed)          0.675    19.554    Ctrl/States/temp_reg[8]_4
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    19.678 f  Ctrl/States/temp[0]_i_9/O
                         net (fo=11, routed)          0.442    20.120    Ctrl/MC/FSM_sequential_state_reg[2]_3
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.124    20.244 r  Ctrl/MC/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.419    20.664    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X6Y28          LUT6 (Prop_lut6_I4_O)        0.124    20.788 r  DP/Reg/t_i_252/O
                         net (fo=1, routed)           0.000    20.788    DP/Reg/t_i_252_n_0
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.241    21.029 r  DP/Reg/t_i_127/O
                         net (fo=1, routed)           0.000    21.029    DP/Reg/t_i_127_n_0
    SLICE_X6Y28          MUXF8 (Prop_muxf8_I0_O)      0.098    21.127 r  DP/Reg/t_i_64/O
                         net (fo=2, routed)           0.642    21.769    Ctrl/States/rd2_outt[1]
    SLICE_X11Y24         LUT3 (Prop_lut3_I2_O)        0.319    22.088 r  Ctrl/States/t__0_i_16/O
                         net (fo=8, routed)           0.705    22.792    Ctrl/States/B[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.916 r  Ctrl/States/temp[30]_i_55/O
                         net (fo=2, routed)           0.543    23.459    Ctrl/States/temp[30]_i_55_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.583 r  Ctrl/States/temp[26]_i_77/O
                         net (fo=2, routed)           0.586    24.169    Ctrl/States/temp[26]_i_77_n_0
    SLICE_X13Y30         LUT3 (Prop_lut3_I0_O)        0.124    24.293 r  Ctrl/States/temp[18]_i_20/O
                         net (fo=2, routed)           0.436    24.729    Ctrl/MC/FSM_sequential_state_reg[0]_78
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.853 r  Ctrl/MC/temp[2]_i_63/O
                         net (fo=1, routed)           0.154    25.007    Ctrl/MC/temp[2]_i_63_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.131 r  Ctrl/MC/temp[2]_i_57/O
                         net (fo=3, routed)           0.277    25.408    Ctrl/MC/temp_reg[28]_1[1]
    SLICE_X15Y30         LUT5 (Prop_lut5_I2_O)        0.124    25.532 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=106, routed)         0.402    25.933    Ctrl/MC/shifter_in2[1]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    26.057 f  Ctrl/MC/temp[27]_i_27/O
                         net (fo=3, routed)           0.199    26.257    Ctrl/MC/temp[27]_i_27_n_0
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.381 f  Ctrl/MC/temp[19]_i_68/O
                         net (fo=2, routed)           0.536    26.917    Ctrl/MC/temp[19]_i_68_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    27.041 f  Ctrl/MC/temp[3]_i_15/O
                         net (fo=1, routed)           0.483    27.523    Ctrl/States/FSM_sequential_state_reg[0]_23
    SLICE_X13Y32         LUT5 (Prop_lut5_I2_O)        0.124    27.647 f  Ctrl/States/temp[3]_i_12/O
                         net (fo=3, routed)           0.352    28.000    Ctrl/MC/FSM_sequential_state_reg[1]_27[0]
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124    28.124 f  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.493    28.617    Ctrl/MC/shifter_in2[2]
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124    28.741 r  Ctrl/MC/temp[0]_i_16/O
                         net (fo=1, routed)           0.399    29.140    DP/E_write/FSM_sequential_state_reg[0]_13
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.124    29.264 f  DP/E_write/temp[0]_i_12/O
                         net (fo=1, routed)           0.294    29.558    Ctrl/States/FSM_sequential_state_reg[1]_13
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    29.682 r  Ctrl/States/temp[0]_i_10/O
                         net (fo=4, routed)           0.415    30.097    Ctrl/MC/E_0[0]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124    30.221 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.405    30.627    Ctrl/MC/temp_reg[27]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    30.751 r  Ctrl/MC/temp[25]_i_31/O
                         net (fo=3, routed)           0.575    31.326    Ctrl/States/FSM_sequential_state_reg[1]_6
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    31.450 r  Ctrl/States/temp[17]_i_22/O
                         net (fo=2, routed)           0.433    31.883    Ctrl/States/temp[17]_i_22_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.007 r  Ctrl/States/temp[1]_i_13/O
                         net (fo=1, routed)           0.402    32.409    Ctrl/MC/FSM_sequential_state_reg[0]_26
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.533 r  Ctrl/MC/temp[1]_i_10/O
                         net (fo=3, routed)           0.277    32.810    Ctrl/MC/temp_reg[28]_1[0]
    SLICE_X13Y36         LUT5 (Prop_lut5_I2_O)        0.124    32.934 r  Ctrl/MC/temp[31]_i_88/O
                         net (fo=93, routed)          0.930    33.865    Ctrl/States/shifter_in2[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    33.989 f  Ctrl/States/temp[28]_i_31/O
                         net (fo=3, routed)           0.506    34.494    Ctrl/States/temp[28]_i_31_n_0
    SLICE_X13Y39         LUT3 (Prop_lut3_I0_O)        0.124    34.618 f  Ctrl/States/temp[20]_i_26/O
                         net (fo=4, routed)           0.289    34.907    Ctrl/States/temp_reg[20]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124    35.031 f  Ctrl/States/temp[4]_i_21/O
                         net (fo=1, routed)           0.293    35.325    Ctrl/MC/FSM_sequential_state_reg[1]_12
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.449 f  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.151    35.600    Ctrl/States/FSM_sequential_state_reg[0]_21
    SLICE_X13Y37         LUT5 (Prop_lut5_I0_O)        0.124    35.724 f  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.178    35.902    Ctrl/MC/FSM_sequential_state_reg[1]_27[1]
    SLICE_X13Y37         LUT5 (Prop_lut5_I2_O)        0.124    36.026 f  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.860    36.886    Ctrl/MC/temp_reg[28]_0
    SLICE_X12Y34         LUT4 (Prop_lut4_I3_O)        0.124    37.010 r  Ctrl/MC/temp[8]_i_28/O
                         net (fo=1, routed)           0.888    37.898    DP/E_write/FSM_sequential_state_reg[0]_10
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    38.022 f  DP/E_write/temp[8]_i_20/O
                         net (fo=1, routed)           0.568    38.590    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    38.714 r  Ctrl/States/temp[8]_i_12/O
                         net (fo=2, routed)           0.182    38.896    DP/Asrc2_mux/FSM_sequential_state_reg[1][4]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.124    39.020 r  DP/Asrc2_mux/temp[8]_i_7/O
                         net (fo=8, routed)           0.486    39.505    Ctrl/MC/t__0_8
    SLICE_X10Y32         LUT6 (Prop_lut6_I4_O)        0.124    39.629 r  Ctrl/MC/temp[11]_i_28/O
                         net (fo=1, routed)           0.000    39.629    Ctrl/States/temp_reg[11]_5[0]
    SLICE_X10Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.142 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.142    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.259 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.259    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    40.582 r  Ctrl/States/temp_reg[19]_i_9/O[1]
                         net (fo=3, routed)           0.753    41.336    Ctrl/MC/temp_reg[19]_4[1]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839    42.175 r  Ctrl/MC/temp_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.175    Ctrl/MC/temp_reg[19]_i_14_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.292 r  Ctrl/MC/temp_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.292    Ctrl/MC/temp_reg[23]_i_8_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.409 r  Ctrl/MC/temp_reg[26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.409    Ctrl/MC/temp_reg[26]_i_8_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.724 r  Ctrl/MC/temp_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.728    43.451    Ctrl/Acontrol/data5[31]
    SLICE_X9Y41          LUT6 (Prop_lut6_I3_O)        0.307    43.758 r  Ctrl/Acontrol/temp[31]_i_8/O
                         net (fo=1, routed)           0.479    44.237    Ctrl/Acontrol/temp[31]_i_8_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.124    44.361 r  Ctrl/Acontrol/temp[31]_i_4/O
                         net (fo=2, routed)           0.000    44.361    Ctrl/Acontrol/temp[31]_i_4_n_0
    SLICE_X11Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    44.578 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.476    45.054    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X10Y45         LUT5 (Prop_lut5_I0_O)        0.299    45.353 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.479    45.832    DP/F_write/C_new
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.124    45.956 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           0.936    46.892    Ctrl/MC/F_out_tmp[2]
    SLICE_X7Y30          LUT2 (Prop_lut2_I1_O)        0.124    47.016 r  Ctrl/MC/temp[2]_i_22/O
                         net (fo=1, routed)           0.000    47.016    Ctrl/MC/temp[2]_i_22_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.548 r  Ctrl/MC/temp_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.548    Ctrl/MC/temp_reg[2]_i_6_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.787 r  Ctrl/MC/temp_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.886    48.672    Ctrl/Acontrol/data7[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.302    48.974 r  Ctrl/Acontrol/temp[6]_i_5/O
                         net (fo=1, routed)           0.339    49.313    Ctrl/Acontrol/temp[6]_i_5_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.124    49.437 r  Ctrl/Acontrol/temp[6]_i_2/O
                         net (fo=1, routed)           0.529    49.966    Ctrl/Acontrol/temp[6]_i_2_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124    50.090 r  Ctrl/Acontrol/temp[6]_i_1/O
                         net (fo=3, routed)           0.352    50.443    Ctrl/States/temp_reg[31]_3[6]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    50.567 r  Ctrl/States/registers[0][6]_i_3/O
                         net (fo=3, routed)           0.354    50.921    DP/M2r_mux/RES[6]
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.124    51.045 r  DP/M2r_mux/registers[0][6]_i_2/O
                         net (fo=1, routed)           0.686    51.731    DP/M2r_mux/registers[0][6]_i_2_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.150    51.881 r  DP/M2r_mux/registers[0][6]_i_1/O
                         net (fo=17, routed)          0.780    52.661    DP/Reg/wr_data[6]
    SLICE_X8Y22          FDRE                                         r  DP/Reg/registers_reg[0][6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436    14.777    DP/Reg/CLK
    SLICE_X8Y22          FDRE                                         r  DP/Reg/registers_reg[0][6]_lopt_replica/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)       -0.255    14.747    DP/Reg/registers_reg[0][6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -52.661    
  -------------------------------------------------------------------
                         slack                                -37.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.994%)  route 0.257ns (58.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.439    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=195, routed)         0.257     1.837    Ctrl/States/out[1]
    SLICE_X10Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  Ctrl/States/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.882    Ctrl/States/FSM_sequential_state[3]_i_2_n_0
    SLICE_X10Y28         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     1.951    Ctrl/States/CLK
    SLICE_X10Y28         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.121     1.594    Ctrl/States/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.746%)  route 0.280ns (57.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.439    Ctrl/States/CLK
    SLICE_X10Y28         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  Ctrl/States/FSM_sequential_state_reg[3]/Q
                         net (fo=195, routed)         0.280     1.883    Ctrl/States/out[3]
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.045     1.928 r  Ctrl/States/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    Ctrl/States/FSM_sequential_state[2]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     1.951    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092     1.565    Ctrl/States/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.403%)  route 0.274ns (59.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.439    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=195, routed)         0.274     1.854    Ctrl/States/out[1]
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  Ctrl/States/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    Ctrl/States/FSM_sequential_state[1]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     1.951    Ctrl/States/CLK
    SLICE_X9Y28          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y28          FDRE (Hold_fdre_C_D)         0.092     1.531    Ctrl/States/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.695%)  route 0.361ns (63.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.447    DP/PC_write/CLK
    SLICE_X10Y39         FDCE                                         r  DP/PC_write/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  DP/PC_write/temp_reg[27]/Q
                         net (fo=10, routed)          0.361     1.972    DP/M2r_mux/Q[27]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.017 r  DP/M2r_mux/registers[0][27]_i_1/O
                         net (fo=16, routed)          0.000     2.017    DP/Reg/wr_data[27]
    SLICE_X12Y45         FDRE                                         r  DP/Reg/registers_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.836     1.963    DP/Reg/CLK
    SLICE_X12Y45         FDRE                                         r  DP/Reg/registers_reg[4][27]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.120     1.605    DP/Reg/registers_reg[4][27]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.611%)  route 0.395ns (65.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.439    Ctrl/States/CLK
    SLICE_X10Y28         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Ctrl/States/FSM_sequential_state_reg[3]/Q
                         net (fo=195, routed)         0.395     1.998    Ctrl/States/out[3]
    SLICE_X9Y27          LUT6 (Prop_lut6_I2_O)        0.045     2.043 r  Ctrl/States/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.043    Ctrl/States/FSM_sequential_state[0]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     1.950    Ctrl/States/CLK
    SLICE_X9Y27          FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.091     1.563    Ctrl/States/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[9][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.325%)  route 0.400ns (65.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.475    DP/PC_write/CLK
    SLICE_X6Y40          FDCE                                         r  DP/PC_write/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  DP/PC_write/temp_reg[28]/Q
                         net (fo=10, routed)          0.237     1.876    DP/M2r_mux/Q[28]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.921 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.163     2.084    DP/Reg/wr_data[28]
    SLICE_X0Y39          FDRE                                         r  DP/Reg/registers_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.864     1.991    DP/Reg/CLK
    SLICE_X0Y39          FDRE                                         r  DP/Reg/registers_reg[9][28]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.072     1.585    DP/Reg/registers_reg[9][28]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.371%)  route 0.399ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.475    DP/PC_write/CLK
    SLICE_X6Y40          FDCE                                         r  DP/PC_write/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  DP/PC_write/temp_reg[28]/Q
                         net (fo=10, routed)          0.237     1.876    DP/M2r_mux/Q[28]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.921 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.162     2.083    DP/Reg/wr_data[28]
    SLICE_X3Y39          FDRE                                         r  DP/Reg/registers_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.864     1.991    DP/Reg/CLK
    SLICE_X3Y39          FDRE                                         r  DP/Reg/registers_reg[10][28]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.071     1.584    DP/Reg/registers_reg[10][28]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[6][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.585%)  route 0.413ns (66.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.475    DP/PC_write/CLK
    SLICE_X6Y40          FDCE                                         r  DP/PC_write/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  DP/PC_write/temp_reg[28]/Q
                         net (fo=10, routed)          0.237     1.876    DP/M2r_mux/Q[28]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.921 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.176     2.097    DP/Reg/wr_data[28]
    SLICE_X3Y41          FDRE                                         r  DP/Reg/registers_reg[6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.865     1.992    DP/Reg/CLK
    SLICE_X3Y41          FDRE                                         r  DP/Reg/registers_reg[6][28]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.078     1.592    DP/Reg/registers_reg[6][28]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.185ns (25.905%)  route 0.529ns (74.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.437    DP/PC_write/CLK
    SLICE_X9Y23          FDCE                                         r  DP/PC_write/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  DP/PC_write/temp_reg[2]/Q
                         net (fo=9, routed)           0.529     2.107    DP/M2r_mux/Q[2]
    SLICE_X6Y25          LUT3 (Prop_lut3_I0_O)        0.044     2.151 r  DP/M2r_mux/registers[0][2]_i_1/O
                         net (fo=17, routed)          0.000     2.151    DP/Reg/wr_data[2]
    SLICE_X6Y25          FDRE                                         r  DP/Reg/registers_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     1.975    DP/Reg/CLK
    SLICE_X6Y25          FDRE                                         r  DP/Reg/registers_reg[0][2]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.122     1.619    DP/Reg/registers_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[2][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.878%)  route 0.427ns (67.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.475    DP/PC_write/CLK
    SLICE_X6Y40          FDCE                                         r  DP/PC_write/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  DP/PC_write/temp_reg[28]/Q
                         net (fo=10, routed)          0.237     1.876    DP/M2r_mux/Q[28]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.045     1.921 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.190     2.111    DP/Reg/wr_data[28]
    SLICE_X2Y39          FDRE                                         r  DP/Reg/registers_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.864     1.991    DP/Reg/CLK
    SLICE_X2Y39          FDRE                                         r  DP/Reg/registers_reg[2][28]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.060     1.573    DP/Reg/registers_reg[2][28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y29    DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y30    DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31    DP/PC_write/temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    DP/PC_write/temp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35    DP/PC_write/temp_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   DP/Reg/registers_reg[7][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    DP/PC_write/temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DP/PC_write/temp_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y29    DP/PC_write/temp_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y30    DP/PC_write/temp_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    DP/PC_write/temp_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31    DP/PC_write/temp_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    DP/PC_write/temp_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35    DP/PC_write/temp_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    DP/PC_write/temp_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    DP/PC_write/temp_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    DP/PC_write/temp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    DP/PC_write/temp_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    DP/PC_write/temp_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    DP/PC_write/temp_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    DP/PC_write/temp_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    DP/PC_write/temp_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    DP/PC_write/temp_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    DP/PC_write/temp_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y36    DP/PC_write/temp_reg[26]/C



