Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date              : Mon May  5 01:28:02 2025
| Host              : KOMPUTER running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation
| Design            : calc
| Device            : xczu3eg-sfvc784
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description      Violations  
--------  --------  ---------------  ----------  
SYNTH-10  Warning   Wide multiplier  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 0 input ports with no input delay specified.

 There are 130 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (69)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 69 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.015        0.000                      0                  399        0.014        0.000                      0                  399        0.975        0.000                       0                   300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.015        0.000                      0                  399        0.014        0.000                      0                  399        0.975        0.000                       0                   300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 mult_sub_add0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 2.179ns (99.362%)  route 0.014ns (0.638%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 3.761 - 2.500 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.818ns (routing 0.001ns, distribution 0.817ns)
  Clock Net Delay (Destination): 0.679ns (routing 0.001ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.818     1.693    mult_sub_add0/CLK
    DSP48E2_X4Y42        DSP_A_B_DATA                                 r  mult_sub_add0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y42        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     1.905 r  mult_sub_add0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     1.905    mult_sub_add0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     1.978 r  mult_sub_add0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     1.978    mult_sub_add0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     2.587 f  mult_sub_add0/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     2.587    mult_sub_add0/DSP_MULTIPLIER.V<43>
    DSP48E2_X4Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     2.633 r  mult_sub_add0/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     2.633    mult_sub_add0/DSP_M_DATA.V_DATA<43>
    DSP48E2_X4Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     3.204 f  mult_sub_add0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.204    mult_sub_add0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.326 r  mult_sub_add0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.340    mult_sub_add_reg/PCIN[47]
    DSP48E2_X4Y43        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.546     3.886 r  mult_sub_add_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     3.886    mult_sub_add_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    K4                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     2.765 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.765    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.765 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     3.058    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.082 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.679     3.761    mult_sub_add_reg/CLK
    DSP48E2_X4Y43        DSP_OUTPUT                                   r  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.360     4.121    
                         clock uncertainty           -0.235     3.886    
    DSP48E2_X4Y43        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     3.901    mult_sub_add_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mult_d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_d_dff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.039ns (23.494%)  route 0.127ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.440ns (routing 0.000ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.440     0.763    clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  mult_d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.802 r  mult_d_reg[12]/Q
                         net (fo=1, routed)           0.127     0.929    mult_d[12]
    SLICE_X40Y101        FDRE                                         r  mult_d_dff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.504     1.055    clk_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  mult_d_dff_reg[12]/C
                         clock pessimism             -0.286     0.769    
                         clock uncertainty            0.100     0.869    
    SLICE_X40Y101        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.915    mult_d_dff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mult_d_dff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.080ns (39.801%)  route 0.121ns (60.199%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.440ns (routing 0.000ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.440     0.763    clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  mult_d_dff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.803 r  mult_d_dff_reg[9]/Q
                         net (fo=1, routed)           0.102     0.905    mult_d_dff[9]
    SLICE_X43Y101        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     0.927 r  q_o[14]_i_8/O
                         net (fo=1, routed)           0.012     0.939    q_o[14]_i_8_n_0
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.957 r  q_o_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.964    q_o1[9]
    SLICE_X43Y101        FDRE                                         r  q_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.489     1.040    clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  q_o_reg[8]/C
                         clock pessimism             -0.240     0.800    
                         clock uncertainty            0.100     0.900    
    SLICE_X43Y101        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.946    q_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.121%)  route 0.133ns (76.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.440ns (routing 0.000ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.001ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.440     0.763    clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.803 r  d_reg[7]/Q
                         net (fo=1, routed)           0.133     0.936    d[7]
    SLICE_X41Y101        FDRE                                         r  mult_d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.503     1.054    clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  mult_d_reg[9]/C
                         clock pessimism             -0.285     0.769    
                         clock uncertainty            0.100     0.869    
    SLICE_X41Y101        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.916    mult_d_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 d_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_d_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.040ns (21.164%)  route 0.149ns (78.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.431ns (routing 0.000ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.431     0.754    clk_IBUF_BUFG
    SLICE_X40Y108        FDRE                                         r  d_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y108        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.794 r  d_reg[17]/Q
                         net (fo=1, routed)           0.149     0.943    d[17]
    SLICE_X41Y102        FDRE                                         r  mult_d_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.495     1.046    clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  mult_d_reg[19]/C
                         clock pessimism             -0.271     0.776    
                         clock uncertainty            0.100     0.876    
    SLICE_X41Y102        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.923    mult_d_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mult_d_dff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.079ns (37.619%)  route 0.131ns (62.381%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.434     0.757    clk_IBUF_BUFG
    SLICE_X42Y101        FDRE                                         r  mult_d_dff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.796 r  mult_d_dff_reg[14]/Q
                         net (fo=1, routed)           0.112     0.908    mult_d_dff[14]
    SLICE_X43Y101        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     0.930 r  q_o[14]_i_3/O
                         net (fo=1, routed)           0.012     0.942    q_o[14]_i_3_n_0
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     0.960 r  q_o_reg[14]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.967    q_o1[14]
    SLICE_X43Y101        FDRE                                         r  q_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.487     1.038    clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  q_o_reg[13]/C
                         clock pessimism             -0.240     0.798    
                         clock uncertainty            0.100     0.898    
    SLICE_X43Y101        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.944    q_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mult_d_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_d_dff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.040ns (21.390%)  route 0.147ns (78.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.434     0.757    clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  mult_d_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.797 r  mult_d_reg[19]/Q
                         net (fo=1, routed)           0.147     0.944    mult_d[19]
    SLICE_X41Y102        FDRE                                         r  mult_d_dff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.499     1.050    clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  mult_d_dff_reg[19]/C
                         clock pessimism             -0.277     0.773    
                         clock uncertainty            0.100     0.873    
    SLICE_X41Y102        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.920    mult_d_dff_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mult_d_dff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.072ns (34.123%)  route 0.139ns (65.877%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.437     0.760    clk_IBUF_BUFG
    SLICE_X41Y102        FDRE                                         r  mult_d_dff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.799 r  mult_d_dff_reg[16]/Q
                         net (fo=1, routed)           0.122     0.921    mult_d_dff[16]
    SLICE_X43Y102        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.014     0.935 r  q_o[22]_i_10/O
                         net (fo=1, routed)           0.010     0.945    q_o[22]_i_10_n_0
    SLICE_X43Y102        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.964 r  q_o_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.971    q_o1[16]
    SLICE_X43Y102        FDRE                                         r  q_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.490     1.041    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  q_o_reg[15]/C
                         clock pessimism             -0.240     0.801    
                         clock uncertainty            0.100     0.901    
    SLICE_X43Y102        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.947    q_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 d_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_d_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.039ns (17.808%)  route 0.180ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.436ns (routing 0.000ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.436     0.759    clk_IBUF_BUFG
    SLICE_X38Y105        FDRE                                         r  d_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.798 r  d_reg[28]/Q
                         net (fo=1, routed)           0.180     0.978    d[28]
    SLICE_X40Y104        FDRE                                         r  mult_d_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.495     1.046    clk_IBUF_BUFG
    SLICE_X40Y104        FDRE                                         r  mult_d_reg[30]/C
                         clock pessimism             -0.240     0.806    
                         clock uncertainty            0.100     0.906    
    SLICE_X40Y104        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.952    mult_d_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mult_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mult_d_dff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.429     0.752    clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  mult_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.791 r  mult_d_reg[3]/Q
                         net (fo=1, routed)           0.139     0.930    mult_d[3]
    SLICE_X41Y100        FDRE                                         r  mult_d_dff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.490     1.041    clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  mult_d_dff_reg[3]/C
                         clock pessimism             -0.283     0.758    
                         clock uncertainty            0.100     0.858    
    SLICE_X41Y100        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.904    mult_d_dff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mult_d_dff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.098ns (46.009%)  route 0.115ns (53.991%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.437ns (routing 0.000ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.001ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.437     0.760    clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  mult_d_dff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.799 r  mult_d_dff_reg[10]/Q
                         net (fo=1, routed)           0.094     0.893    mult_d_dff[10]
    SLICE_X43Y101        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     0.933 r  q_o[14]_i_7/O
                         net (fo=1, routed)           0.014     0.947    q_o[14]_i_7_n_0
    SLICE_X43Y101        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.966 r  q_o_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.973    q_o1[10]
    SLICE_X43Y101        FDRE                                         r  q_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.489     1.040    clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  q_o_reg[9]/C
                         clock pessimism             -0.240     0.800    
                         clock uncertainty            0.100     0.900    
    SLICE_X43Y101        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.946    q_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         2.500       1.210      BUFGCE_X0Y27   clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.500       1.850      DSP48E2_X4Y43  mult_sub_add_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         2.500       1.850      DSP48E2_X4Y41  mult_sub_add_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X44Y106  a_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X45Y104  a_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X44Y105  a_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X45Y102  a_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X45Y102  a_reg[13]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X45Y101  a_reg[14]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.500       1.950      SLICE_X45Y102  a_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y106  a_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y106  a_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y104  a_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y104  a_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y105  a_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y105  a_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y106  a_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y106  a_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y104  a_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y104  a_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y105  a_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X44Y105  a_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[12]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[13]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.250       0.975      SLICE_X45Y102  a_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.801ns  (logic 0.959ns (34.233%)  route 1.842ns (65.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.762ns (routing 0.001ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.762     1.637    clk_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  q_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.713 r  q_o_reg[27]/Q
                         net (fo=1, routed)           1.842     3.555    q_o_OBUF[27]
    A5                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.883     4.438 r  q_o_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.438    q_o[27]
    A5                                                                r  q_o[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.732ns  (logic 0.956ns (34.996%)  route 1.776ns (65.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.761ns (routing 0.001ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.761     1.636    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  q_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.712 r  q_o_reg[19]/Q
                         net (fo=1, routed)           1.776     3.488    q_o_OBUF[19]
    A8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.880     4.368 r  q_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.368    q_o[19]
    A8                                                                r  q_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.699ns  (logic 0.964ns (35.716%)  route 1.735ns (64.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.761ns (routing 0.001ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.761     1.636    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  q_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.715 r  q_o_reg[22]/Q
                         net (fo=1, routed)           1.735     3.450    q_o_OBUF[22]
    A7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.885     4.335 r  q_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.335    q_o[22]
    A7                                                                r  q_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.684ns  (logic 0.952ns (35.481%)  route 1.732ns (64.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.763ns (routing 0.001ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.763     1.638    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  q_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.716 r  q_o_reg[17]/Q
                         net (fo=1, routed)           1.732     3.448    q_o_OBUF[17]
    B9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.874     4.322 r  q_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.322    q_o[17]
    B9                                                                r  q_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.683ns  (logic 0.956ns (35.627%)  route 1.727ns (64.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.763ns (routing 0.001ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.763     1.638    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  q_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.716 r  q_o_reg[16]/Q
                         net (fo=1, routed)           1.727     3.443    q_o_OBUF[16]
    C9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.878     4.321 r  q_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.321    q_o[16]
    C9                                                                r  q_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.672ns  (logic 0.957ns (35.821%)  route 1.715ns (64.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.764ns (routing 0.001ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.764     1.639    clk_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  q_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.717 r  q_o_reg[25]/Q
                         net (fo=1, routed)           1.715     3.432    q_o_OBUF[25]
    B6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.879     4.311 r  q_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.311    q_o[25]
    B6                                                                r  q_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.653ns  (logic 0.954ns (35.958%)  route 1.699ns (64.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.761ns (routing 0.001ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.761     1.636    clk_IBUF_BUFG
    SLICE_X43Y102        FDRE                                         r  q_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.712 r  q_o_reg[20]/Q
                         net (fo=1, routed)           1.699     3.411    q_o_OBUF[20]
    C8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.878     4.289 r  q_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.289    q_o[20]
    C8                                                                r  q_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.646ns  (logic 0.977ns (36.934%)  route 1.669ns (63.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.762ns (routing 0.001ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.762     1.637    clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  q_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.715 r  q_o_reg[10]/Q
                         net (fo=1, routed)           1.669     3.384    q_o_OBUF[10]
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.899     4.283 r  q_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.283    q_o[10]
    V9                                                                r  q_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.619ns  (logic 0.958ns (36.581%)  route 1.661ns (63.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.764ns (routing 0.001ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.764     1.639    clk_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  q_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.717 r  q_o_reg[24]/Q
                         net (fo=1, routed)           1.661     3.378    q_o_OBUF[24]
    C6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.880     4.258 r  q_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000     4.258    q_o[24]
    C6                                                                r  q_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.617ns  (logic 0.960ns (36.687%)  route 1.657ns (63.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Source):      0.762ns (routing 0.001ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.515     0.515 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.515 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.847    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.875 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.762     1.637    clk_IBUF_BUFG
    SLICE_X43Y103        FDRE                                         r  q_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.716 r  q_o_reg[30]/Q
                         net (fo=1, routed)           1.657     3.373    q_o_OBUF[30]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.881     4.254 r  q_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.254    q_o[30]
    F8                                                                r  q_o[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tvalid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tvalid_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.424ns (47.003%)  route 0.478ns (52.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.421     0.744    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.784 r  tvalid_reg[3]/Q
                         net (fo=1, routed)           0.478     1.262    tvalid_o_OBUF
    W9                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.384     1.646 r  tvalid_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.646    tvalid_o
    W9                                                                r  tvalid_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.410ns (44.032%)  route 0.521ns (55.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.426     0.749    clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  q_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.788 r  q_o_reg[14]/Q
                         net (fo=1, routed)           0.521     1.309    q_o_OBUF[14]
    P9                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.371     1.679 r  q_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.679    q_o[14]
    P9                                                                r  q_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.417ns (43.836%)  route 0.534ns (56.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.426     0.749    clk_IBUF_BUFG
    SLICE_X43Y101        FDRE                                         r  q_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.788 r  q_o_reg[13]/Q
                         net (fo=1, routed)           0.534     1.322    q_o_OBUF[13]
    K5                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.378     1.699 r  q_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.699    q_o[13]
    K5                                                                r  q_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.409ns (42.347%)  route 0.557ns (57.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.426     0.749    clk_IBUF_BUFG
    SLICE_X43Y108        FDRE                                         r  q_o_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.787 r  q_o_reg[63]/Q
                         net (fo=1, routed)           0.557     1.344    q_o_OBUF[63]
    F1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     1.715 r  q_o_OBUF[63]_inst/O
                         net (fo=0)                   0.000     1.715    q_o[63]
    F1                                                                r  q_o[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.409ns (42.045%)  route 0.564ns (57.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.429     0.752    clk_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  q_o_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.791 r  q_o_reg[62]/Q
                         net (fo=1, routed)           0.564     1.355    q_o_OBUF[62]
    G1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.370     1.725 r  q_o_OBUF[62]_inst/O
                         net (fo=0)                   0.000     1.725    q_o[62]
    G1                                                                r  q_o[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.406ns (41.650%)  route 0.569ns (58.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.430     0.753    clk_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  q_o_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.791 r  q_o_reg[55]/Q
                         net (fo=1, routed)           0.569     1.360    q_o_OBUF[55]
    E3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.368     1.728 r  q_o_OBUF[55]_inst/O
                         net (fo=0)                   0.000     1.728    q_o[55]
    E3                                                                r  q_o[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.981ns  (logic 0.413ns (42.094%)  route 0.568ns (57.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.429     0.752    clk_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  q_o_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.789 r  q_o_reg[60]/Q
                         net (fo=1, routed)           0.568     1.357    q_o_OBUF[60]
    E1                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.376     1.732 r  q_o_OBUF[60]_inst/O
                         net (fo=0)                   0.000     1.732    q_o[60]
    E1                                                                r  q_o[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.417ns (42.360%)  route 0.568ns (57.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.429     0.752    clk_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  q_o_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.791 r  q_o_reg[61]/Q
                         net (fo=1, routed)           0.568     1.359    q_o_OBUF[61]
    D1                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     1.737 r  q_o_OBUF[61]_inst/O
                         net (fo=0)                   0.000     1.737    q_o[61]
    D1                                                                r  q_o[61] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.416ns (42.188%)  route 0.570ns (57.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.432ns (routing 0.000ns, distribution 0.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.432     0.755    clk_IBUF_BUFG
    SLICE_X43Y106        FDRE                                         r  q_o_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.794 r  q_o_reg[54]/Q
                         net (fo=1, routed)           0.570     1.364    q_o_OBUF[54]
    E4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.377     1.741 r  q_o_OBUF[54]_inst/O
                         net (fo=0)                   0.000     1.741    q_o[54]
    E4                                                                r  q_o[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_o_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_o[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.404ns (40.621%)  route 0.590ns (59.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.430ns (routing 0.000ns, distribution 0.430ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.150     0.150 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.150 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.306    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.323 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.430     0.753    clk_IBUF_BUFG
    SLICE_X43Y107        FDRE                                         r  q_o_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.791 r  q_o_reg[57]/Q
                         net (fo=1, routed)           0.590     1.381    q_o_OBUF[57]
    F3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.366     1.746 r  q_o_OBUF[57]_inst/O
                         net (fo=0)                   0.000     1.746    q_o[57]
    F3                                                                r  q_o[57] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c_i[27]
                            (input port)
  Destination:            c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.979ns  (logic 1.006ns (33.774%)  route 1.973ns (66.226%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  c_i[27] (IN)
                         net (fo=0)                   0.000     0.000    c_i_IBUF[27]_inst/I
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  c_i_IBUF[27]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    c_i_IBUF[27]_inst/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  c_i_IBUF[27]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.973     2.979    c_i_IBUF[27]
    SLICE_X38Y100        FDRE                                         r  c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.674     1.256    clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  c_reg[27]/C

Slack:                    inf
  Source:                 c_i[21]
                            (input port)
  Destination:            c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.992ns (35.717%)  route 1.786ns (64.283%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.668ns (routing 0.001ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  c_i[21] (IN)
                         net (fo=0)                   0.000     0.000    c_i_IBUF[21]_inst/I
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.992     0.992 r  c_i_IBUF[21]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.992    c_i_IBUF[21]_inst/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.992 r  c_i_IBUF[21]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.786     2.778    c_i_IBUF[21]
    SLICE_X38Y99         FDRE                                         r  c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.668     1.250    clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  c_reg[21]/C

Slack:                    inf
  Source:                 d_i[5]
                            (input port)
  Destination:            d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.770ns  (logic 0.991ns (35.774%)  route 1.779ns (64.226%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  d_i[5] (IN)
                         net (fo=0)                   0.000     0.000    d_i_IBUF[5]_inst/I
    H13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.991     0.991 r  d_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.991    d_i_IBUF[5]_inst/OUT
    H13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.991 r  d_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.779     2.770    d_i_IBUF[5]
    SLICE_X41Y100        FDRE                                         r  d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.659     1.241    clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  d_reg[5]/C

Slack:                    inf
  Source:                 d_i[0]
                            (input port)
  Destination:            d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.976ns (36.100%)  route 1.728ns (63.900%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  d_i[0] (IN)
                         net (fo=0)                   0.000     0.000    d_i_IBUF[0]_inst/I
    L14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.976     0.976 r  d_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.976    d_i_IBUF[0]_inst/OUT
    L14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.976 r  d_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.728     2.704    d_i_IBUF[0]
    SLICE_X41Y100        FDRE                                         r  d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.659     1.241    clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  d_reg[0]/C

Slack:                    inf
  Source:                 d_i[1]
                            (input port)
  Destination:            d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.697ns  (logic 0.976ns (36.182%)  route 1.721ns (63.818%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.659ns (routing 0.001ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  d_i[1] (IN)
                         net (fo=0)                   0.000     0.000    d_i_IBUF[1]_inst/I
    L13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.976     0.976 r  d_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.976    d_i_IBUF[1]_inst/OUT
    L13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.976 r  d_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.721     2.697    d_i_IBUF[1]
    SLICE_X41Y100        FDRE                                         r  d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.659     1.241    clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  d_reg[1]/C

Slack:                    inf
  Source:                 b_i[23]
                            (input port)
  Destination:            b_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.496ns (18.428%)  route 2.194ns (81.572%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.658ns (routing 0.001ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD4                                               0.000     0.000 r  b_i[23] (IN)
                         net (fo=0)                   0.000     0.000    b_i_IBUF[23]_inst/I
    AD4                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.496     0.496 r  b_i_IBUF[23]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    b_i_IBUF[23]_inst/OUT
    AD4                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.496 r  b_i_IBUF[23]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.194     2.690    b_i_IBUF[23]
    SLICE_X45Y103        FDRE                                         r  b_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.658     1.240    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  b_reg[23]/C

Slack:                    inf
  Source:                 d_i[7]
                            (input port)
  Destination:            d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.687ns  (logic 0.969ns (36.065%)  route 1.718ns (63.935%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  d_i[7] (IN)
                         net (fo=0)                   0.000     0.000    d_i_IBUF[7]_inst/I
    G14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.969     0.969 r  d_i_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.969    d_i_IBUF[7]_inst/OUT
    G14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.969 r  d_i_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.718     2.687    d_i_IBUF[7]
    SLICE_X41Y101        FDRE                                         r  d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.674     1.256    clk_IBUF_BUFG
    SLICE_X41Y101        FDRE                                         r  d_reg[7]/C

Slack:                    inf
  Source:                 c_i[29]
                            (input port)
  Destination:            c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.684ns  (logic 0.995ns (37.082%)  route 1.689ns (62.918%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.674ns (routing 0.001ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG11                                              0.000     0.000 r  c_i[29] (IN)
                         net (fo=0)                   0.000     0.000    c_i_IBUF[29]_inst/I
    AG11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.995     0.995 r  c_i_IBUF[29]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.995    c_i_IBUF[29]_inst/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.995 r  c_i_IBUF[29]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.689     2.684    c_i_IBUF[29]
    SLICE_X38Y100        FDRE                                         r  c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.674     1.256    clk_IBUF_BUFG
    SLICE_X38Y100        FDRE                                         r  c_reg[29]/C

Slack:                    inf
  Source:                 c_i[24]
                            (input port)
  Destination:            c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.681ns  (logic 0.998ns (37.235%)  route 1.683ns (62.765%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.668ns (routing 0.001ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  c_i[24] (IN)
                         net (fo=0)                   0.000     0.000    c_i_IBUF[24]_inst/I
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.998     0.998 r  c_i_IBUF[24]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.998    c_i_IBUF[24]_inst/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.998 r  c_i_IBUF[24]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.683     2.681    c_i_IBUF[24]
    SLICE_X38Y99         FDRE                                         r  c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.668     1.250    clk_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  c_reg[24]/C

Slack:                    inf
  Source:                 c_i[3]
                            (input port)
  Destination:            c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.669ns  (logic 0.527ns (19.743%)  route 2.142ns (80.257%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.200ns
  Clock Net Delay (Destination): 0.667ns (routing 0.001ns, distribution 0.666ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH9                                               0.000     0.000 r  c_i[3] (IN)
                         net (fo=0)                   0.000     0.000    c_i_IBUF[3]_inst/I
    AH9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.527     0.527 r  c_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.527    c_i_IBUF[3]_inst/OUT
    AH9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.527 r  c_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.142     2.669    c_i_IBUF[3]
    SLICE_X39Y100        FDRE                                         r  c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.265     0.265 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.265    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.265 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.293     0.558    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.582 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.667     1.249    clk_IBUF_BUFG
    SLICE_X39Y100        FDRE                                         r  c_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tvalid_i
                            (input port)
  Destination:            tvalid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.147ns (29.158%)  route 0.357ns (70.842%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  tvalid_i (IN)
                         net (fo=0)                   0.000     0.000    tvalid_i_IBUF_inst/I
    L1                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.147     0.147 r  tvalid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.147    tvalid_i_IBUF_inst/OUT
    L1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.147 r  tvalid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.357     0.504    tvalid_i_IBUF
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.482     1.033    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[0]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            tvalid_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.143ns (28.030%)  route 0.367ns (71.970%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst_IBUF_inst/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.143     0.143 r  srst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    srst_IBUF_inst/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.143 r  srst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.367     0.510    srst_IBUF
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.482     1.033    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[0]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            tvalid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.143ns (28.030%)  route 0.367ns (71.970%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst_IBUF_inst/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.143     0.143 r  srst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    srst_IBUF_inst/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.143 r  srst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.367     0.510    srst_IBUF
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.482     1.033    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[1]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            tvalid_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.143ns (28.030%)  route 0.367ns (71.970%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst_IBUF_inst/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.143     0.143 r  srst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    srst_IBUF_inst/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.143 r  srst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.367     0.510    srst_IBUF
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.482     1.033    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[2]/C

Slack:                    inf
  Source:                 srst
                            (input port)
  Destination:            tvalid_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.143ns (28.030%)  route 0.367ns (71.970%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  srst (IN)
                         net (fo=0)                   0.000     0.000    srst_IBUF_inst/I
    H1                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.143     0.143 r  srst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    srst_IBUF_inst/OUT
    H1                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.143 r  srst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.367     0.510    srst_IBUF
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.482     1.033    clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  tvalid_reg[3]/C

Slack:                    inf
  Source:                 a_i[15]
                            (input port)
  Destination:            a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.140ns (25.901%)  route 0.400ns (74.099%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N8                                                0.000     0.000 r  a_i[15] (IN)
                         net (fo=0)                   0.000     0.000    a_i_IBUF[15]_inst/I
    N8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.140     0.140 r  a_i_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    a_i_IBUF[15]_inst/OUT
    N8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.140 r  a_i_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.400     0.540    a_i_IBUF[15]
    SLICE_X45Y102        FDRE                                         r  a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.486     1.037    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  a_reg[15]/C

Slack:                    inf
  Source:                 a_i[16]
                            (input port)
  Destination:            a_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.126ns (23.255%)  route 0.417ns (76.745%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P7                                                0.000     0.000 r  a_i[16] (IN)
                         net (fo=0)                   0.000     0.000    a_i_IBUF[16]_inst/I
    P7                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.126     0.126 r  a_i_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    a_i_IBUF[16]_inst/OUT
    P7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.126 r  a_i_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.543    a_i_IBUF[16]
    SLICE_X44Y100        FDRE                                         r  a_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.497     1.048    clk_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  a_reg[16]/C

Slack:                    inf
  Source:                 a_i[11]
                            (input port)
  Destination:            a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.132ns (23.975%)  route 0.418ns (76.025%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.494ns (routing 0.001ns, distribution 0.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  a_i[11] (IN)
                         net (fo=0)                   0.000     0.000    a_i_IBUF[11]_inst/I
    J4                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.132     0.132 r  a_i_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.132    a_i_IBUF[11]_inst/OUT
    J4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.132 r  a_i_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.418     0.550    a_i_IBUF[11]
    SLICE_X44Y105        FDRE                                         r  a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.494     1.045    clk_IBUF_BUFG
    SLICE_X44Y105        FDRE                                         r  a_reg[11]/C

Slack:                    inf
  Source:                 a_i[13]
                            (input port)
  Destination:            a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.126ns (22.629%)  route 0.430ns (77.371%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  a_i[13] (IN)
                         net (fo=0)                   0.000     0.000    a_i_IBUF[13]_inst/I
    L8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.126     0.126 r  a_i_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    a_i_IBUF[13]_inst/OUT
    L8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.126 r  a_i_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.430     0.556    a_i_IBUF[13]
    SLICE_X45Y102        FDRE                                         r  a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.486     1.037    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  a_reg[13]/C

Slack:                    inf
  Source:                 a_i[17]
                            (input port)
  Destination:            a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.126ns (22.380%)  route 0.436ns (77.620%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  a_i[17] (IN)
                         net (fo=0)                   0.000     0.000    a_i_IBUF[17]_inst/I
    P6                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.126     0.126 r  a_i_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.126    a_i_IBUF[17]_inst/OUT
    P6                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.126 r  a_i_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.436     0.562    a_i_IBUF[17]
    SLICE_X44Y100        FDRE                                         r  a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.335     0.335 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.335    clk_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.335 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.197     0.532    clk_IBUF
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.551 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=321, routed)         0.493     1.044    clk_IBUF_BUFG
    SLICE_X44Y100        FDRE                                         r  a_reg[17]/C





