{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/192-US8,169,201(active).pdf"}, "page_content": "May 1, 2012\n\nzz 9 \u2018Old \u4eba aio] foA 4 IMA = OQ LAdLNO YOLVSNAdWO9D YATIONLNOOD SSATEVIVA WALSAS SATEVINVA JOYLNOD 4 0OZL (Sod) ADVLS NOISHSANOO H3Nod\n\nSheet 3 of 15\n\nUS 8,169,201 B2\n\nou \u4e00 2 \u5b57\n\n1\n\n0ZL\n\nYAMOTIOS 1 FOVLIOA vel YATIONLNOO S319VIJVYA TOJyLNOD S319VINVA WALSAS JUOLYSN3dNOo LAd.LNO SINVNAG (Sod) SDVLS NOISNSANOD YaMOd\n\nU.S. Patent\n\nMay 1, 2012\n\nSheet 4 of 15\n\nUS 8,169,201 B2\n\nICO\n\nVO\n\nICO\n\nVo f\n\nVo2\n\nV\n\nNZ v.\n\n?c\n\nZ.\n\nV\n\n?c\n\nZ,\n\nC\n\nC\n\nC\n\nves\n\nI\n\nvers\n\n(a) SYYLENT\n\n(b) With VooMP FOW\n\n(c) WITH Icon = 0A\n\nFIG. 7\n\nORIGINAL VOLTAGE\n\nREGULATOR\n\nFIG. 8\n\nU.S. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 4 of 15\n\nloony, loon Voy Vea le Zz vy lo \u4e5d \u00a5, Te \u540c C C C we | we (a) EQUIVALENT _ \u5716 a CIRCUIT (b) with vcovp = OV (co WITH leon = OA\n\nFIG. 7\n\nORIGINAL VOLTAGE REGULATOR Vo(S)\n\nFIG. 8\n\nVy\n\nO Ver(s)\n\nU.S. Patent\n\nMay 1, 2012\n\nSheet 5 Of 15\n\nUS 8,169,201 B2\n\nPRIOR ART\n\nU.S. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 5 of 15\n\nPRIOR ART\n\n122\n\nU.S. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 6 of 15\n\nUS. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 6 of 15\n\nn dv IndNIMOlvMydWoo T ne \u00b0 YONA WMd yoOv8q33d vb QL) |\u300c9! 8 \u4e09 AGE > YOLVINOTY \"> R noyoon \u5f15 ON3 \u5fd7 \u548c yw2'0 MOLTVMvwdNO9 WMd 1 S \u4eba \u20ac AL0 YOLVEVdNOS 3WNILQGV3q fal a YOLVTIOSO Ld Oe a TOULNOOD LNdLNO\n\n(BE)ll \u2018Sls\n\nany MOyH3 zf\n\n|\n\nNe OLL\n\nTOYULNOOD AWILaVvaa\n\nU.S. Patent\n\nMay 1, 2012\n\nSheet 7 Of 15\n\nUS 8,169,201 B2\n\n110\n\nNONINV\n\nNONINV\n\nINPUT\n\nINPUT\n\nINV\n\nINV\n\nINPUT\n\nINPUT\n\nCOMPEN/PWM\n\n5.OV\n\n14 V\n\nCOMP NPUT\n\nREF\n\nref\n\nDEADLINE\n\nOUTPUT\n\nCONTROL\n\nCONTROL\n\nOSCILLATOR\n\nFIG. 11(b)\n\nU.S. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 7 of 15\n\nNONINV NONINV INPUT INPUT INV INV INPUT INPUT COMPEN/PWM V COMP INPUT ref DEADLINE OUTPUT CONTROL CONTROL\n\nFIG. 11(b)\n\nU.S. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 8 of 15\n\n\u201eM,\n\nTZ\n\n) ---- \u00bb | ||\n\nL\u00bandNI\n\nANINON\n\n(L)\n\nIndNI\n\n(Z)\n\nANI\n\n(!)\n\nLndNI ANI\n\nTONOO\n\nWLOVEO\n\nUS. Patent\n\nUS 8,169,201 B2\n\nMay 1, 2012\n\nSheet 8 of 15\n\n(9)bb \u2018Old\n\nLAdNI dANOD NAAdN3dANoo t6t 1\n\nWZ\n\nont\n\nU.S. Patent", "type": "Document"}}