Active-HDL 15.0.260.9131 2025-10-29 16:30:31

Elaboration top modules:
Architecture                  behavioral(adder16_tb)


------------------------------------------------------------------------------------------------
Entity     | Architecture | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
adder16_tb | behavioral   | adder16    |      | 15.0.260.9131 (Windows64) | -O3
adder16    | behavioral   | adder16    |      | 15.0.260.9131 (Windows64) | -O3
adder16    | structural   | adder16    |      | 15.0.260.9131 (Windows64) | -O3
fullAdder  | structural   | full_adder |      | 15.0.260.9131 (Windows64) | -O3
halfAdder  | structural   | half_adder |      | 15.0.260.9131 (Windows64) | -O3
xor2       | rtl          | gates      |      | 15.0.260.9131 (Windows64) | -O3
and2       | rtl          | gates      |      | 15.0.260.9131 (Windows64) | -O3
or2        | rtl          | gates      |      | 15.0.260.9131 (Windows64) | -O3
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
VHDL Package              | Library    | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------
standard                  | std        |      |                           | <unavailable>
TEXTIO                    | std        |      | 15.0.260.9131 (Windows64) |  -2019
std_logic_1164            | ieee       |      | 15.0.260.9131 (Windows64) |  -2008
NUMERIC_STD               | ieee       |      | 15.0.260.9131 (Windows64) |  -2008
------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------
Library                   | Comment
------------------------------------------------------------------------------------------------
adder16                   | None
full_adder                | None
gates                     | None
half_adder                | None
ieee                      | Standard IEEE packages library
std                       | Standard VHDL library
------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+adder16_tb adder16_tb behavioral


The performance of simulation is reduced. Version EDU Edition
