#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 24 22:48:58 2023
# Process ID: 21216
# Current directory: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1
# Command line: vivado.exe -log fsm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fsm.tcl
# Log file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/fsm.vds
# Journal file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1\vivado.jou
# Running On: DESKTOP-FG0QD84, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17109 MB
#-----------------------------------------------------------
source fsm.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/utils_1/imports/synth_1/fsm.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/utils_1/imports/synth_1/fsm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fsm -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22688
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1259.637 ; gain = 408.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mmcm_50m' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/.Xil/Vivado-21216-DESKTOP-FG0QD84/realtime/mmcm_50m_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_50m' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/.Xil/Vivado-21216-DESKTOP-FG0QD84/realtime/mmcm_50m_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'mmcm_50m' is unconnected for instance 'mmcm_inst' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:25]
WARNING: [Synth 8-7023] instance 'mmcm_inst' of module 'mmcm_50m' has 4 connections declared, but only 3 given [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:33]
INFO: [Synth 8-6157] synthesizing module 'ila' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/.Xil/Vivado-21216-DESKTOP-FG0QD84/realtime/ila_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ila' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/.Xil/Vivado-21216-DESKTOP-FG0QD84/realtime/ila_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vio' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/.Xil/Vivado-21216-DESKTOP-FG0QD84/realtime/vio_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vio' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/.Xil/Vivado-21216-DESKTOP-FG0QD84/realtime/vio_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_inst'. This will prevent further optimization [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_inst'. This will prevent further optimization [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/sources_1/new/fsm.sv:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1352.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc] for cell 'mmcm_inst'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc] for cell 'mmcm_inst'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/constrs_1/new/constraint.xdc]
Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/constrs_1/new/fsm.xdc]
Finished Parsing XDC File [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/constrs_1/new/fsm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.srcs/constrs_1/new/fsm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1352.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1352.680 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for osc_clk. (constraint file  {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for osc_clk. (constraint file  {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-6159] Found Keep on FSM register 'next_state_reg' in module 'fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  YELLOW |                               01 |                               01
                   GREEN |                               10 |                               10
                     RED |                               00 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  YELLOW |                               01 |                               01
                   GREEN |                               10 |                               10
                     RED |                               00 |                               00
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1352.680 ; gain = 501.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1363.395 ; gain = 512.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm_50m      |         1|
|2     |ila           |         1|
|3     |vio           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |ila      |     1|
|2     |mmcm_50m |     1|
|3     |vio      |     1|
|4     |LUT1     |     2|
|5     |LUT2     |     6|
|6     |FDCE     |     1|
|7     |FDPE     |     1|
|8     |OBUF     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1369.188 ; gain = 518.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1369.188 ; gain = 518.137
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1381.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1390.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 43605804
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/LiveClass/week2/week2.runs/synth_1/fsm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fsm_utilization_synth.rpt -pb fsm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 22:49:44 2023...
