<profile>

<section name = "Vivado HLS Report for 'StreamingFCLayer_Batch_3'" level="0">
<item name = "Date">Wed Jul 15 16:51:49 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">project_StreamingFCLayer_Batch_3</item>
<item name = "Solution">sol1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.571</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">13, 13, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_Matrix_Vector_Activa_fu_28">Matrix_Vector_Activa, 10, 10, 10, 10, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 38</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 519, 3203</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 117</column>
<column name="Register">-, -, 833, -</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Matrix_Vector_Activa_fu_28">Matrix_Vector_Activa, 0, 0, 519, 3203</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_Matrix_Vector_Activa_fu_28_out_V_V_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="in0_V_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in0_V_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="weights_V_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="weights_V_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in0_V_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="weights_V_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="in0_V_V_0_ack_out">9, 2, 1, 2</column>
<column name="in0_V_V_0_data_out">9, 2, 8, 16</column>
<column name="in0_V_V_0_state">15, 3, 2, 6</column>
<column name="out_V_V_1_data_out">9, 2, 320, 640</column>
<column name="out_V_V_1_state">15, 3, 2, 6</column>
<column name="weights_V_V_0_ack_out">9, 2, 1, 2</column>
<column name="weights_V_V_0_data_out">9, 2, 80, 160</column>
<column name="weights_V_V_0_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_Matrix_Vector_Activa_fu_28_ap_start_reg">1, 0, 1, 0</column>
<column name="in0_V_V_0_payload_A">8, 0, 8, 0</column>
<column name="in0_V_V_0_payload_B">8, 0, 8, 0</column>
<column name="in0_V_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in0_V_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in0_V_V_0_state">2, 0, 2, 0</column>
<column name="out_V_V_1_payload_A">320, 0, 320, 0</column>
<column name="out_V_V_1_payload_B">320, 0, 320, 0</column>
<column name="out_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_V_1_state">2, 0, 2, 0</column>
<column name="weights_V_V_0_payload_A">80, 0, 80, 0</column>
<column name="weights_V_V_0_payload_B">80, 0, 80, 0</column>
<column name="weights_V_V_0_sel_rd">1, 0, 1, 0</column>
<column name="weights_V_V_0_sel_wr">1, 0, 1, 0</column>
<column name="weights_V_V_0_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, StreamingFCLayer_Batch_3, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, StreamingFCLayer_Batch_3, return value</column>
<column name="in0_V_V_TDATA">in, 8, axis, in0_V_V, pointer</column>
<column name="in0_V_V_TVALID">in, 1, axis, in0_V_V, pointer</column>
<column name="in0_V_V_TREADY">out, 1, axis, in0_V_V, pointer</column>
<column name="weights_V_V_TDATA">in, 80, axis, weights_V_V, pointer</column>
<column name="weights_V_V_TVALID">in, 1, axis, weights_V_V, pointer</column>
<column name="weights_V_V_TREADY">out, 1, axis, weights_V_V, pointer</column>
<column name="out_V_V_TDATA">out, 320, axis, out_V_V, pointer</column>
<column name="out_V_V_TVALID">out, 1, axis, out_V_V, pointer</column>
<column name="out_V_V_TREADY">in, 1, axis, out_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.21</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="/tmp/finn_dev_justin/code_gen_ipgen_StreamingFCLayer_Batch_3___npb2_n/top_StreamingFCLayer_Batch_3.cpp:37">call, 7.21, 7.21, -, -, -, -, -, -, -, -, -, Matrix_Vector_Activa, -</column>
</table>
</item>
</section>
</profile>
