{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "directory_cache_coherence"}, {"score": 0.004301834610818624, "phrase": "sarc_project"}, {"score": 0.003990385737207714, "phrase": "power_scalability"}, {"score": 0.0038431888954930083, "phrase": "shared-memory_chip_multiprocessors"}, {"score": 0.0034332736827447654, "phrase": "directory_coherence"}, {"score": 0.0024014759148123736, "phrase": "directory_coherence_protocols"}, {"score": 0.0021049977753042253, "phrase": "directory_indirection"}], "paper_keywords": [""], "paper_abstract": "The SARC project seeks to improve power scalability of shared-memory chip multiprocessors (CMPS) by making directory coherence more efficient in both power and performance. The authors describe how they eliminate two major sources of inefficiency for directory coherence protocols: invalidation traffic on writes and directory indirection for finding the writer.", "paper_title": "SARC COHERENCE: SCALING DIRECTORY CACHE COHERENCE IN PERFORMANCE AND POWER", "paper_id": "WOS:000284366400006"}