{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 07 19:40:22 2009 " "Info: Processing started: Sat Feb 07 19:40:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_verilog -c test_verilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_verilog -c test_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_verilog.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_verilog " "Info: Found entity 1: test_verilog" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Info: Found entity 1: dflip" {  } { { "gates.v" "" { Text "C:/Users/Robert/verilog/gates.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 rslatch " "Info: Found entity 2: rslatch" {  } { { "gates.v" "" { Text "C:/Users/Robert/verilog/gates.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file custom_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_clock " "Info: Found entity 1: custom_clock" {  } { { "custom_clock.v" "" { Text "C:/Users/Robert/verilog/custom_clock.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_extras.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file clock_extras.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Info: Found entity 1: clock_div" {  } { { "clock_extras.v" "" { Text "C:/Users/Robert/verilog/clock_extras.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 get_clock " "Info: Found entity 2: get_clock" {  } { { "clock_extras.v" "" { Text "C:/Users/Robert/verilog/clock_extras.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom16 " "Info: Found entity 1: rom16" {  } { { "memory.v" "" { Text "C:/Users/Robert/verilog/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_verilog.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at test_verilog.v(28): instance has no name" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test_verilog.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at test_verilog.v(30): instance has no name" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_extras.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at clock_extras.v(17): instance has no name" {  } { { "clock_extras.v" "" { Text "C:/Users/Robert/verilog/clock_extras.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_verilog " "Info: Elaborating entity \"test_verilog\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(18) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(18): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(19) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(19): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(20) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(20): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(21) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(21): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(22) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(22): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(23) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(23): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(24) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(24): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test_verilog.v(25) " "Warning (10230): Verilog HDL assignment warning at test_verilog.v(25): truncated value with size 32 to match size of target (7)" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[15\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[14\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[13\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[13\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[12\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[11\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[11\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[9\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[8\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[7\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[6\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[5\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[4\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[3\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[2\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[2\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[1\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] test_verilog.v(4) " "Warning (10034): Output port \"LEDR\[0\]\" at test_verilog.v(4) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[7\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[6\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[5\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[4\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[3\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[2\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[1\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] test_verilog.v(5) " "Warning (10034): Output port \"LEDG\[0\]\" at test_verilog.v(5) has no driver" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rslatch rslatch:comb_60 " "Info: Elaborating entity \"rslatch\" for hierarchy \"rslatch:comb_60\"" {  } { { "test_verilog.v" "comb_60" { Text "C:/Users/Robert/verilog/test_verilog.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom16 rom16:comb_61 " "Info: Elaborating entity \"rom16\" for hierarchy \"rom16:comb_61\"" {  } { { "test_verilog.v" "comb_61" { Text "C:/Users/Robert/verilog/test_verilog.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning (13410): Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning (13410): Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning (13410): Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning (13410): Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "test_verilog.v" "" { Text "C:/Users/Robert/verilog/test_verilog.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Info: Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 07 19:40:24 2009 " "Info: Processing ended: Sat Feb 07 19:40:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
