// Seed: 3226598696
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  tri1 id_5;
  always_latch @(posedge 1)
    $display(
        {id_5 == 1'd0 & id_1 - {"", id_2, (id_2 < 1), id_2}}, 1, 1 - id_5
    );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri id_17 = 1;
  xor primCall (id_3, id_14, id_2, id_15, id_13, id_10, id_17, id_8, id_9, id_16, id_1);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15
  );
endmodule
