--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.060 - 0.075)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y13.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y12.G1      net (fanout=1)        0.395   ftop/clkN210/locked_d
    SLICE_X59Y12.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (1.125ns logic, 0.395ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y12.BX      net (fanout=2)        0.433   ftop/clkN210/unlock2
    SLICE_X59Y12.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.695ns logic, 0.433ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y12.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X59Y12.BX      net (fanout=2)        0.346   ftop/clkN210/unlock2
    SLICE_X59Y12.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.481ns logic, 0.346ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.075 - 0.060)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y13.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X59Y12.G1      net (fanout=1)        0.316   ftop/clkN210/locked_d
    SLICE_X59Y12.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.825ns logic, 0.316ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y79.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y79.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X70Y79.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X59Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 262025 paths analyzed, 4661 endpoints analyzed, 1588 failing endpoints
 1588 timing errors detected. (1578 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.783ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.618ns (Levels of Logic = 9)
  Clock Path Skew:      -0.165ns (0.731 - 0.896)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y103.F1     net (fanout=4)        0.675   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y79.G3     net (fanout=59)       0.820   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y79.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y79.SR     net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y79.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.618ns (6.263ns logic, 6.355ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.573ns (Levels of Logic = 9)
  Clock Path Skew:      -0.148ns (0.748 - 0.896)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y103.F1     net (fanout=4)        0.675   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X108Y81.G2     net (fanout=59)       1.259   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X108Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<11>_SW0
    SLICE_X108Y78.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N112
    SLICE_X108Y78.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.573ns (6.263ns logic, 6.310ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.525ns (Levels of Logic = 9)
  Clock Path Skew:      -0.195ns (0.701 - 0.896)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y103.F1     net (fanout=4)        0.675   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y81.G3     net (fanout=59)       0.726   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X101Y82.SR     net (fanout=1)        1.175   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X101Y82.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.525ns (6.263ns logic, 6.262ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.559ns (Levels of Logic = 9)
  Clock Path Skew:      -0.102ns (0.377 - 0.479)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y103.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X94Y103.F2     net (fanout=2)        0.587   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y79.G3     net (fanout=59)       0.820   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y79.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y79.SR     net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y79.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.559ns (6.292ns logic, 6.267ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.543ns (Levels of Logic = 9)
  Clock Path Skew:      -0.115ns (0.731 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y103.F4     net (fanout=4)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y79.G3     net (fanout=59)       0.820   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y79.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y79.SR     net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y79.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.543ns (6.289ns logic, 6.254ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.597ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.377 - 0.414)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y102.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y105.F2     net (fanout=2)        0.807   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y79.G3     net (fanout=59)       0.820   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y79.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y79.SR     net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y79.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.597ns (6.253ns logic, 6.344ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.514ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (0.394 - 0.479)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y103.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X94Y103.F2     net (fanout=2)        0.587   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X108Y81.G2     net (fanout=59)       1.259   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X108Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<11>_SW0
    SLICE_X108Y78.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N112
    SLICE_X108Y78.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.514ns (6.292ns logic, 6.222ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.466ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (0.347 - 0.479)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y103.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X94Y103.F2     net (fanout=2)        0.587   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y81.G3     net (fanout=59)       0.726   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X101Y82.SR     net (fanout=1)        1.175   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X101Y82.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.466ns (6.292ns logic, 6.174ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.498ns (Levels of Logic = 9)
  Clock Path Skew:      -0.098ns (0.748 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y103.F4     net (fanout=4)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X108Y81.G2     net (fanout=59)       1.259   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X108Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<11>_SW0
    SLICE_X108Y78.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N112
    SLICE_X108Y78.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.498ns (6.289ns logic, 6.209ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.450ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.701 - 0.846)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X94Y103.F4     net (fanout=4)        0.574   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y81.G3     net (fanout=59)       0.726   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X101Y82.SR     net (fanout=1)        1.175   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X101Y82.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.450ns (6.289ns logic, 6.161ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.552ns (Levels of Logic = 9)
  Clock Path Skew:      -0.020ns (0.394 - 0.414)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y102.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y105.F2     net (fanout=2)        0.807   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X108Y81.G2     net (fanout=59)       1.259   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X108Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<11>_SW0
    SLICE_X108Y78.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N112
    SLICE_X108Y78.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.552ns (6.253ns logic, 6.299ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.504ns (Levels of Logic = 9)
  Clock Path Skew:      -0.067ns (0.347 - 0.414)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y102.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X93Y105.F2     net (fanout=2)        0.807   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y81.G3     net (fanout=59)       0.726   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X101Y82.SR     net (fanout=1)        1.175   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X101Y82.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.504ns (6.253ns logic, 6.251ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (0.731 - 0.889)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y107.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X93Y105.F1     net (fanout=4)        0.636   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y79.G3     net (fanout=59)       0.820   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y79.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y79.SR     net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y79.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.397ns (6.224ns logic, 6.173ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.378ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (0.731 - 0.889)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X93Y105.F3     net (fanout=4)        0.591   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X100Y79.G3     net (fanout=59)       0.820   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X100Y79.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N98
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<31>_SW0
    SLICE_X101Y79.SR     net (fanout=1)        1.174   ftop/gbe0/dcp_dcp_cpReqF/N68
    SLICE_X101Y79.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     12.378ns (6.250ns logic, 6.128ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.354ns (Levels of Logic = 9)
  Clock Path Skew:      -0.181ns (0.715 - 0.896)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y103.F1     net (fanout=4)        0.675   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X94Y98.F3      net (fanout=15)       0.771   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X94Y98.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X96Y94.G4      net (fanout=7)        0.967   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X96Y94.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X97Y100.F4     net (fanout=43)       1.046   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X97Y100.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N52
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X99Y96.SR      net (fanout=1)        0.938   ftop/gbe0/dcp_dcp_dcpRespF/N52
    SLICE_X99Y96.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     12.354ns (6.194ns logic, 6.160ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.301ns (Levels of Logic = 9)
  Clock Path Skew:      -0.205ns (0.691 - 0.896)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y104.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X94Y103.F1     net (fanout=4)        0.675   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X94Y103.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.F2     net (fanout=1)        0.516   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019893
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X103Y84.F4     net (fanout=59)       1.151   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X103Y84.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N30
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<49>_SW0
    SLICE_X104Y89.SR     net (fanout=1)        0.580   ftop/gbe0/dcp_dcp_cpReqF/N30
    SLICE_X104Y89.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49
    -------------------------------------------------  ---------------------------
    Total                                     12.301ns (6.209ns logic, 6.092ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.352ns (Levels of Logic = 9)
  Clock Path Skew:      -0.141ns (0.748 - 0.889)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y107.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X93Y105.F1     net (fanout=4)        0.636   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X108Y81.G2     net (fanout=59)       1.259   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X108Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<11>_SW0
    SLICE_X108Y78.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N112
    SLICE_X108Y78.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.352ns (6.224ns logic, 6.128ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.304ns (Levels of Logic = 9)
  Clock Path Skew:      -0.188ns (0.701 - 0.889)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y107.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X93Y105.F1     net (fanout=4)        0.636   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y81.G3     net (fanout=59)       0.726   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X101Y82.SR     net (fanout=1)        1.175   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X101Y82.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.304ns (6.224ns logic, 6.080ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.141ns (0.748 - 0.889)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X93Y105.F3     net (fanout=4)        0.591   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X108Y81.G2     net (fanout=59)       1.259   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X108Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<11>_SW0
    SLICE_X108Y78.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_cpReqF/N112
    SLICE_X108Y78.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<11>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     12.333ns (6.250ns logic, 6.083ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.285ns (Levels of Logic = 9)
  Clock Path Skew:      -0.188ns (0.701 - 0.889)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X93Y105.F3     net (fanout=4)        0.591   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X93Y105.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.F1     net (fanout=1)        0.373   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198120
    SLICE_X92Y104.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10198136
    SLICE_X92Y102.F4     net (fanout=3)        0.361   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1019
    SLICE_X92Y102.X      Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X95Y105.G3     net (fanout=1)        0.595   ftop/gbe0/N100
    SLICE_X95Y105.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X95Y105.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X95Y105.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.G3     net (fanout=5)        0.269   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X95Y109.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X102Y90.G3     net (fanout=15)       1.143   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X102Y90.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.G3     net (fanout=7)        0.780   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X102Y81.G3     net (fanout=59)       0.726   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X102Y81.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X101Y82.SR     net (fanout=1)        1.175   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X101Y82.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.285ns (6.250ns logic, 6.035ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 0)
  Clock Path Skew:      6.218ns (6.907 - 0.689)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X97Y186.BX     net (fanout=1)        0.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X97Y186.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (1.212ns logic, 0.270ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 0)
  Clock Path Skew:      6.216ns (6.914 - 0.698)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y189.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X97Y189.BY     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X97Y189.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (1.272ns logic, 0.287ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 0)
  Clock Path Skew:      6.212ns (6.907 - 0.695)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y186.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X97Y186.BY     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X97Y186.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (1.272ns logic, 0.287ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 0)
  Clock Path Skew:      6.232ns (6.939 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y186.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y192.BY     net (fanout=1)        0.614   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y192.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.287ns logic, 0.614ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 0)
  Clock Path Skew:      6.256ns (6.969 - 0.713)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y183.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X103Y193.BY    net (fanout=1)        4.183   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X103Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.272ns logic, 4.183ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 0)
  Clock Path Skew:      6.256ns (6.969 - 0.713)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y182.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X103Y193.BX    net (fanout=1)        4.245   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X103Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (1.212ns logic, 4.245ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.907 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y183.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X97Y187.BX     net (fanout=1)        4.277   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X97Y187.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (1.212ns logic, 4.277ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.907 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y182.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X97Y187.BY     net (fanout=1)        4.219   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X97Y187.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (1.272ns logic, 4.219ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 0)
  Clock Path Skew:      6.232ns (6.939 - 0.707)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y187.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y192.BX     net (fanout=1)        4.406   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y192.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.252ns logic, 4.406ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.728ns (Levels of Logic = 0)
  Clock Path Skew:      6.219ns (6.914 - 0.695)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y187.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X97Y189.BX     net (fanout=1)        4.516   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X97Y189.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.728ns (1.212ns logic, 4.516ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.424 - 0.385)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y77.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X98Y76.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X98Y76.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.424 - 0.385)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y77.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X98Y76.BY      net (fanout=2)        0.326   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X98Y76.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.122 - 0.101)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y75.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X106Y73.BY     net (fanout=2)        0.313   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X106Y73.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.582ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.122 - 0.101)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y75.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X106Y73.BY     net (fanout=2)        0.313   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X106Y73.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.290ns logic, 0.313ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_31 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.129ns (0.730 - 0.601)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_31 to ftop/gbe0/rxDCPMesg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y137.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_31
    SLICE_X99Y135.BX     net (fanout=2)        0.301   ftop/gbe0/rxDCPMesg<31>
    SLICE_X99Y135.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.430 - 0.372)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y85.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    SLICE_X108Y85.BY     net (fanout=2)        0.356   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
    SLICE_X108Y85.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<52>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.347ns logic, 0.356ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.430 - 0.372)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y85.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_52
    SLICE_X108Y85.BY     net (fanout=2)        0.356   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<52>
    SLICE_X108Y85.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<52>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem53.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.348ns logic, 0.356ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.428 - 0.402)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y78.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53
    SLICE_X100Y80.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
    SLICE_X100Y80.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<53>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.347ns logic, 0.330ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.652ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.026ns (0.428 - 0.402)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y78.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_53
    SLICE_X100Y80.BY     net (fanout=2)        0.330   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<53>
    SLICE_X100Y80.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<53>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem54.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.348ns logic, 0.330ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.407 - 0.330)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y163.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X105Y163.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X105Y163.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X96Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X96Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X96Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X96Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X100Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rst/SR
  Logical resource: ftop/gbe0/phyRst/rst/SR
  Location pin: SLICE_X100Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X94Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X80Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_1/SR
  Location pin: SLICE_X80Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X80Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_0/SR
  Location pin: SLICE_X80Y196.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X82Y199.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X82Y199.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X90Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1/SR
  Location pin: SLICE_X90Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_0/SR
  Location pin: SLICE_X90Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_0/SR
  Location pin: SLICE_X90Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.197ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.662 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y174.CE    net (fanout=18)       1.825   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (2.997ns logic, 5.145ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.662 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y174.CE    net (fanout=18)       1.825   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (2.997ns logic, 5.145ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.667 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y176.CE    net (fanout=18)       1.828   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (2.997ns logic, 5.148ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.667 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y177.CE    net (fanout=18)       1.828   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (2.997ns logic, 5.148ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.667 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y176.CE    net (fanout=18)       1.828   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (2.997ns logic, 5.148ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.147ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.682 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y175.CE    net (fanout=18)       1.830   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      8.147ns (2.997ns logic, 5.150ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.147ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.682 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y175.CE    net (fanout=18)       1.830   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y175.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      8.147ns (2.997ns logic, 5.150ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.631 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y180.CE    net (fanout=18)       1.574   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.997ns logic, 4.894ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.891ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.631 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y180.CE    net (fanout=18)       1.574   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.997ns logic, 4.894ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.657 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y177.CE    net (fanout=18)       1.581   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (2.997ns logic, 4.901ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.657 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y177.CE    net (fanout=18)       1.581   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (2.997ns logic, 4.901ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.631 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y181.CE    net (fanout=18)       1.325   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (2.997ns logic, 4.645ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.631 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y181.CE    net (fanout=18)       1.325   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y181.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.642ns (2.997ns logic, 4.645ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.657 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y176.CE    net (fanout=18)       1.349   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (2.997ns logic, 4.669ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.657 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y177.CE    net (fanout=18)       1.349   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (2.997ns logic, 4.669ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.657 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y176.CE    net (fanout=18)       1.349   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (2.997ns logic, 4.669ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.657 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y177.CE    net (fanout=18)       1.349   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.666ns (2.997ns logic, 4.669ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.667 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y176.CE    net (fanout=18)       1.338   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (2.997ns logic, 4.658ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.667 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y177.CE    net (fanout=18)       1.338   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y177.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (2.997ns logic, 4.658ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.655ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.667 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y197.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X101Y185.G2    net (fanout=20)       1.193   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X101Y185.F3    net (fanout=1)        0.510   ftop/gbe0/gmac/N161
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y178.G1    net (fanout=4)        0.693   ftop/gbe0/gmac/N31
    SLICE_X103Y178.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X101Y184.F1    net (fanout=34)       0.924   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y176.CE    net (fanout=18)       1.338   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (2.997ns logic, 4.658ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.467 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y175.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X108Y174.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.050 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y174.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X103Y174.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X103Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.089 - 0.075)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y166.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X105Y167.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X105Y167.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.041 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X108Y177.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X108Y177.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.084 - 0.071)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X104Y164.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X104Y164.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.498ns logic, 0.314ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.116 - 0.094)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y171.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X104Y168.BX    net (fanout=2)        0.309   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X104Y168.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.434 - 0.421)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y173.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X103Y173.BX    net (fanout=4)        0.343   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X103Y173.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.479ns logic, 0.343ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.452 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X106Y176.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X106Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.019 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y178.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X110Y176.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X110Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.948ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.456 - 0.376)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X108Y176.BX    net (fanout=2)        0.429   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X108Y176.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.519ns logic, 0.429ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.467 - 0.380)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y175.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X108Y174.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.452 - 0.388)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y177.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X106Y176.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X106Y176.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.614ns logic, 0.326ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.456 - 0.376)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y176.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X108Y176.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X108Y176.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.614ns logic, 0.345ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.041 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y179.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X108Y177.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X108Y177.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.116 - 0.099)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y169.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X105Y168.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X105Y168.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.763 - 0.642)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y173.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y163.G3    net (fanout=13)       0.604   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y163.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.418ns logic, 0.604ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.763 - 0.642)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y173.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y163.G3    net (fanout=13)       0.604   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y163.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.418ns logic, 0.604ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.050 - 0.043)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y174.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X103Y174.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X103Y174.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.084 - 0.071)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y164.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X104Y164.BY    net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X104Y164.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.556ns logic, 0.371ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.412 - 0.398)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y162.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X103Y164.BX    net (fanout=1)        0.474   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X103Y164.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.458ns logic, 0.474ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X102Y174.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X102Y174.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X102Y174.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X102Y174.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y173.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X104Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y197.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X104Y197.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4326903 paths analyzed, 51383 endpoints analyzed, 2619 failing endpoints
 2619 timing errors detected. (2619 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.709ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.795ns (Levels of Logic = 10)
  Clock Path Skew:      0.086ns (0.389 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.795ns (6.610ns logic, 12.185ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.658ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.389 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X75Y54.G2      net (fanout=18)       0.401   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.658ns (6.766ns logic, 11.892ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.362ns (Levels of Logic = 10)
  Clock Path Skew:      0.086ns (0.389 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X68Y57.G4      net (fanout=17)       1.220   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X68Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y61.F1      net (fanout=10)       1.278   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y61.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X69Y58.F1      net (fanout=3)        1.020   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X69Y58.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.F3      net (fanout=1)        0.236   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.362ns (6.611ns logic, 11.751ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.141ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.389 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X68Y57.G2      net (fanout=18)       0.854   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X68Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y61.F1      net (fanout=10)       1.278   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y61.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X69Y58.F1      net (fanout=3)        1.020   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X69Y58.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.F3      net (fanout=1)        0.236   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.141ns (6.767ns logic, 11.374ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.230ns (Levels of Logic = 10)
  Clock Path Skew:      0.086ns (0.389 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X71Y56.G2      net (fanout=17)       1.228   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X71Y56.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y57.F2      net (fanout=11)       1.210   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y57.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X71Y63.G1      net (fanout=4)        1.806   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X71Y63.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X71Y63.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X71Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X72Y64.F2      net (fanout=1)        0.631   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.230ns (6.516ns logic, 11.714ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.074ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.389 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.YQ      Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X72Y58.G2      net (fanout=6)        1.458   ftop/cp/cpReq<61>
    SLICE_X72Y58.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X75Y55.G1      net (fanout=11)       0.998   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X75Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X68Y57.G1      net (fanout=18)       1.255   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X68Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y61.F1      net (fanout=10)       1.278   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y61.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X69Y58.F1      net (fanout=3)        1.020   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X69Y58.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.F3      net (fanout=1)        0.236   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.074ns (6.727ns logic, 11.347ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wrkAct_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.919ns (Levels of Logic = 9)
  Clock Path Skew:      -0.135ns (0.277 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wrkAct_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X74Y65.G2      net (fanout=18)       1.711   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X74Y65.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y76.G2      net (fanout=14)       0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y76.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T1
    SLICE_X71Y42.F3      net (fanout=46)       3.072   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T
    SLICE_X71Y42.COUT    Topcyf                1.026   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_lut<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.CIN     net (fanout=1)        0.000   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.COUT    Tbyp                  0.130   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<6>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.G1      net (fanout=4)        1.726   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.Y       Tilo                  0.616   ftop/cp/N1267
                                                       ftop/cp/dispatched_or000011
    SLICE_X72Y42.F4      net (fanout=2)        0.055   ftop/cp/N157
    SLICE_X72Y42.X       Tilo                  0.601   ftop/cp/N1267
                                                       ftop/cp/wrkAct_EN_SW0_SW0_SW0
    SLICE_X75Y59.F1      net (fanout=1)        1.088   ftop/cp/N1267
    SLICE_X75Y59.X       Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN
    SLICE_X75Y66.CE      net (fanout=4)        0.623   ftop/cp/wrkAct_EN
    SLICE_X75Y66.CLK     Tceck                 0.155   ftop/cp/wrkAct<0>
                                                       ftop/cp/wrkAct_0
    -------------------------------------------------  ---------------------------
    Total                                     17.919ns (6.080ns logic, 11.839ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wrkAct_2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.919ns (Levels of Logic = 9)
  Clock Path Skew:      -0.135ns (0.277 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wrkAct_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X74Y65.G2      net (fanout=18)       1.711   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X74Y65.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y76.G2      net (fanout=14)       0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y76.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T1
    SLICE_X71Y42.F3      net (fanout=46)       3.072   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T
    SLICE_X71Y42.COUT    Topcyf                1.026   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_lut<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.CIN     net (fanout=1)        0.000   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.COUT    Tbyp                  0.130   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<6>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.G1      net (fanout=4)        1.726   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.Y       Tilo                  0.616   ftop/cp/N1267
                                                       ftop/cp/dispatched_or000011
    SLICE_X72Y42.F4      net (fanout=2)        0.055   ftop/cp/N157
    SLICE_X72Y42.X       Tilo                  0.601   ftop/cp/N1267
                                                       ftop/cp/wrkAct_EN_SW0_SW0_SW0
    SLICE_X75Y59.F1      net (fanout=1)        1.088   ftop/cp/N1267
    SLICE_X75Y59.X       Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN
    SLICE_X75Y67.CE      net (fanout=4)        0.623   ftop/cp/wrkAct_EN
    SLICE_X75Y67.CLK     Tceck                 0.155   ftop/cp/wrkAct<2>
                                                       ftop/cp/wrkAct_2
    -------------------------------------------------  ---------------------------
    Total                                     17.919ns (6.080ns logic, 11.839ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wrkAct_1 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.902ns (Levels of Logic = 9)
  Clock Path Skew:      -0.135ns (0.277 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wrkAct_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X74Y65.G2      net (fanout=18)       1.711   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X74Y65.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y76.G2      net (fanout=14)       0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y76.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T1
    SLICE_X71Y42.F3      net (fanout=46)       3.072   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T
    SLICE_X71Y42.COUT    Topcyf                1.026   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_lut<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.CIN     net (fanout=1)        0.000   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.COUT    Tbyp                  0.130   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<6>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.G1      net (fanout=4)        1.726   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.Y       Tilo                  0.616   ftop/cp/N1267
                                                       ftop/cp/dispatched_or000011
    SLICE_X72Y42.F4      net (fanout=2)        0.055   ftop/cp/N157
    SLICE_X72Y42.X       Tilo                  0.601   ftop/cp/N1267
                                                       ftop/cp/wrkAct_EN_SW0_SW0_SW0
    SLICE_X75Y59.F1      net (fanout=1)        1.088   ftop/cp/N1267
    SLICE_X75Y59.X       Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN
    SLICE_X74Y66.CE      net (fanout=4)        0.606   ftop/cp/wrkAct_EN
    SLICE_X74Y66.CLK     Tceck                 0.155   ftop/cp/wrkAct<1>
                                                       ftop/cp/wrkAct_1
    -------------------------------------------------  ---------------------------
    Total                                     17.902ns (6.080ns logic, 11.822ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wrkAct_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.901ns (Levels of Logic = 9)
  Clock Path Skew:      -0.134ns (0.278 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wrkAct_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X74Y65.G2      net (fanout=18)       1.711   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X74Y65.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X77Y76.G2      net (fanout=14)       0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X77Y76.Y       Tilo                  0.561   ftop/cp/wci_reqPend_5<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T1
    SLICE_X71Y42.F3      net (fanout=46)       3.072   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_T_T_T
    SLICE_X71Y42.COUT    Topcyf                1.026   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_lut<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<4>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.CIN     net (fanout=1)        0.000   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<5>
    SLICE_X71Y43.COUT    Tbyp                  0.130   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<6>
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.G1      net (fanout=4)        1.726   ftop/cp/MUX_wrkAct_write_1__SEL_11_wg_cy<7>
    SLICE_X72Y42.Y       Tilo                  0.616   ftop/cp/N1267
                                                       ftop/cp/dispatched_or000011
    SLICE_X72Y42.F4      net (fanout=2)        0.055   ftop/cp/N157
    SLICE_X72Y42.X       Tilo                  0.601   ftop/cp/N1267
                                                       ftop/cp/wrkAct_EN_SW0_SW0_SW0
    SLICE_X75Y59.F1      net (fanout=1)        1.088   ftop/cp/N1267
    SLICE_X75Y59.X       Tilo                  0.562   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN
    SLICE_X72Y66.CE      net (fanout=4)        0.605   ftop/cp/wrkAct_EN
    SLICE_X72Y66.CLK     Tceck                 0.155   ftop/cp/wrkAct<3>
                                                       ftop/cp/wrkAct_3
    -------------------------------------------------  ---------------------------
    Total                                     17.901ns (6.080ns logic, 11.821ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.103ns (Levels of Logic = 10)
  Clock Path Skew:      0.076ns (0.379 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X83Y53.F4      net (fanout=4)        0.383   ftop/cp/N234
    SLICE_X83Y53.X       Tilo                  0.562   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X67Y60.CE      net (fanout=1)        1.335   ftop/cp/wci_respF_10_DEQ
    SLICE_X67Y60.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.103ns (6.571ns logic, 11.532ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      18.119ns (Levels of Logic = 10)
  Clock Path Skew:      0.094ns (0.389 - 0.295)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y54.YQ      Tcko                  0.596   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_24
    SLICE_X73Y32.G4      net (fanout=12)       1.269   ftop/cp/cpReq<24>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     18.119ns (6.711ns logic, 11.408ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.966ns (Levels of Logic = 10)
  Clock Path Skew:      -0.033ns (0.379 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X75Y54.G2      net (fanout=18)       0.401   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X83Y53.F4      net (fanout=4)        0.383   ftop/cp/N234
    SLICE_X83Y53.X       Tilo                  0.562   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X67Y60.CE      net (fanout=1)        1.335   ftop/cp/wci_respF_10_DEQ
    SLICE_X67Y60.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.966ns (6.727ns logic, 11.239ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.987ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.389 - 0.399)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y58.YQ      Tcko                  0.596   ftop/cp/cpReq_20_1
                                                       ftop/cp/cpReq_20_1
    SLICE_X73Y52.G1      net (fanout=5)        2.067   ftop/cp/cpReq_20_1
    SLICE_X73Y52.Y       Tilo                  0.561   ftop/cp/_theResult_____1__h74442<1>1
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X75Y55.G3      net (fanout=3)        0.357   ftop/cp/wn__h74423<1>
    SLICE_X75Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X68Y57.G1      net (fanout=18)       1.255   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X68Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y61.F1      net (fanout=10)       1.278   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y61.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X69Y58.F1      net (fanout=3)        1.020   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X69Y58.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.F3      net (fanout=1)        0.236   ftop/cp/WILL_FIRE_RL_completeWorkerWrite852
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.987ns (6.672ns logic, 11.315ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.965ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.389 - 0.412)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y55.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_26
    SLICE_X72Y54.G3      net (fanout=7)        1.993   ftop/cp/cpReq<26>
    SLICE_X72Y54.Y       Tilo                  0.616   ftop/cp/N1386
                                                       ftop/cp/_theResult_____1__h74424<3>1_SW0
    SLICE_X74Y57.F1      net (fanout=1)        0.891   ftop/cp/N1596
    SLICE_X74Y57.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X71Y56.G3      net (fanout=18)       0.818   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X71Y56.Y       Tilo                  0.561   ftop/cp/wci_reqPend_11<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y57.F2      net (fanout=11)       1.210   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y57.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X71Y63.G1      net (fanout=4)        1.806   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X71Y63.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X71Y63.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X71Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X72Y64.F2      net (fanout=1)        0.631   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.965ns (6.672ns logic, 11.293ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_28 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.923ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.258 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y54.F3      net (fanout=9)        1.394   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y54.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y57.CE      net (fanout=58)       1.978   ftop/cp/cpReq_EN
    SLICE_X73Y57.CLK     Tceck                 0.155   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_28
    -------------------------------------------------  ---------------------------
    Total                                     17.923ns (5.994ns logic, 11.929ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.923ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.258 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y54.F3      net (fanout=9)        1.394   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y54.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y56.CE      net (fanout=58)       1.978   ftop/cp/cpReq_EN
    SLICE_X73Y56.CLK     Tceck                 0.155   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_19
    -------------------------------------------------  ---------------------------
    Total                                     17.923ns (5.994ns logic, 11.929ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.923ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.258 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y54.F3      net (fanout=9)        1.394   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y54.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y56.CE      net (fanout=58)       1.978   ftop/cp/cpReq_EN
    SLICE_X73Y56.CLK     Tceck                 0.155   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    -------------------------------------------------  ---------------------------
    Total                                     17.923ns (5.994ns logic, 11.929ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpReq_60 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.923ns (Levels of Logic = 9)
  Clock Path Skew:      -0.045ns (0.258 - 0.303)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpReq_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y52.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X73Y32.G3      net (fanout=10)       2.046   ftop/cp/cpReq<25>
    SLICE_X73Y32.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X72Y58.F3      net (fanout=1)        0.849   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X72Y58.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X75Y54.G1      net (fanout=17)       0.683   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X75Y54.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X76Y42.G2      net (fanout=10)       0.875   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X76Y42.Y       Tilo                  0.616   ftop/cp/wci_reqPend_14<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y62.F2      net (fanout=4)        2.315   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X68Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.F1      net (fanout=1)        1.180   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X68Y54.F3      net (fanout=9)        1.394   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X68Y54.X       Tilo                  0.601   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X73Y57.CE      net (fanout=58)       1.978   ftop/cp/cpReq_EN
    SLICE_X73Y57.CLK     Tceck                 0.155   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    -------------------------------------------------  ---------------------------
    Total                                     17.923ns (5.994ns logic, 11.929ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.925ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.389 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.YQ      Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X72Y58.G2      net (fanout=6)        1.458   ftop/cp/cpReq<61>
    SLICE_X72Y58.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X75Y55.G1      net (fanout=11)       0.998   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X75Y55.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y55.G1      net (fanout=18)       1.719   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y55.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X67Y42.G4      net (fanout=10)       0.699   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X67Y42.Y       Tilo                  0.561   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X64Y60.F3      net (fanout=4)        1.003   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X64Y60.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X71Y63.F3      net (fanout=1)        0.808   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X71Y63.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X72Y64.F2      net (fanout=1)        0.631   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X72Y64.X       Tilo                  0.601   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X72Y62.F2      net (fanout=1)        0.294   ftop/cp/N885
    SLICE_X72Y62.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X84Y54.G2      net (fanout=9)        1.257   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X84Y54.Y       Tilo                  0.616   ftop/cp/wci_respF_2_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X72Y50.F3      net (fanout=4)        1.434   ftop/cp/N234
    SLICE_X72Y50.X       Tilo                  0.601   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X64Y49.CE      net (fanout=1)        0.937   ftop/cp/wci_respF_11_DEQ
    SLICE_X64Y49.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.925ns (6.687ns logic, 11.238ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.883 - 0.748)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X48Y38.BY      net (fanout=2)        0.313   ftop/cp/td<31>
    SLICE_X48Y38.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.287ns logic, 0.313ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.135ns (0.883 - 0.748)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.XQ      Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X48Y38.BY      net (fanout=2)        0.313   ftop/cp/td<31>
    SLICE_X48Y38.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.288ns logic, 0.313ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.493 - 0.373)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y34.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_9_q_0_2
    SLICE_X110Y34.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X110Y34.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.396 - 0.300)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_9_q_0_27
    SLICE_X98Y62.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X98Y62.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (0.493 - 0.373)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y34.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_9_q_0_2
    SLICE_X110Y34.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X110Y34.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_27 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.396 - 0.300)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_27 to ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<27>
                                                       ftop/cp/wci_reqF_9_q_0_27
    SLICE_X98Y62.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<27>
    SLICE_X98Y62.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.366 - 0.285)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y52.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_9_q_0_17
    SLICE_X98Y53.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X98Y53.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_17 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.366 - 0.285)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_17 to ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y52.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<17>
                                                       ftop/cp/wci_reqF_9_q_0_17
    SLICE_X98Y53.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<17>
    SLICE_X98Y53.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<17>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_13 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.577 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_13 to ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.XQ      Tcko                  0.417   ftop/cp/td<13>
                                                       ftop/cp/td_13
    SLICE_X50Y33.BY      net (fanout=2)        0.356   ftop/cp/td<13>
    SLICE_X50Y33.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<45>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.643ns (0.287ns logic, 0.356ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_13 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.113ns (0.577 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_13 to ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y33.XQ      Tcko                  0.417   ftop/cp/td<13>
                                                       ftop/cp/td_13
    SLICE_X50Y33.BY      net (fanout=2)        0.356   ftop/cp/td<13>
    SLICE_X50Y33.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<45>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem46.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.288ns logic, 0.356ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_5 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.490 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_5 to ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y102.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_6_q_0_5
    SLICE_X66Y103.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<5>
    SLICE_X66Y103.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_5 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.490 - 0.447)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_5 to ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y102.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<5>
                                                       ftop/cp/wci_reqF_6_q_0_5
    SLICE_X66Y103.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<5>
    SLICE_X66Y103.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_20 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.424 - 0.309)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_20 to ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y68.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_9_q_0_20
    SLICE_X98Y69.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<20>
    SLICE_X98Y69.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.347ns logic, 0.325ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_20 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.424 - 0.309)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_20 to ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y68.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<21>
                                                       ftop/cp/wci_reqF_9_q_0_20
    SLICE_X98Y69.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<20>
    SLICE_X98Y69.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<20>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.348ns logic, 0.325ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.070 - 0.054)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_33 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y80.XQ      Tcko                  0.417   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    SLICE_X66Y79.BY      net (fanout=2)        0.295   ftop/cp_server_response_get<33>
    SLICE_X66Y79.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.287ns logic, 0.295ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_0 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (0.530 - 0.377)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_0 to ftop/gbewrk/wci_wslv_reqF/Mram_arr1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y45.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_9_q_0_0
    SLICE_X106Y44.BY     net (fanout=2)        0.430   ftop/cp_wci_Vm_9_MData<0>
    SLICE_X106Y44.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<0>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.289ns logic, 0.430ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.070 - 0.054)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_33 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y80.XQ      Tcko                  0.417   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    SLICE_X66Y79.BY      net (fanout=2)        0.295   ftop/cp_server_response_get<33>
    SLICE_X66Y79.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<33>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.288ns logic, 0.295ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_9_q_0_0 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.720ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (0.530 - 0.377)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_9_q_0_0 to ftop/gbewrk/wci_wslv_reqF/Mram_arr1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y45.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_9_q_0_0
    SLICE_X106Y44.BY     net (fanout=2)        0.430   ftop/cp_wci_Vm_9_MData<0>
    SLICE_X106Y44.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<0>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.720ns (0.290ns logic, 0.430ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_1 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.134 - 0.095)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_1 to ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.YQ      Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_1
    SLICE_X56Y76.BY      net (fanout=3)        0.324   ftop/pwrk/i2cC_vrReadData_1
    SLICE_X56Y76.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<1>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.289ns logic, 0.324ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_1 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.134 - 0.095)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_1 to ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.YQ      Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_1
    SLICE_X56Y76.BY      net (fanout=3)        0.324   ftop/pwrk/i2cC_vrReadData_1
    SLICE_X56Y76.CLK     Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<1>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.290ns logic, 0.324ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_73/SR
  Location pin: SLICE_X4Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_73/SR
  Location pin: SLICE_X4Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_72/SR
  Location pin: SLICE_X4Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<73>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_72/SR
  Location pin: SLICE_X4Y59.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<83>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_83/SR
  Location pin: SLICE_X8Y58.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<83>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_83/SR
  Location pin: SLICE_X8Y58.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<83>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_82/SR
  Location pin: SLICE_X8Y58.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<83>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_82/SR
  Location pin: SLICE_X8Y58.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_59/SR
  Location pin: SLICE_X10Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_59/SR
  Location pin: SLICE_X10Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_58/SR
  Location pin: SLICE_X10Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<59>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_58/SR
  Location pin: SLICE_X10Y94.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<77>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_77/SR
  Location pin: SLICE_X12Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<77>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_77/SR
  Location pin: SLICE_X12Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<77>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_76/SR
  Location pin: SLICE_X12Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<77>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_76/SR
  Location pin: SLICE_X12Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<69>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_69/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<69>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_69/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<69>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_68/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<69>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_68/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     18.709ns|            0|         2619|            2|      4326903|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     18.709ns|          N/A|         2619|            0|      4326903|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.197|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.783|         |    3.730|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.709|         |         |         |
sys0_clkp      |   18.709|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.709|         |         |         |
sys0_clkp      |   18.709|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4214  Score: 6185041  (Setup/Max: 6162541, Hold: 22500)

Constraints cover 4591452 paths, 0 nets, and 100170 connections

Design statistics:
   Minimum period:  18.709ns{1}   (Maximum frequency:  53.450MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 23 16:10:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 839 MB



