<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ULTRA96V2_xbar_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_zynq_ultra_ps_e_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_zynq_ultra_ps_e_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_pc_2_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_ds_3_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_pc_3_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_ds_4_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_pc_4_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_ds_5_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_pc_5_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_ds_6_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_pc_6_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_ds_7_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_pc_7_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_ds_8_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_pc_8_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_proc_sys_reset_0_1_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_proc_sys_reset_1_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_proc_sys_reset_2_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_proc_sys_reset_3_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_proc_sys_reset_4_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_proc_sys_reset_5_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_proc_sys_reset_6_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_ds_1_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_7_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_ds_2_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_auto_pc_1_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_7_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_proc_sys_reset_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_proc_sys_reset_3_0_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_blk_mem_gen_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_axi_uart16550_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_uart16550_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_pc_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_pc_7_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_axi_uart16550_1_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_uart16550_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_axi_uart16550_0_0_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_axi_gpio_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_axi_gpio_1_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_axi_gpio_2_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_gpio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_auto_ds_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_auto_ds_7_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_PWM_w_Int_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_PWM_w_Int_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_PWM_w_Int_1_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_PWM_w_Int_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ULTRA96V2_PWM_w_Int_0_0_synth_1"/>
	</Run>
	<Run Id="ULTRA96V2_system_management_wiz_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_system_management_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_axi_intc_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_axi_intc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ULTRA96V2_clk_wiz_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/ULTRA96V2_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ULTRA96V2_xbar_0_synth_1"/>
		<Parent Id="ULTRA96V2_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_3_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_4_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_4_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_5_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_5_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_6_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_6_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_7_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_7_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_8_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_8_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_0_1_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_4_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_5_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_6_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_1_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_2_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_1_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_uart16550_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_uart16550_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_gpio_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_gpio_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_gpio_2_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_0_synth_1"/>
		<Parent Id="ULTRA96V2_PWM_w_Int_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_PWM_w_Int_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_system_management_wiz_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_intc_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_clk_wiz_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_2/ULTRA96V2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="ULTRA96V2_xbar_0_synth_1"/>
		<Parent Id="ULTRA96V2_zynq_ultra_ps_e_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_2_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_3_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_3_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_4_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_4_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_5_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_5_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_6_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_6_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_7_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_7_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_8_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_8_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_0_1_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_2_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_3_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_4_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_5_0_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_6_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_1_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_2_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_1_synth_1"/>
		<Parent Id="ULTRA96V2_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_uart16550_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_pc_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_uart16550_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_gpio_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_gpio_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_gpio_2_0_synth_1"/>
		<Parent Id="ULTRA96V2_auto_ds_0_synth_1"/>
		<Parent Id="ULTRA96V2_PWM_w_Int_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_PWM_w_Int_1_0_synth_1"/>
		<Parent Id="ULTRA96V2_system_management_wiz_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_axi_intc_0_0_synth_1"/>
		<Parent Id="ULTRA96V2_clk_wiz_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

