vendor_name = ModelSim
source_file = 1, src/Constants.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/memory/Register.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/util/Multiplexer.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/memory/RegisterFile.vhd
source_file = 1, src/Types.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/memory/RAM.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/util/Adder.vhd
source_file = 1, src/component/Fetch.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/lib/Types.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/lib/Constants.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/io/HexDisplay.vhd
source_file = 1, src/component/Decode.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/Processor.vhd
source_file = 1, src/component/Controller.vhd
source_file = 1, src/component/Execute.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/component/ALU.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/component/Shifter.vhd
source_file = 1, src/component/MemoryAccess.vhd
source_file = 1, src/component/WriteBack.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/stage/Fetch.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/memory/DataRAM.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/src/stage/WriteBack.vhd
source_file = 1, C:/Vinicius/quanta/Hardware/quanta2/db/quanta2.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = quanta2
instance = comp, \out_hex_0[6]~output\, out_hex_0[6]~output, quanta2, 1
instance = comp, \out_hex_0[5]~output\, out_hex_0[5]~output, quanta2, 1
instance = comp, \out_hex_0[4]~output\, out_hex_0[4]~output, quanta2, 1
instance = comp, \out_hex_0[3]~output\, out_hex_0[3]~output, quanta2, 1
instance = comp, \out_hex_0[2]~output\, out_hex_0[2]~output, quanta2, 1
instance = comp, \out_hex_0[1]~output\, out_hex_0[1]~output, quanta2, 1
instance = comp, \out_hex_0[0]~output\, out_hex_0[0]~output, quanta2, 1
instance = comp, \sys_clock~input\, sys_clock~input, quanta2, 1
