// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "12/22/2024 20:08:15"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module signal_generator (
	reset,
	sys_clk,
	switch,
	freq_add,
	freq_dec,
	vga_clk,
	wave_out);
input 	reset;
input 	sys_clk;
input 	[1:0] switch;
input 	freq_add;
input 	freq_dec;
output 	vga_clk;
output 	[7:0] wave_out;

// Design Ports Information
// vga_clk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wave_out[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_dec	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// freq_add	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sys_clk~input_o ;
wire \sys_clk~inputCLKENA0_outclk ;
wire \switch[1]~input_o ;
wire \~GND~combout ;
wire \reset~input_o ;
wire \freq_dec~input_o ;
wire \freq_dec~inputCLKENA0_outclk ;
wire \freq_add~input_o ;
wire \key_int|freq_word[11]~52_combout ;
wire \key_int|freq_word[2]~1_combout ;
wire \key_int|Add0~1_sumout ;
wire \key_int|freq_word[3]~5_combout ;
wire \key_int|LessThan0~0_combout ;
wire \key_int|Add1~2 ;
wire \key_int|Add1~5_sumout ;
wire \key_int|Add0~14 ;
wire \key_int|Add0~17_sumout ;
wire \key_int|freq_word[7]~21_combout ;
wire \key_int|Add1~6 ;
wire \key_int|Add1~10 ;
wire \key_int|Add1~14 ;
wire \key_int|Add1~18 ;
wire \key_int|Add1~21_sumout ;
wire \key_int|Add0~18 ;
wire \key_int|Add0~21_sumout ;
wire \key_int|freq_word[8]~25_combout ;
wire \key_int|Add1~22 ;
wire \key_int|Add1~25_sumout ;
wire \key_int|freq_word~58_combout ;
wire \key_int|freq_word[8]~27_combout ;
wire \key_int|freq_word[2]~0_combout ;
wire \key_int|freq_word[8]~_emulated_q ;
wire \key_int|freq_word[8]~26_combout ;
wire \key_int|Add0~22 ;
wire \key_int|Add0~25_sumout ;
wire \key_int|freq_word[9]~29_combout ;
wire \key_int|Add1~26 ;
wire \key_int|Add1~29_sumout ;
wire \key_int|freq_word[9]~31_combout ;
wire \key_int|freq_word[9]~_emulated_q ;
wire \key_int|freq_word[9]~30_combout ;
wire \key_int|Add0~26 ;
wire \key_int|Add0~29_sumout ;
wire \key_int|freq_word[10]~33_combout ;
wire \key_int|Add1~30 ;
wire \key_int|Add1~33_sumout ;
wire \key_int|freq_word[10]~35_combout ;
wire \key_int|freq_word[10]~_emulated_q ;
wire \key_int|freq_word[10]~34_combout ;
wire \key_int|Add0~30 ;
wire \key_int|Add0~33_sumout ;
wire \key_int|freq_word[11]~37_combout ;
wire \key_int|Add1~34 ;
wire \key_int|Add1~37_sumout ;
wire \key_int|freq_word[11]~39_combout ;
wire \key_int|freq_word[11]~_emulated_q ;
wire \key_int|freq_word[11]~38_combout ;
wire \key_int|LessThan0~1_combout ;
wire \key_int|freq_word~57_combout ;
wire \key_int|freq_word[7]~23_combout ;
wire \key_int|freq_word[7]~_emulated_q ;
wire \key_int|freq_word[7]~22_combout ;
wire \key_int|freq_word~53_combout ;
wire \key_int|freq_word[3]~7_combout ;
wire \key_int|freq_word[3]~_emulated_q ;
wire \key_int|freq_word[3]~6_combout ;
wire \key_int|Add0~2 ;
wire \key_int|Add0~5_sumout ;
wire \key_int|freq_word[4]~9_combout ;
wire \key_int|Add1~9_sumout ;
wire \key_int|freq_word~54_combout ;
wire \key_int|freq_word[4]~11_combout ;
wire \key_int|freq_word[4]~_emulated_q ;
wire \key_int|freq_word[4]~10_combout ;
wire \key_int|Add0~6 ;
wire \key_int|Add0~9_sumout ;
wire \key_int|freq_word[5]~13_combout ;
wire \key_int|Add1~13_sumout ;
wire \key_int|freq_word~55_combout ;
wire \key_int|freq_word[5]~15_combout ;
wire \key_int|freq_word[5]~_emulated_q ;
wire \key_int|freq_word[5]~14_combout ;
wire \key_int|Add0~10 ;
wire \key_int|Add0~13_sumout ;
wire \key_int|freq_word[6]~17_combout ;
wire \key_int|Add1~17_sumout ;
wire \key_int|freq_word~56_combout ;
wire \key_int|freq_word[6]~19_combout ;
wire \key_int|freq_word[6]~_emulated_q ;
wire \key_int|freq_word[6]~18_combout ;
wire \key_int|Add1~1_sumout ;
wire \key_int|freq_word~51_combout ;
wire \key_int|freq_word[2]~3_combout ;
wire \key_int|freq_word[2]~_emulated_q ;
wire \key_int|freq_word[2]~2_combout ;
wire \address_int|Add0~1_sumout ;
wire \address_int|freq_word_reg[3]~0_combout ;
wire \address_int|Add0~2 ;
wire \address_int|Add0~5_sumout ;
wire \address_int|Add0~6 ;
wire \address_int|Add0~9_sumout ;
wire \address_int|wave_address[4]~feeder_combout ;
wire \address_int|Add0~10 ;
wire \address_int|Add0~13_sumout ;
wire \address_int|Add0~14 ;
wire \address_int|Add0~17_sumout ;
wire \address_int|Add0~18 ;
wire \address_int|Add0~21_sumout ;
wire \address_int|wave_address[7]~feeder_combout ;
wire \address_int|Add0~22 ;
wire \address_int|Add0~25_sumout ;
wire \address_int|wave_address[8]~feeder_combout ;
wire \address_int|wave_address[8]~DUPLICATE_q ;
wire \address_int|Add0~26 ;
wire \address_int|Add0~29_sumout ;
wire \address_int|wave_address[9]~DUPLICATE_q ;
wire \address_int|Add0~30 ;
wire \address_int|Add0~33_sumout ;
wire \address_int|wave_address[10]~feeder_combout ;
wire \address_int|wave_address[10]~DUPLICATE_q ;
wire \address_int|Add0~34 ;
wire \address_int|Add0~37_sumout ;
wire \address_int|wave_address[11]~feeder_combout ;
wire \switch[0]~input_o ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \address_int|wave_address[11]~DUPLICATE_q ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a ;
wire [11:0] \address_int|phase_adder ;
wire [11:0] \address_int|wave_address ;
wire [11:0] \address_int|freq_word_reg ;

wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\sys_clk~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \wave_out[0]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[0]),
	.obar());
// synopsys translate_off
defparam \wave_out[0]~output .bus_hold = "false";
defparam \wave_out[0]~output .open_drain_output = "false";
defparam \wave_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \wave_out[1]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[1]),
	.obar());
// synopsys translate_off
defparam \wave_out[1]~output .bus_hold = "false";
defparam \wave_out[1]~output .open_drain_output = "false";
defparam \wave_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \wave_out[2]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[2]),
	.obar());
// synopsys translate_off
defparam \wave_out[2]~output .bus_hold = "false";
defparam \wave_out[2]~output .open_drain_output = "false";
defparam \wave_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \wave_out[3]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[3]),
	.obar());
// synopsys translate_off
defparam \wave_out[3]~output .bus_hold = "false";
defparam \wave_out[3]~output .open_drain_output = "false";
defparam \wave_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \wave_out[4]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[4]),
	.obar());
// synopsys translate_off
defparam \wave_out[4]~output .bus_hold = "false";
defparam \wave_out[4]~output .open_drain_output = "false";
defparam \wave_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \wave_out[5]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[5]),
	.obar());
// synopsys translate_off
defparam \wave_out[5]~output .bus_hold = "false";
defparam \wave_out[5]~output .open_drain_output = "false";
defparam \wave_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \wave_out[6]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[6]),
	.obar());
// synopsys translate_off
defparam \wave_out[6]~output .bus_hold = "false";
defparam \wave_out[6]~output .open_drain_output = "false";
defparam \wave_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \wave_out[7]~output (
	.i(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wave_out[7]),
	.obar());
// synopsys translate_off
defparam \wave_out[7]~output .bus_hold = "false";
defparam \wave_out[7]~output .open_drain_output = "false";
defparam \wave_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \sys_clk~inputCLKENA0 (
	.inclk(\sys_clk~input_o ),
	.ena(vcc),
	.outclk(\sys_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \sys_clk~inputCLKENA0 .clock_type = "global clock";
defparam \sys_clk~inputCLKENA0 .disable_mode = "low";
defparam \sys_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \sys_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \sys_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y49_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \freq_dec~input (
	.i(freq_dec),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\freq_dec~input_o ));
// synopsys translate_off
defparam \freq_dec~input .bus_hold = "false";
defparam \freq_dec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \freq_dec~inputCLKENA0 (
	.inclk(\freq_dec~input_o ),
	.ena(vcc),
	.outclk(\freq_dec~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \freq_dec~inputCLKENA0 .clock_type = "global clock";
defparam \freq_dec~inputCLKENA0 .disable_mode = "low";
defparam \freq_dec~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \freq_dec~inputCLKENA0 .ena_register_power_up = "high";
defparam \freq_dec~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \freq_add~input (
	.i(freq_add),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\freq_add~input_o ));
// synopsys translate_off
defparam \freq_add~input .bus_hold = "false";
defparam \freq_add~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N27
cyclonev_lcell_comb \key_int|freq_word[11]~52 (
// Equation(s):
// \key_int|freq_word[11]~52_combout  = ( !\freq_add~input_o  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\freq_add~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[11]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[11]~52 .extended_lut = "off";
defparam \key_int|freq_word[11]~52 .lut_mask = 64'h3333333300000000;
defparam \key_int|freq_word[11]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N18
cyclonev_lcell_comb \key_int|freq_word[2]~1 (
// Equation(s):
// \key_int|freq_word[2]~1_combout  = ( \key_int|freq_word[2]~1_combout  & ( (\reset~input_o  & ((!\key_int|freq_word[2]~2_combout ) # (!\key_int|freq_word[11]~52_combout ))) ) ) # ( !\key_int|freq_word[2]~1_combout  & ( (\reset~input_o  & 
// (!\key_int|freq_word[2]~2_combout  & \key_int|freq_word[11]~52_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\key_int|freq_word[2]~2_combout ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[2]~1 .extended_lut = "off";
defparam \key_int|freq_word[2]~1 .lut_mask = 64'h0030003033303330;
defparam \key_int|freq_word[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N30
cyclonev_lcell_comb \key_int|Add0~1 (
// Equation(s):
// \key_int|Add0~1_sumout  = SUM(( \key_int|freq_word[2]~2_combout  ) + ( !\key_int|freq_word[3]~6_combout  ) + ( !VCC ))
// \key_int|Add0~2  = CARRY(( \key_int|freq_word[2]~2_combout  ) + ( !\key_int|freq_word[3]~6_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\key_int|freq_word[3]~6_combout ),
	.datac(gnd),
	.datad(!\key_int|freq_word[2]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~1_sumout ),
	.cout(\key_int|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~1 .extended_lut = "off";
defparam \key_int|Add0~1 .lut_mask = 64'h00003333000000FF;
defparam \key_int|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N21
cyclonev_lcell_comb \key_int|freq_word[3]~5 (
// Equation(s):
// \key_int|freq_word[3]~5_combout  = ( \key_int|freq_word[3]~5_combout  & ( (\reset~input_o  & ((!\key_int|Add0~1_sumout ) # (!\key_int|freq_word[11]~52_combout ))) ) ) # ( !\key_int|freq_word[3]~5_combout  & ( (\reset~input_o  & (!\key_int|Add0~1_sumout  & 
// \key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\key_int|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[3]~5 .extended_lut = "off";
defparam \key_int|freq_word[3]~5 .lut_mask = 64'h0044004455445544;
defparam \key_int|freq_word[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N12
cyclonev_lcell_comb \key_int|LessThan0~0 (
// Equation(s):
// \key_int|LessThan0~0_combout  = ( \key_int|freq_word[3]~6_combout  & ( (!\key_int|freq_word[4]~10_combout  & !\key_int|freq_word[5]~14_combout ) ) ) # ( !\key_int|freq_word[3]~6_combout  & ( (!\key_int|freq_word[4]~10_combout  & 
// (!\key_int|freq_word[5]~14_combout  & !\key_int|freq_word[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\key_int|freq_word[4]~10_combout ),
	.datac(!\key_int|freq_word[5]~14_combout ),
	.datad(!\key_int|freq_word[2]~2_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|LessThan0~0 .extended_lut = "off";
defparam \key_int|LessThan0~0 .lut_mask = 64'hC000C000C0C0C0C0;
defparam \key_int|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N30
cyclonev_lcell_comb \key_int|Add1~1 (
// Equation(s):
// \key_int|Add1~1_sumout  = SUM(( \key_int|freq_word[2]~2_combout  ) + ( VCC ) + ( !VCC ))
// \key_int|Add1~2  = CARRY(( \key_int|freq_word[2]~2_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\key_int|freq_word[2]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~1_sumout ),
	.cout(\key_int|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~1 .extended_lut = "off";
defparam \key_int|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \key_int|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N33
cyclonev_lcell_comb \key_int|Add1~5 (
// Equation(s):
// \key_int|Add1~5_sumout  = SUM(( !\key_int|freq_word[3]~6_combout  ) + ( VCC ) + ( \key_int|Add1~2  ))
// \key_int|Add1~6  = CARRY(( !\key_int|freq_word[3]~6_combout  ) + ( VCC ) + ( \key_int|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~5_sumout ),
	.cout(\key_int|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~5 .extended_lut = "off";
defparam \key_int|Add1~5 .lut_mask = 64'h000000000000F0F0;
defparam \key_int|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N39
cyclonev_lcell_comb \key_int|Add0~13 (
// Equation(s):
// \key_int|Add0~13_sumout  = SUM(( \key_int|freq_word[6]~18_combout  ) + ( GND ) + ( \key_int|Add0~10  ))
// \key_int|Add0~14  = CARRY(( \key_int|freq_word[6]~18_combout  ) + ( GND ) + ( \key_int|Add0~10  ))

	.dataa(!\key_int|freq_word[6]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~13_sumout ),
	.cout(\key_int|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~13 .extended_lut = "off";
defparam \key_int|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \key_int|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N42
cyclonev_lcell_comb \key_int|Add0~17 (
// Equation(s):
// \key_int|Add0~17_sumout  = SUM(( \key_int|freq_word[7]~22_combout  ) + ( GND ) + ( \key_int|Add0~14  ))
// \key_int|Add0~18  = CARRY(( \key_int|freq_word[7]~22_combout  ) + ( GND ) + ( \key_int|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[7]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~17_sumout ),
	.cout(\key_int|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~17 .extended_lut = "off";
defparam \key_int|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \key_int|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N9
cyclonev_lcell_comb \key_int|freq_word[7]~21 (
// Equation(s):
// \key_int|freq_word[7]~21_combout  = ( \key_int|Add0~17_sumout  & ( (\reset~input_o  & ((\key_int|freq_word[11]~52_combout ) # (\key_int|freq_word[7]~21_combout ))) ) ) # ( !\key_int|Add0~17_sumout  & ( (\reset~input_o  & (\key_int|freq_word[7]~21_combout  
// & !\key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\key_int|freq_word[7]~21_combout ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[7]~21 .extended_lut = "off";
defparam \key_int|freq_word[7]~21 .lut_mask = 64'h0500050005550555;
defparam \key_int|freq_word[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N36
cyclonev_lcell_comb \key_int|Add1~9 (
// Equation(s):
// \key_int|Add1~9_sumout  = SUM(( \key_int|freq_word[4]~10_combout  ) + ( VCC ) + ( \key_int|Add1~6  ))
// \key_int|Add1~10  = CARRY(( \key_int|freq_word[4]~10_combout  ) + ( VCC ) + ( \key_int|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[4]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~9_sumout ),
	.cout(\key_int|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~9 .extended_lut = "off";
defparam \key_int|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \key_int|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N39
cyclonev_lcell_comb \key_int|Add1~13 (
// Equation(s):
// \key_int|Add1~13_sumout  = SUM(( \key_int|freq_word[5]~14_combout  ) + ( VCC ) + ( \key_int|Add1~10  ))
// \key_int|Add1~14  = CARRY(( \key_int|freq_word[5]~14_combout  ) + ( VCC ) + ( \key_int|Add1~10  ))

	.dataa(!\key_int|freq_word[5]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~13_sumout ),
	.cout(\key_int|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~13 .extended_lut = "off";
defparam \key_int|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \key_int|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N42
cyclonev_lcell_comb \key_int|Add1~17 (
// Equation(s):
// \key_int|Add1~17_sumout  = SUM(( \key_int|freq_word[6]~18_combout  ) + ( VCC ) + ( \key_int|Add1~14  ))
// \key_int|Add1~18  = CARRY(( \key_int|freq_word[6]~18_combout  ) + ( VCC ) + ( \key_int|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[6]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~17_sumout ),
	.cout(\key_int|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~17 .extended_lut = "off";
defparam \key_int|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \key_int|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N45
cyclonev_lcell_comb \key_int|Add1~21 (
// Equation(s):
// \key_int|Add1~21_sumout  = SUM(( \key_int|freq_word[7]~22_combout  ) + ( VCC ) + ( \key_int|Add1~18  ))
// \key_int|Add1~22  = CARRY(( \key_int|freq_word[7]~22_combout  ) + ( VCC ) + ( \key_int|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key_int|freq_word[7]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~21_sumout ),
	.cout(\key_int|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~21 .extended_lut = "off";
defparam \key_int|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \key_int|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N45
cyclonev_lcell_comb \key_int|Add0~21 (
// Equation(s):
// \key_int|Add0~21_sumout  = SUM(( \key_int|freq_word[8]~26_combout  ) + ( GND ) + ( \key_int|Add0~18  ))
// \key_int|Add0~22  = CARRY(( \key_int|freq_word[8]~26_combout  ) + ( GND ) + ( \key_int|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[8]~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~21_sumout ),
	.cout(\key_int|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~21 .extended_lut = "off";
defparam \key_int|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \key_int|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N51
cyclonev_lcell_comb \key_int|freq_word[8]~25 (
// Equation(s):
// \key_int|freq_word[8]~25_combout  = ( \key_int|freq_word[8]~25_combout  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout ) # (\key_int|Add0~21_sumout ))) ) ) # ( !\key_int|freq_word[8]~25_combout  & ( (\key_int|Add0~21_sumout  & (\reset~input_o 
//  & \key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\key_int|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[8]~25 .extended_lut = "off";
defparam \key_int|freq_word[8]~25 .lut_mask = 64'h000500050F050F05;
defparam \key_int|freq_word[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N48
cyclonev_lcell_comb \key_int|Add1~25 (
// Equation(s):
// \key_int|Add1~25_sumout  = SUM(( \key_int|freq_word[8]~26_combout  ) + ( VCC ) + ( \key_int|Add1~22  ))
// \key_int|Add1~26  = CARRY(( \key_int|freq_word[8]~26_combout  ) + ( VCC ) + ( \key_int|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key_int|freq_word[8]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~25_sumout ),
	.cout(\key_int|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~25 .extended_lut = "off";
defparam \key_int|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \key_int|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N15
cyclonev_lcell_comb \key_int|freq_word~58 (
// Equation(s):
// \key_int|freq_word~58_combout  = ( \key_int|LessThan0~1_combout  & ( (\key_int|Add1~25_sumout  & ((!\key_int|LessThan0~0_combout ) # ((\key_int|freq_word[7]~22_combout ) # (\key_int|freq_word[6]~18_combout )))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// \key_int|Add1~25_sumout  ) )

	.dataa(!\key_int|LessThan0~0_combout ),
	.datab(!\key_int|freq_word[6]~18_combout ),
	.datac(!\key_int|freq_word[7]~22_combout ),
	.datad(!\key_int|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~58 .extended_lut = "off";
defparam \key_int|freq_word~58 .lut_mask = 64'h00FF00FF00BF00BF;
defparam \key_int|freq_word~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N54
cyclonev_lcell_comb \key_int|freq_word[8]~27 (
// Equation(s):
// \key_int|freq_word[8]~27_combout  = ( \key_int|freq_word~58_combout  & ( !\key_int|freq_word[8]~25_combout  ) ) # ( !\key_int|freq_word~58_combout  & ( \key_int|freq_word[8]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[8]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[8]~27 .extended_lut = "off";
defparam \key_int|freq_word[8]~27 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \key_int|freq_word[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N0
cyclonev_lcell_comb \key_int|freq_word[2]~0 (
// Equation(s):
// \key_int|freq_word[2]~0_combout  = (!\reset~input_o ) # (\key_int|freq_word[11]~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[2]~0 .extended_lut = "off";
defparam \key_int|freq_word[2]~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \key_int|freq_word[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N55
dffeas \key_int|freq_word[8]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[8]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[8]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N24
cyclonev_lcell_comb \key_int|freq_word[8]~26 (
// Equation(s):
// \key_int|freq_word[8]~26_combout  = ( \key_int|freq_word[8]~25_combout  & ( \key_int|freq_word[11]~52_combout  & ( (\reset~input_o  & \key_int|Add0~21_sumout ) ) ) ) # ( !\key_int|freq_word[8]~25_combout  & ( \key_int|freq_word[11]~52_combout  & ( 
// (\reset~input_o  & \key_int|Add0~21_sumout ) ) ) ) # ( \key_int|freq_word[8]~25_combout  & ( !\key_int|freq_word[11]~52_combout  & ( (\reset~input_o  & !\key_int|freq_word[8]~_emulated_q ) ) ) ) # ( !\key_int|freq_word[8]~25_combout  & ( 
// !\key_int|freq_word[11]~52_combout  & ( (\reset~input_o  & \key_int|freq_word[8]~_emulated_q ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\key_int|Add0~21_sumout ),
	.datad(!\key_int|freq_word[8]~_emulated_q ),
	.datae(!\key_int|freq_word[8]~25_combout ),
	.dataf(!\key_int|freq_word[11]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[8]~26 .extended_lut = "off";
defparam \key_int|freq_word[8]~26 .lut_mask = 64'h0055550005050505;
defparam \key_int|freq_word[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N48
cyclonev_lcell_comb \key_int|Add0~25 (
// Equation(s):
// \key_int|Add0~25_sumout  = SUM(( \key_int|freq_word[9]~30_combout  ) + ( GND ) + ( \key_int|Add0~22  ))
// \key_int|Add0~26  = CARRY(( \key_int|freq_word[9]~30_combout  ) + ( GND ) + ( \key_int|Add0~22  ))

	.dataa(gnd),
	.datab(!\key_int|freq_word[9]~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~25_sumout ),
	.cout(\key_int|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~25 .extended_lut = "off";
defparam \key_int|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \key_int|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N15
cyclonev_lcell_comb \key_int|freq_word[9]~29 (
// Equation(s):
// \key_int|freq_word[9]~29_combout  = ( \key_int|Add0~25_sumout  & ( (\reset~input_o  & ((\key_int|freq_word[11]~52_combout ) # (\key_int|freq_word[9]~29_combout ))) ) ) # ( !\key_int|Add0~25_sumout  & ( (\reset~input_o  & (\key_int|freq_word[9]~29_combout  
// & !\key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\key_int|freq_word[9]~29_combout ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[9]~29 .extended_lut = "off";
defparam \key_int|freq_word[9]~29 .lut_mask = 64'h0500050005550555;
defparam \key_int|freq_word[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N51
cyclonev_lcell_comb \key_int|Add1~29 (
// Equation(s):
// \key_int|Add1~29_sumout  = SUM(( \key_int|freq_word[9]~30_combout  ) + ( VCC ) + ( \key_int|Add1~26  ))
// \key_int|Add1~30  = CARRY(( \key_int|freq_word[9]~30_combout  ) + ( VCC ) + ( \key_int|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key_int|freq_word[9]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~29_sumout ),
	.cout(\key_int|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~29 .extended_lut = "off";
defparam \key_int|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \key_int|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N36
cyclonev_lcell_comb \key_int|freq_word[9]~31 (
// Equation(s):
// \key_int|freq_word[9]~31_combout  = ( \key_int|freq_word[9]~29_combout  & ( \key_int|Add1~29_sumout  & ( (\key_int|LessThan0~0_combout  & (\key_int|LessThan0~1_combout  & (!\key_int|freq_word[6]~18_combout  & !\key_int|freq_word[7]~22_combout ))) ) ) ) # 
// ( !\key_int|freq_word[9]~29_combout  & ( \key_int|Add1~29_sumout  & ( (!\key_int|LessThan0~0_combout ) # ((!\key_int|LessThan0~1_combout ) # ((\key_int|freq_word[7]~22_combout ) # (\key_int|freq_word[6]~18_combout ))) ) ) ) # ( 
// \key_int|freq_word[9]~29_combout  & ( !\key_int|Add1~29_sumout  ) )

	.dataa(!\key_int|LessThan0~0_combout ),
	.datab(!\key_int|LessThan0~1_combout ),
	.datac(!\key_int|freq_word[6]~18_combout ),
	.datad(!\key_int|freq_word[7]~22_combout ),
	.datae(!\key_int|freq_word[9]~29_combout ),
	.dataf(!\key_int|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[9]~31 .extended_lut = "off";
defparam \key_int|freq_word[9]~31 .lut_mask = 64'h0000FFFFEFFF1000;
defparam \key_int|freq_word[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N38
dffeas \key_int|freq_word[9]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[9]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[9]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[9]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N15
cyclonev_lcell_comb \key_int|freq_word[9]~30 (
// Equation(s):
// \key_int|freq_word[9]~30_combout  = ( \reset~input_o  & ( \key_int|freq_word[9]~29_combout  & ( (!\key_int|freq_word[11]~52_combout  & ((!\key_int|freq_word[9]~_emulated_q ))) # (\key_int|freq_word[11]~52_combout  & (\key_int|Add0~25_sumout )) ) ) ) # ( 
// \reset~input_o  & ( !\key_int|freq_word[9]~29_combout  & ( (!\key_int|freq_word[11]~52_combout  & ((\key_int|freq_word[9]~_emulated_q ))) # (\key_int|freq_word[11]~52_combout  & (\key_int|Add0~25_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\key_int|freq_word[11]~52_combout ),
	.datac(!\key_int|Add0~25_sumout ),
	.datad(!\key_int|freq_word[9]~_emulated_q ),
	.datae(!\reset~input_o ),
	.dataf(!\key_int|freq_word[9]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[9]~30 .extended_lut = "off";
defparam \key_int|freq_word[9]~30 .lut_mask = 64'h000003CF0000CF03;
defparam \key_int|freq_word[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N51
cyclonev_lcell_comb \key_int|Add0~29 (
// Equation(s):
// \key_int|Add0~29_sumout  = SUM(( \key_int|freq_word[10]~34_combout  ) + ( GND ) + ( \key_int|Add0~26  ))
// \key_int|Add0~30  = CARRY(( \key_int|freq_word[10]~34_combout  ) + ( GND ) + ( \key_int|Add0~26  ))

	.dataa(!\key_int|freq_word[10]~34_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~29_sumout ),
	.cout(\key_int|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~29 .extended_lut = "off";
defparam \key_int|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \key_int|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N6
cyclonev_lcell_comb \key_int|freq_word[10]~33 (
// Equation(s):
// \key_int|freq_word[10]~33_combout  = ( \key_int|freq_word[10]~33_combout  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout ) # (\key_int|Add0~29_sumout ))) ) ) # ( !\key_int|freq_word[10]~33_combout  & ( (\reset~input_o  & 
// (\key_int|Add0~29_sumout  & \key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\key_int|Add0~29_sumout ),
	.datac(gnd),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[10]~33 .extended_lut = "off";
defparam \key_int|freq_word[10]~33 .lut_mask = 64'h0011001155115511;
defparam \key_int|freq_word[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N54
cyclonev_lcell_comb \key_int|Add1~33 (
// Equation(s):
// \key_int|Add1~33_sumout  = SUM(( VCC ) + ( \key_int|freq_word[10]~34_combout  ) + ( \key_int|Add1~30  ))
// \key_int|Add1~34  = CARRY(( VCC ) + ( \key_int|freq_word[10]~34_combout  ) + ( \key_int|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word[10]~34_combout ),
	.datag(gnd),
	.cin(\key_int|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~33_sumout ),
	.cout(\key_int|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~33 .extended_lut = "off";
defparam \key_int|Add1~33 .lut_mask = 64'h0000FF000000FFFF;
defparam \key_int|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N39
cyclonev_lcell_comb \key_int|freq_word[10]~35 (
// Equation(s):
// \key_int|freq_word[10]~35_combout  = ( \key_int|freq_word[10]~33_combout  & ( \key_int|Add1~33_sumout  & ( (\key_int|LessThan0~0_combout  & (\key_int|LessThan0~1_combout  & (!\key_int|freq_word[7]~22_combout  & !\key_int|freq_word[6]~18_combout ))) ) ) ) 
// # ( !\key_int|freq_word[10]~33_combout  & ( \key_int|Add1~33_sumout  & ( (!\key_int|LessThan0~0_combout ) # ((!\key_int|LessThan0~1_combout ) # ((\key_int|freq_word[6]~18_combout ) # (\key_int|freq_word[7]~22_combout ))) ) ) ) # ( 
// \key_int|freq_word[10]~33_combout  & ( !\key_int|Add1~33_sumout  ) )

	.dataa(!\key_int|LessThan0~0_combout ),
	.datab(!\key_int|LessThan0~1_combout ),
	.datac(!\key_int|freq_word[7]~22_combout ),
	.datad(!\key_int|freq_word[6]~18_combout ),
	.datae(!\key_int|freq_word[10]~33_combout ),
	.dataf(!\key_int|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[10]~35 .extended_lut = "off";
defparam \key_int|freq_word[10]~35 .lut_mask = 64'h0000FFFFEFFF1000;
defparam \key_int|freq_word[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N40
dffeas \key_int|freq_word[10]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[10]~35_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[10]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[10]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N3
cyclonev_lcell_comb \key_int|freq_word[10]~34 (
// Equation(s):
// \key_int|freq_word[10]~34_combout  = ( \key_int|freq_word[10]~_emulated_q  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & ((!\key_int|freq_word[10]~33_combout ))) # (\key_int|freq_word[11]~52_combout  & (\key_int|Add0~29_sumout )))) ) ) # 
// ( !\key_int|freq_word[10]~_emulated_q  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & ((\key_int|freq_word[10]~33_combout ))) # (\key_int|freq_word[11]~52_combout  & (\key_int|Add0~29_sumout )))) ) )

	.dataa(!\key_int|freq_word[11]~52_combout ),
	.datab(!\reset~input_o ),
	.datac(!\key_int|Add0~29_sumout ),
	.datad(!\key_int|freq_word[10]~33_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[10]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[10]~34 .extended_lut = "off";
defparam \key_int|freq_word[10]~34 .lut_mask = 64'h0123012323012301;
defparam \key_int|freq_word[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N54
cyclonev_lcell_comb \key_int|Add0~33 (
// Equation(s):
// \key_int|Add0~33_sumout  = SUM(( \key_int|freq_word[11]~38_combout  ) + ( GND ) + ( \key_int|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[11]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~33 .extended_lut = "off";
defparam \key_int|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \key_int|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N21
cyclonev_lcell_comb \key_int|freq_word[11]~37 (
// Equation(s):
// \key_int|freq_word[11]~37_combout  = ( \key_int|Add0~33_sumout  & ( (\reset~input_o  & ((\key_int|freq_word[11]~52_combout ) # (\key_int|freq_word[11]~37_combout ))) ) ) # ( !\key_int|Add0~33_sumout  & ( (\key_int|freq_word[11]~37_combout  & 
// (\reset~input_o  & !\key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\key_int|freq_word[11]~37_combout ),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[11]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[11]~37 .extended_lut = "off";
defparam \key_int|freq_word[11]~37 .lut_mask = 64'h1100110011331133;
defparam \key_int|freq_word[11]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N57
cyclonev_lcell_comb \key_int|Add1~37 (
// Equation(s):
// \key_int|Add1~37_sumout  = SUM(( \key_int|freq_word[11]~38_combout  ) + ( VCC ) + ( \key_int|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key_int|freq_word[11]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|Add1~37 .extended_lut = "off";
defparam \key_int|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \key_int|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N18
cyclonev_lcell_comb \key_int|freq_word[11]~39 (
// Equation(s):
// \key_int|freq_word[11]~39_combout  = ( \key_int|freq_word[11]~37_combout  & ( \key_int|Add1~37_sumout  & ( (\key_int|LessThan0~1_combout  & (!\key_int|freq_word[7]~22_combout  & (!\key_int|freq_word[6]~18_combout  & \key_int|LessThan0~0_combout ))) ) ) ) 
// # ( !\key_int|freq_word[11]~37_combout  & ( \key_int|Add1~37_sumout  & ( (!\key_int|LessThan0~1_combout ) # (((!\key_int|LessThan0~0_combout ) # (\key_int|freq_word[6]~18_combout )) # (\key_int|freq_word[7]~22_combout )) ) ) ) # ( 
// \key_int|freq_word[11]~37_combout  & ( !\key_int|Add1~37_sumout  ) )

	.dataa(!\key_int|LessThan0~1_combout ),
	.datab(!\key_int|freq_word[7]~22_combout ),
	.datac(!\key_int|freq_word[6]~18_combout ),
	.datad(!\key_int|LessThan0~0_combout ),
	.datae(!\key_int|freq_word[11]~37_combout ),
	.dataf(!\key_int|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[11]~39 .extended_lut = "off";
defparam \key_int|freq_word[11]~39 .lut_mask = 64'h0000FFFFFFBF0040;
defparam \key_int|freq_word[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N20
dffeas \key_int|freq_word[11]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[11]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[11]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[11]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N0
cyclonev_lcell_comb \key_int|freq_word[11]~38 (
// Equation(s):
// \key_int|freq_word[11]~38_combout  = ( \key_int|Add0~33_sumout  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~_emulated_q  $ (!\key_int|freq_word[11]~37_combout )) # (\key_int|freq_word[11]~52_combout ))) ) ) # ( !\key_int|Add0~33_sumout  & ( 
// (!\key_int|freq_word[11]~52_combout  & (\reset~input_o  & (!\key_int|freq_word[11]~_emulated_q  $ (!\key_int|freq_word[11]~37_combout )))) ) )

	.dataa(!\key_int|freq_word[11]~52_combout ),
	.datab(!\reset~input_o ),
	.datac(!\key_int|freq_word[11]~_emulated_q ),
	.datad(!\key_int|freq_word[11]~37_combout ),
	.datae(gnd),
	.dataf(!\key_int|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[11]~38 .extended_lut = "off";
defparam \key_int|freq_word[11]~38 .lut_mask = 64'h0220022013311331;
defparam \key_int|freq_word[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N6
cyclonev_lcell_comb \key_int|LessThan0~1 (
// Equation(s):
// \key_int|LessThan0~1_combout  = ( !\key_int|freq_word[11]~38_combout  & ( !\key_int|freq_word[10]~34_combout  & ( (!\key_int|freq_word[8]~26_combout  & !\key_int|freq_word[9]~30_combout ) ) ) )

	.dataa(gnd),
	.datab(!\key_int|freq_word[8]~26_combout ),
	.datac(gnd),
	.datad(!\key_int|freq_word[9]~30_combout ),
	.datae(!\key_int|freq_word[11]~38_combout ),
	.dataf(!\key_int|freq_word[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|LessThan0~1 .extended_lut = "off";
defparam \key_int|LessThan0~1 .lut_mask = 64'hCC00000000000000;
defparam \key_int|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N24
cyclonev_lcell_comb \key_int|freq_word~57 (
// Equation(s):
// \key_int|freq_word~57_combout  = ( \key_int|LessThan0~1_combout  & ( (\key_int|Add1~21_sumout  & (((!\key_int|LessThan0~0_combout ) # (\key_int|freq_word[6]~18_combout )) # (\key_int|freq_word[7]~22_combout ))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// \key_int|Add1~21_sumout  ) )

	.dataa(!\key_int|freq_word[7]~22_combout ),
	.datab(!\key_int|Add1~21_sumout ),
	.datac(!\key_int|freq_word[6]~18_combout ),
	.datad(!\key_int|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~57 .extended_lut = "off";
defparam \key_int|freq_word~57 .lut_mask = 64'h3333333333133313;
defparam \key_int|freq_word~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N12
cyclonev_lcell_comb \key_int|freq_word[7]~23 (
// Equation(s):
// \key_int|freq_word[7]~23_combout  = ( \key_int|freq_word~57_combout  & ( !\key_int|freq_word[7]~21_combout  ) ) # ( !\key_int|freq_word~57_combout  & ( \key_int|freq_word[7]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key_int|freq_word[7]~21_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[7]~23 .extended_lut = "off";
defparam \key_int|freq_word[7]~23 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \key_int|freq_word[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N13
dffeas \key_int|freq_word[7]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[7]~23_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[7]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N21
cyclonev_lcell_comb \key_int|freq_word[7]~22 (
// Equation(s):
// \key_int|freq_word[7]~22_combout  = ( \key_int|freq_word[11]~52_combout  & ( \key_int|freq_word[7]~_emulated_q  & ( (\reset~input_o  & \key_int|Add0~17_sumout ) ) ) ) # ( !\key_int|freq_word[11]~52_combout  & ( \key_int|freq_word[7]~_emulated_q  & ( 
// (\reset~input_o  & !\key_int|freq_word[7]~21_combout ) ) ) ) # ( \key_int|freq_word[11]~52_combout  & ( !\key_int|freq_word[7]~_emulated_q  & ( (\reset~input_o  & \key_int|Add0~17_sumout ) ) ) ) # ( !\key_int|freq_word[11]~52_combout  & ( 
// !\key_int|freq_word[7]~_emulated_q  & ( (\reset~input_o  & \key_int|freq_word[7]~21_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\key_int|Add0~17_sumout ),
	.datad(!\key_int|freq_word[7]~21_combout ),
	.datae(!\key_int|freq_word[11]~52_combout ),
	.dataf(!\key_int|freq_word[7]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[7]~22 .extended_lut = "off";
defparam \key_int|freq_word[7]~22 .lut_mask = 64'h0033030333000303;
defparam \key_int|freq_word[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N30
cyclonev_lcell_comb \key_int|freq_word~53 (
// Equation(s):
// \key_int|freq_word~53_combout  = ( \key_int|LessThan0~1_combout  & ( (\key_int|Add1~5_sumout  & (((!\key_int|LessThan0~0_combout ) # (\key_int|freq_word[7]~22_combout )) # (\key_int|freq_word[6]~18_combout ))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// \key_int|Add1~5_sumout  ) )

	.dataa(!\key_int|freq_word[6]~18_combout ),
	.datab(!\key_int|LessThan0~0_combout ),
	.datac(!\key_int|Add1~5_sumout ),
	.datad(!\key_int|freq_word[7]~22_combout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~53 .extended_lut = "off";
defparam \key_int|freq_word~53 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \key_int|freq_word~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N48
cyclonev_lcell_comb \key_int|freq_word[3]~7 (
// Equation(s):
// \key_int|freq_word[3]~7_combout  = ( \key_int|freq_word~53_combout  & ( \key_int|freq_word[3]~5_combout  ) ) # ( !\key_int|freq_word~53_combout  & ( !\key_int|freq_word[3]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[3]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[3]~7 .extended_lut = "off";
defparam \key_int|freq_word[3]~7 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \key_int|freq_word[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N50
dffeas \key_int|freq_word[3]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[3]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N3
cyclonev_lcell_comb \key_int|freq_word[3]~6 (
// Equation(s):
// \key_int|freq_word[3]~6_combout  = ( \key_int|freq_word[3]~_emulated_q  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & ((!\key_int|freq_word[3]~5_combout ))) # (\key_int|freq_word[11]~52_combout  & (!\key_int|Add0~1_sumout )))) ) ) # ( 
// !\key_int|freq_word[3]~_emulated_q  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & ((\key_int|freq_word[3]~5_combout ))) # (\key_int|freq_word[11]~52_combout  & (!\key_int|Add0~1_sumout )))) ) )

	.dataa(!\key_int|freq_word[11]~52_combout ),
	.datab(!\reset~input_o ),
	.datac(!\key_int|Add0~1_sumout ),
	.datad(!\key_int|freq_word[3]~5_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[3]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[3]~6 .extended_lut = "off";
defparam \key_int|freq_word[3]~6 .lut_mask = 64'h1032103232103210;
defparam \key_int|freq_word[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N33
cyclonev_lcell_comb \key_int|Add0~5 (
// Equation(s):
// \key_int|Add0~5_sumout  = SUM(( \key_int|freq_word[4]~10_combout  ) + ( GND ) + ( \key_int|Add0~2  ))
// \key_int|Add0~6  = CARRY(( \key_int|freq_word[4]~10_combout  ) + ( GND ) + ( \key_int|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[4]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~5_sumout ),
	.cout(\key_int|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~5 .extended_lut = "off";
defparam \key_int|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \key_int|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N57
cyclonev_lcell_comb \key_int|freq_word[4]~9 (
// Equation(s):
// \key_int|freq_word[4]~9_combout  = (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & ((\key_int|freq_word[4]~9_combout ))) # (\key_int|freq_word[11]~52_combout  & (\key_int|Add0~5_sumout ))))

	.dataa(!\key_int|Add0~5_sumout ),
	.datab(!\reset~input_o ),
	.datac(!\key_int|freq_word[4]~9_combout ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[4]~9 .extended_lut = "off";
defparam \key_int|freq_word[4]~9 .lut_mask = 64'h0311031103110311;
defparam \key_int|freq_word[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N33
cyclonev_lcell_comb \key_int|freq_word~54 (
// Equation(s):
// \key_int|freq_word~54_combout  = ( \key_int|LessThan0~1_combout  & ( (\key_int|Add1~9_sumout  & (((!\key_int|LessThan0~0_combout ) # (\key_int|freq_word[7]~22_combout )) # (\key_int|freq_word[6]~18_combout ))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// \key_int|Add1~9_sumout  ) )

	.dataa(!\key_int|freq_word[6]~18_combout ),
	.datab(!\key_int|LessThan0~0_combout ),
	.datac(!\key_int|freq_word[7]~22_combout ),
	.datad(!\key_int|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~54 .extended_lut = "off";
defparam \key_int|freq_word~54 .lut_mask = 64'h00FF00FF00DF00DF;
defparam \key_int|freq_word~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N6
cyclonev_lcell_comb \key_int|freq_word[4]~11 (
// Equation(s):
// \key_int|freq_word[4]~11_combout  = ( \key_int|freq_word~54_combout  & ( !\key_int|freq_word[4]~9_combout  ) ) # ( !\key_int|freq_word~54_combout  & ( \key_int|freq_word[4]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[4]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[4]~11 .extended_lut = "off";
defparam \key_int|freq_word[4]~11 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \key_int|freq_word[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N7
dffeas \key_int|freq_word[4]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[4]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[4]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[4]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N24
cyclonev_lcell_comb \key_int|freq_word[4]~10 (
// Equation(s):
// \key_int|freq_word[4]~10_combout  = ( \key_int|freq_word[11]~52_combout  & ( (\reset~input_o  & \key_int|Add0~5_sumout ) ) ) # ( !\key_int|freq_word[11]~52_combout  & ( (\reset~input_o  & (!\key_int|freq_word[4]~_emulated_q  $ 
// (!\key_int|freq_word[4]~9_combout ))) ) )

	.dataa(!\key_int|freq_word[4]~_emulated_q ),
	.datab(!\reset~input_o ),
	.datac(!\key_int|freq_word[4]~9_combout ),
	.datad(!\key_int|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[11]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[4]~10 .extended_lut = "off";
defparam \key_int|freq_word[4]~10 .lut_mask = 64'h1212121200330033;
defparam \key_int|freq_word[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N36
cyclonev_lcell_comb \key_int|Add0~9 (
// Equation(s):
// \key_int|Add0~9_sumout  = SUM(( \key_int|freq_word[5]~14_combout  ) + ( GND ) + ( \key_int|Add0~6  ))
// \key_int|Add0~10  = CARRY(( \key_int|freq_word[5]~14_combout  ) + ( GND ) + ( \key_int|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[5]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\key_int|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\key_int|Add0~9_sumout ),
	.cout(\key_int|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \key_int|Add0~9 .extended_lut = "off";
defparam \key_int|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \key_int|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N18
cyclonev_lcell_comb \key_int|freq_word[5]~13 (
// Equation(s):
// \key_int|freq_word[5]~13_combout  = ( \key_int|freq_word[5]~13_combout  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout ) # (\key_int|Add0~9_sumout ))) ) ) # ( !\key_int|freq_word[5]~13_combout  & ( (\reset~input_o  & (\key_int|Add0~9_sumout  
// & \key_int|freq_word[11]~52_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\key_int|Add0~9_sumout ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[5]~13 .extended_lut = "off";
defparam \key_int|freq_word[5]~13 .lut_mask = 64'h0005000555055505;
defparam \key_int|freq_word[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N12
cyclonev_lcell_comb \key_int|freq_word~55 (
// Equation(s):
// \key_int|freq_word~55_combout  = ( \key_int|LessThan0~1_combout  & ( (\key_int|Add1~13_sumout  & ((!\key_int|LessThan0~0_combout ) # ((\key_int|freq_word[7]~22_combout ) # (\key_int|freq_word[6]~18_combout )))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// \key_int|Add1~13_sumout  ) )

	.dataa(!\key_int|LessThan0~0_combout ),
	.datab(!\key_int|freq_word[6]~18_combout ),
	.datac(!\key_int|Add1~13_sumout ),
	.datad(!\key_int|freq_word[7]~22_combout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~55 .extended_lut = "off";
defparam \key_int|freq_word~55 .lut_mask = 64'h0F0F0F0F0B0F0B0F;
defparam \key_int|freq_word~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y50_N27
cyclonev_lcell_comb \key_int|freq_word[5]~15 (
// Equation(s):
// \key_int|freq_word[5]~15_combout  = ( \key_int|freq_word~55_combout  & ( !\key_int|freq_word[5]~13_combout  ) ) # ( !\key_int|freq_word~55_combout  & ( \key_int|freq_word[5]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\key_int|freq_word[5]~13_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[5]~15 .extended_lut = "off";
defparam \key_int|freq_word[5]~15 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \key_int|freq_word[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y50_N28
dffeas \key_int|freq_word[5]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[5]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[5]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[5]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N9
cyclonev_lcell_comb \key_int|freq_word[5]~14 (
// Equation(s):
// \key_int|freq_word[5]~14_combout  = ( \key_int|freq_word[5]~_emulated_q  & ( \key_int|freq_word[11]~52_combout  & ( (\key_int|Add0~9_sumout  & \reset~input_o ) ) ) ) # ( !\key_int|freq_word[5]~_emulated_q  & ( \key_int|freq_word[11]~52_combout  & ( 
// (\key_int|Add0~9_sumout  & \reset~input_o ) ) ) ) # ( \key_int|freq_word[5]~_emulated_q  & ( !\key_int|freq_word[11]~52_combout  & ( (!\key_int|freq_word[5]~13_combout  & \reset~input_o ) ) ) ) # ( !\key_int|freq_word[5]~_emulated_q  & ( 
// !\key_int|freq_word[11]~52_combout  & ( (\key_int|freq_word[5]~13_combout  & \reset~input_o ) ) ) )

	.dataa(!\key_int|Add0~9_sumout ),
	.datab(!\key_int|freq_word[5]~13_combout ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\key_int|freq_word[5]~_emulated_q ),
	.dataf(!\key_int|freq_word[11]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[5]~14 .extended_lut = "off";
defparam \key_int|freq_word[5]~14 .lut_mask = 64'h03030C0C05050505;
defparam \key_int|freq_word[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N9
cyclonev_lcell_comb \key_int|freq_word[6]~17 (
// Equation(s):
// \key_int|freq_word[6]~17_combout  = ( \key_int|Add0~13_sumout  & ( (\reset~input_o  & ((\key_int|freq_word[11]~52_combout ) # (\key_int|freq_word[6]~17_combout ))) ) ) # ( !\key_int|Add0~13_sumout  & ( (\reset~input_o  & (\key_int|freq_word[6]~17_combout  
// & !\key_int|freq_word[11]~52_combout )) ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(!\key_int|freq_word[6]~17_combout ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[6]~17 .extended_lut = "off";
defparam \key_int|freq_word[6]~17 .lut_mask = 64'h0300030003330333;
defparam \key_int|freq_word[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N15
cyclonev_lcell_comb \key_int|freq_word~56 (
// Equation(s):
// \key_int|freq_word~56_combout  = ( \key_int|LessThan0~1_combout  & ( (\key_int|Add1~17_sumout  & (((!\key_int|LessThan0~0_combout ) # (\key_int|freq_word[7]~22_combout )) # (\key_int|freq_word[6]~18_combout ))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// \key_int|Add1~17_sumout  ) )

	.dataa(!\key_int|freq_word[6]~18_combout ),
	.datab(!\key_int|Add1~17_sumout ),
	.datac(!\key_int|LessThan0~0_combout ),
	.datad(!\key_int|freq_word[7]~22_combout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~56 .extended_lut = "off";
defparam \key_int|freq_word~56 .lut_mask = 64'h3333333331333133;
defparam \key_int|freq_word~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N42
cyclonev_lcell_comb \key_int|freq_word[6]~19 (
// Equation(s):
// \key_int|freq_word[6]~19_combout  = ( \key_int|freq_word~56_combout  & ( !\key_int|freq_word[6]~17_combout  ) ) # ( !\key_int|freq_word~56_combout  & ( \key_int|freq_word[6]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[6]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[6]~19 .extended_lut = "off";
defparam \key_int|freq_word[6]~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \key_int|freq_word[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y50_N43
dffeas \key_int|freq_word[6]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[6]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[6]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[6]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N24
cyclonev_lcell_comb \key_int|freq_word[6]~18 (
// Equation(s):
// \key_int|freq_word[6]~18_combout  = ( \key_int|freq_word[6]~17_combout  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & (!\key_int|freq_word[6]~_emulated_q )) # (\key_int|freq_word[11]~52_combout  & ((\key_int|Add0~13_sumout ))))) ) ) # ( 
// !\key_int|freq_word[6]~17_combout  & ( (\reset~input_o  & ((!\key_int|freq_word[11]~52_combout  & (\key_int|freq_word[6]~_emulated_q )) # (\key_int|freq_word[11]~52_combout  & ((\key_int|Add0~13_sumout ))))) ) )

	.dataa(!\key_int|freq_word[6]~_emulated_q ),
	.datab(!\key_int|Add0~13_sumout ),
	.datac(!\reset~input_o ),
	.datad(!\key_int|freq_word[11]~52_combout ),
	.datae(gnd),
	.dataf(!\key_int|freq_word[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[6]~18 .extended_lut = "off";
defparam \key_int|freq_word[6]~18 .lut_mask = 64'h050305030A030A03;
defparam \key_int|freq_word[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y50_N45
cyclonev_lcell_comb \key_int|freq_word~51 (
// Equation(s):
// \key_int|freq_word~51_combout  = ( \key_int|LessThan0~1_combout  & ( (!\key_int|Add1~1_sumout  & (((!\key_int|LessThan0~0_combout ) # (\key_int|freq_word[7]~22_combout )) # (\key_int|freq_word[6]~18_combout ))) ) ) # ( !\key_int|LessThan0~1_combout  & ( 
// !\key_int|Add1~1_sumout  ) )

	.dataa(!\key_int|freq_word[6]~18_combout ),
	.datab(!\key_int|freq_word[7]~22_combout ),
	.datac(!\key_int|LessThan0~0_combout ),
	.datad(!\key_int|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\key_int|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word~51 .extended_lut = "off";
defparam \key_int|freq_word~51 .lut_mask = 64'hFF00FF00F700F700;
defparam \key_int|freq_word~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N27
cyclonev_lcell_comb \key_int|freq_word[2]~3 (
// Equation(s):
// \key_int|freq_word[2]~3_combout  = ( \key_int|freq_word~51_combout  & ( \key_int|freq_word[2]~1_combout  ) ) # ( !\key_int|freq_word~51_combout  & ( !\key_int|freq_word[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key_int|freq_word[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[2]~3 .extended_lut = "off";
defparam \key_int|freq_word[2]~3 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \key_int|freq_word[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y50_N29
dffeas \key_int|freq_word[2]~_emulated (
	.clk(!\freq_dec~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\key_int|freq_word[2]~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key_int|freq_word[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key_int|freq_word[2]~_emulated .is_wysiwyg = "true";
defparam \key_int|freq_word[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y50_N3
cyclonev_lcell_comb \key_int|freq_word[2]~2 (
// Equation(s):
// \key_int|freq_word[2]~2_combout  = ( \key_int|freq_word[11]~52_combout  & ( \key_int|freq_word[2]~1_combout  & ( (\reset~input_o  & !\key_int|freq_word[2]~2_combout ) ) ) ) # ( !\key_int|freq_word[11]~52_combout  & ( \key_int|freq_word[2]~1_combout  & ( 
// (\reset~input_o  & !\key_int|freq_word[2]~_emulated_q ) ) ) ) # ( \key_int|freq_word[11]~52_combout  & ( !\key_int|freq_word[2]~1_combout  & ( (\reset~input_o  & !\key_int|freq_word[2]~2_combout ) ) ) ) # ( !\key_int|freq_word[11]~52_combout  & ( 
// !\key_int|freq_word[2]~1_combout  & ( (\reset~input_o  & \key_int|freq_word[2]~_emulated_q ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\key_int|freq_word[2]~2_combout ),
	.datad(!\key_int|freq_word[2]~_emulated_q ),
	.datae(!\key_int|freq_word[11]~52_combout ),
	.dataf(!\key_int|freq_word[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_int|freq_word[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_int|freq_word[2]~2 .extended_lut = "off";
defparam \key_int|freq_word[2]~2 .lut_mask = 64'h0055505055005050;
defparam \key_int|freq_word[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N20
dffeas \address_int|freq_word_reg[2] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[2]~2_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[2] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N30
cyclonev_lcell_comb \address_int|Add0~1 (
// Equation(s):
// \address_int|Add0~1_sumout  = SUM(( \address_int|phase_adder [2] ) + ( \address_int|freq_word_reg [2] ) + ( !VCC ))
// \address_int|Add0~2  = CARRY(( \address_int|phase_adder [2] ) + ( \address_int|freq_word_reg [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [2]),
	.datad(!\address_int|phase_adder [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~1_sumout ),
	.cout(\address_int|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~1 .extended_lut = "off";
defparam \address_int|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N32
dffeas \address_int|phase_adder[2] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[2] .is_wysiwyg = "true";
defparam \address_int|phase_adder[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y50_N28
dffeas \address_int|wave_address[2] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\address_int|phase_adder [2]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[2] .is_wysiwyg = "true";
defparam \address_int|wave_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N0
cyclonev_lcell_comb \address_int|freq_word_reg[3]~0 (
// Equation(s):
// \address_int|freq_word_reg[3]~0_combout  = ( !\key_int|freq_word[3]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key_int|freq_word[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|freq_word_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|freq_word_reg[3]~0 .extended_lut = "off";
defparam \address_int|freq_word_reg[3]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \address_int|freq_word_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N2
dffeas \address_int|freq_word_reg[3] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|freq_word_reg[3]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[3] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N33
cyclonev_lcell_comb \address_int|Add0~5 (
// Equation(s):
// \address_int|Add0~5_sumout  = SUM(( \address_int|phase_adder [3] ) + ( \address_int|freq_word_reg [3] ) + ( \address_int|Add0~2  ))
// \address_int|Add0~6  = CARRY(( \address_int|phase_adder [3] ) + ( \address_int|freq_word_reg [3] ) + ( \address_int|Add0~2  ))

	.dataa(!\address_int|freq_word_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address_int|phase_adder [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~5_sumout ),
	.cout(\address_int|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~5 .extended_lut = "off";
defparam \address_int|Add0~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \address_int|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N34
dffeas \address_int|phase_adder[3] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[3] .is_wysiwyg = "true";
defparam \address_int|phase_adder[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N53
dffeas \address_int|wave_address[3] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\address_int|phase_adder [3]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[3] .is_wysiwyg = "true";
defparam \address_int|wave_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N29
dffeas \address_int|freq_word_reg[4] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[4]~10_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[4] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N36
cyclonev_lcell_comb \address_int|Add0~9 (
// Equation(s):
// \address_int|Add0~9_sumout  = SUM(( \address_int|phase_adder [4] ) + ( \address_int|freq_word_reg [4] ) + ( \address_int|Add0~6  ))
// \address_int|Add0~10  = CARRY(( \address_int|phase_adder [4] ) + ( \address_int|freq_word_reg [4] ) + ( \address_int|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [4]),
	.datad(!\address_int|phase_adder [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~9_sumout ),
	.cout(\address_int|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~9 .extended_lut = "off";
defparam \address_int|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N37
dffeas \address_int|phase_adder[4] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[4] .is_wysiwyg = "true";
defparam \address_int|phase_adder[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N21
cyclonev_lcell_comb \address_int|wave_address[4]~feeder (
// Equation(s):
// \address_int|wave_address[4]~feeder_combout  = ( \address_int|phase_adder [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_int|phase_adder [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|wave_address[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|wave_address[4]~feeder .extended_lut = "off";
defparam \address_int|wave_address[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address_int|wave_address[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N22
dffeas \address_int|wave_address[4] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[4] .is_wysiwyg = "true";
defparam \address_int|wave_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N8
dffeas \address_int|freq_word_reg[5] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[5]~14_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[5] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N39
cyclonev_lcell_comb \address_int|Add0~13 (
// Equation(s):
// \address_int|Add0~13_sumout  = SUM(( \address_int|phase_adder [5] ) + ( \address_int|freq_word_reg [5] ) + ( \address_int|Add0~10  ))
// \address_int|Add0~14  = CARRY(( \address_int|phase_adder [5] ) + ( \address_int|freq_word_reg [5] ) + ( \address_int|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [5]),
	.datad(!\address_int|phase_adder [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~13_sumout ),
	.cout(\address_int|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~13 .extended_lut = "off";
defparam \address_int|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N41
dffeas \address_int|phase_adder[5] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[5] .is_wysiwyg = "true";
defparam \address_int|phase_adder[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y50_N5
dffeas \address_int|wave_address[5] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\address_int|phase_adder [5]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[5] .is_wysiwyg = "true";
defparam \address_int|wave_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N5
dffeas \address_int|freq_word_reg[6] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[6]~18_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[6] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N42
cyclonev_lcell_comb \address_int|Add0~17 (
// Equation(s):
// \address_int|Add0~17_sumout  = SUM(( \address_int|phase_adder [6] ) + ( \address_int|freq_word_reg [6] ) + ( \address_int|Add0~14  ))
// \address_int|Add0~18  = CARRY(( \address_int|phase_adder [6] ) + ( \address_int|freq_word_reg [6] ) + ( \address_int|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [6]),
	.datad(!\address_int|phase_adder [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~17_sumout ),
	.cout(\address_int|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~17 .extended_lut = "off";
defparam \address_int|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N44
dffeas \address_int|phase_adder[6] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[6] .is_wysiwyg = "true";
defparam \address_int|phase_adder[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N8
dffeas \address_int|wave_address[6] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\address_int|phase_adder [6]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[6] .is_wysiwyg = "true";
defparam \address_int|wave_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N14
dffeas \address_int|freq_word_reg[7] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[7]~22_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[7] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N45
cyclonev_lcell_comb \address_int|Add0~21 (
// Equation(s):
// \address_int|Add0~21_sumout  = SUM(( \address_int|phase_adder [7] ) + ( \address_int|freq_word_reg [7] ) + ( \address_int|Add0~18  ))
// \address_int|Add0~22  = CARRY(( \address_int|phase_adder [7] ) + ( \address_int|freq_word_reg [7] ) + ( \address_int|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [7]),
	.datad(!\address_int|phase_adder [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~21_sumout ),
	.cout(\address_int|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~21 .extended_lut = "off";
defparam \address_int|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N46
dffeas \address_int|phase_adder[7] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[7] .is_wysiwyg = "true";
defparam \address_int|phase_adder[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N48
cyclonev_lcell_comb \address_int|wave_address[7]~feeder (
// Equation(s):
// \address_int|wave_address[7]~feeder_combout  = ( \address_int|phase_adder [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_int|phase_adder [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|wave_address[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|wave_address[7]~feeder .extended_lut = "off";
defparam \address_int|wave_address[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address_int|wave_address[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N49
dffeas \address_int|wave_address[7] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[7] .is_wysiwyg = "true";
defparam \address_int|wave_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N10
dffeas \address_int|freq_word_reg[8] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[8]~26_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[8] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N48
cyclonev_lcell_comb \address_int|Add0~25 (
// Equation(s):
// \address_int|Add0~25_sumout  = SUM(( \address_int|phase_adder [8] ) + ( \address_int|freq_word_reg [8] ) + ( \address_int|Add0~22  ))
// \address_int|Add0~26  = CARRY(( \address_int|phase_adder [8] ) + ( \address_int|freq_word_reg [8] ) + ( \address_int|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [8]),
	.datad(!\address_int|phase_adder [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~25_sumout ),
	.cout(\address_int|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~25 .extended_lut = "off";
defparam \address_int|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N50
dffeas \address_int|phase_adder[8] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[8] .is_wysiwyg = "true";
defparam \address_int|phase_adder[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N6
cyclonev_lcell_comb \address_int|wave_address[8]~feeder (
// Equation(s):
// \address_int|wave_address[8]~feeder_combout  = ( \address_int|phase_adder [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_int|phase_adder [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|wave_address[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|wave_address[8]~feeder .extended_lut = "off";
defparam \address_int|wave_address[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address_int|wave_address[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N7
dffeas \address_int|wave_address[8]~DUPLICATE (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \address_int|wave_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y50_N22
dffeas \address_int|freq_word_reg[9] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\key_int|freq_word[9]~30_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[9] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N51
cyclonev_lcell_comb \address_int|Add0~29 (
// Equation(s):
// \address_int|Add0~29_sumout  = SUM(( \address_int|phase_adder [9] ) + ( \address_int|freq_word_reg [9] ) + ( \address_int|Add0~26  ))
// \address_int|Add0~30  = CARRY(( \address_int|phase_adder [9] ) + ( \address_int|freq_word_reg [9] ) + ( \address_int|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [9]),
	.datad(!\address_int|phase_adder [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~29_sumout ),
	.cout(\address_int|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~29 .extended_lut = "off";
defparam \address_int|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N53
dffeas \address_int|phase_adder[9] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[9] .is_wysiwyg = "true";
defparam \address_int|phase_adder[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N10
dffeas \address_int|wave_address[9]~DUPLICATE (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\address_int|phase_adder [9]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[9]~DUPLICATE .is_wysiwyg = "true";
defparam \address_int|wave_address[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N4
dffeas \address_int|freq_word_reg[10] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[10]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[10] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N54
cyclonev_lcell_comb \address_int|Add0~33 (
// Equation(s):
// \address_int|Add0~33_sumout  = SUM(( \address_int|phase_adder [10] ) + ( \address_int|freq_word_reg [10] ) + ( \address_int|Add0~30  ))
// \address_int|Add0~34  = CARRY(( \address_int|phase_adder [10] ) + ( \address_int|freq_word_reg [10] ) + ( \address_int|Add0~30  ))

	.dataa(gnd),
	.datab(!\address_int|freq_word_reg [10]),
	.datac(gnd),
	.datad(!\address_int|phase_adder [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~33_sumout ),
	.cout(\address_int|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~33 .extended_lut = "off";
defparam \address_int|Add0~33 .lut_mask = 64'h0000CCCC000000FF;
defparam \address_int|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N55
dffeas \address_int|phase_adder[10] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [10]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[10] .is_wysiwyg = "true";
defparam \address_int|phase_adder[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N15
cyclonev_lcell_comb \address_int|wave_address[10]~feeder (
// Equation(s):
// \address_int|wave_address[10]~feeder_combout  = ( \address_int|phase_adder [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_int|phase_adder [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|wave_address[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|wave_address[10]~feeder .extended_lut = "off";
defparam \address_int|wave_address[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address_int|wave_address[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N17
dffeas \address_int|wave_address[10]~DUPLICATE (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[10]~DUPLICATE .is_wysiwyg = "true";
defparam \address_int|wave_address[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N1
dffeas \address_int|freq_word_reg[11] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\key_int|freq_word[11]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|freq_word_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|freq_word_reg[11] .is_wysiwyg = "true";
defparam \address_int|freq_word_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y50_N57
cyclonev_lcell_comb \address_int|Add0~37 (
// Equation(s):
// \address_int|Add0~37_sumout  = SUM(( \address_int|phase_adder [11] ) + ( \address_int|freq_word_reg [11] ) + ( \address_int|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|freq_word_reg [11]),
	.datad(!\address_int|phase_adder [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\address_int|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\address_int|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|Add0~37 .extended_lut = "off";
defparam \address_int|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \address_int|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y50_N59
dffeas \address_int|phase_adder[11] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|phase_adder [11]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|phase_adder[11] .is_wysiwyg = "true";
defparam \address_int|phase_adder[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y50_N54
cyclonev_lcell_comb \address_int|wave_address[11]~feeder (
// Equation(s):
// \address_int|wave_address[11]~feeder_combout  = ( \address_int|phase_adder [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address_int|phase_adder [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|wave_address[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|wave_address[11]~feeder .extended_lut = "off";
defparam \address_int|wave_address[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address_int|wave_address[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y50_N56
dffeas \address_int|wave_address[11] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[11] .is_wysiwyg = "true";
defparam \address_int|wave_address[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address [11],\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N36
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \switch[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switch[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y46_N38
dffeas \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y50_N16
dffeas \address_int|wave_address[10] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[10] .is_wysiwyg = "true";
defparam \address_int|wave_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y50_N55
dffeas \address_int|wave_address[11]~DUPLICATE (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[11]~DUPLICATE .is_wysiwyg = "true";
defparam \address_int|wave_address[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address [10],\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "07C1F07C1F83E0F83F07C1F07E0F83E07C1F03E0FC1F03E0FC1F03E07C0F81F03E07E0FC1F81F83F03F03F03F03F03F03F01F81FC0FE07F03F80FE03F01FE03F80FF01FE03FC03FC03FC01FE00FF803FE007FC00FFC007FE001FFC003FFC001FFF8001FFFC0003FFFF00001FFFFFC000000FFFFFFFFC00000000000000000000000000000000000000007FFFFFFFE0000007FFFFF00001FFFF80007FFF0003FFF0007FF8007FF000FFC007FE007FC00FF803FE00FF007F807F807F80FF01FE03F80FF01F80FE03F81FC0FE07F03F01F81F81F81F81F81F81F83F03F07E0FC0F81F03E07C0F81F07E0F81F07E0F81F07C0F83E0FC1F07C1F83E0F83F07C1F07C1";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "F83E0F83E07C1F07C0F83E0F81F07C1F83E0FC1F03E0FC1F03E0FC1F83F07E0FC1F81F03E07E07C0FC0FC0FC0FC0FC0FC0FE07E03F01F80FC07F01FC0FE01FC07F00FE01FC03FC03FC03FE01FF007FC01FF803FF003FF801FFE003FFC003FFE0007FFE0003FFFC0000FFFFE000003FFFFFF000000003FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF800000001FFFFFF800000FFFFE00007FFF8000FFFC000FFF8007FF800FFF003FF801FF803FF007FC01FF00FF807F807F807F00FE01FC07F00FE07F01FC07E03F01F80FC0FE07E07E07E07E07E07E07C0FC0F81F03F07E0FC1F83F07E0F81F07E0F81F07E0F83F07C1F03E0F83E07C1F07C0F83E0F83F";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N45
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8~portadataout  ) ) ) # ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0~portadataout  ) ) # ( 
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],
\address_int|wave_address [5],\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "F801FF801FFC00FFC007FE007FF003FF801FFC00FFE003FF001FFC007FF001FFC007FF001FFE003FFC003FFC003FFC003FFE001FFF0007FFC000FFFC001FFFC000FFFE0003FFFC0003FFFE0000FFFFC00007FFFF000007FFFFE000003FFFFFE0000001FFFFFFFC000000001FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFF0000000007FFFFFFF0000000FFFFFF800000FFFFFC00001FFFFC00007FFFE0000FFFF80007FFF8000FFFE0007FFF0007FFE0007FFC001FFF000FFF8007FF8007FF8007FF800FFF001FFC007FF001FFC007FF001FF800FFE007FF003FF801FFC00FFC007FE007FF003FF003F";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "F801FF801FFC00FFC007FE007FF003FF801FFC00FFE003FF001FFC007FF001FFC007FF001FFE003FFC003FFC003FFC003FFE001FFF0007FFC000FFFC001FFFC000FFFE0003FFFC0003FFFE0000FFFFC00007FFFF000007FFFFE000003FFFFFE0000001FFFFFFFC000000001FFFFFFFFFFFF0000000000000000000000000000100000000000000000000000000001FFFFFFFFFFFF0000000007FFFFFFF0000000FFFFFF800000FFFFFC00001FFFFC00007FFFE0000FFFF80007FFF8000FFFE0007FFF0007FFE0007FFC001FFF000FFF8007FF8007FF8007FF800FFF001FFC007FF001FFC007FF001FF800FFE007FF003FF801FFC00FFC007FE007FF003FF003F";
// synopsys translate_on

// Location: FF_X43_Y50_N8
dffeas \address_int|wave_address[8] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(\address_int|wave_address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[8] .is_wysiwyg = "true";
defparam \address_int|wave_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y50_N11
dffeas \address_int|wave_address[9] (
	.clk(\sys_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\address_int|phase_adder [9]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address_int|wave_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_int|wave_address[9] .is_wysiwyg = "true";
defparam \address_int|wave_address[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address [8],\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N24
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1~portadataout ) # 
// (\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & 
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1~portadataout ) ) )

	.dataa(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFE00001FFFFF000007FFFF800003FFFFE00000FFFFFC00001FFFFF800001FFFFF800001FFFFFC000003FFFFFC000003FFFFFE0000007FFFFFF0000001FFFFFFF00000003FFFFFFFC00000000FFFFFFFFF80000000007FFFFFFFFFFC0000000000001FFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFC0000000003FFFFFFFFE000000007FFFFFFF80000001FFFFFFF0000001FFFFFFC000000FFFFFF8000007FFFFF8000007FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFF800003FFFFC00001FFFFF00000FFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "F800007FFFFC00003FFFFE00000FFFFF800003FFFFE00000FFFFFC00000FFFFFC00000FFFFFE000003FFFFFC000003FFFFFE000000FFFFFFC0000003FFFFFFC0000001FFFFFFFC00000001FFFFFFFFC000000000FFFFFFFFFFE000000000001FFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFF000000000000FFFFFFFFFFE0000000007FFFFFFFF000000007FFFFFFF00000007FFFFFF80000007FFFFFE000000FFFFFF8000007FFFFF800000FFFFFE000007FFFFE000007FFFFE00000FFFFF800003FFFFE00000FFFFF800007FFFFC00003F";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address [11],\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N21
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10~portadataout  ) ) # ( 
// !\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2~portadataout  ) )

	.dataa(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h55550F0F55550F0F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address [10],\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],
\address_int|wave_address [5],\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFE00000000007FFFFFFFFFC0000000000FFFFFFFFFFE00000000001FFFFFFFFFFE000000000003FFFFFFFFFFFC0000000000007FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC0000000000007FFFFFFFFFFF800000000000FFFFFFFFFFF00000000000FFFFFFFFFFE00000000007FFFFFFFFFC0000000000FFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "F80000000003FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFFC00000000001FFFFFFFFFFFC000000000001FFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFF800000000000007FFFFFFFFFFFF0000000000007FFFFFFFFFFF000000000007FFFFFFFFFF80000000000FFFFFFFFFFC0000000000FFFFFFFFFF80000000003F";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N0
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]) # 
// (\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) # ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & 
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11~portadataout ) ) )

	.dataa(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address [8],\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "F800000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFF000000000000000000003F";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address [10],\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address [8],\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N57
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4~portadataout ) # 
// (\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & 
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4~portadataout ) ) )

	.dataa(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address [11],\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "F800000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000003F";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address [11],\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address [8],\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],\address_int|wave_address [4],
\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N12
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5~portadataout ) # 
// (\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]) ) ) # ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & 
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5~portadataout ) ) )

	.dataa(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "F800000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000003F";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N6
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14~portadataout  ) ) # ( 
// !\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0] & ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6~portadataout  ) )

	.dataa(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(gnd),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h55550F0F55550F0F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address[10]~DUPLICATE_q ,\address_int|wave_address [9],\address_int|wave_address[8]~DUPLICATE_q ,\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\switch[1]~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\switch[0]~input_o ,\address_int|wave_address[11]~DUPLICATE_q ,\address_int|wave_address [10],\address_int|wave_address[9]~DUPLICATE_q ,\address_int|wave_address [8],\address_int|wave_address [7],\address_int|wave_address [6],\address_int|wave_address [5],
\address_int|wave_address [4],\address_int|wave_address [3],\address_int|wave_address [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .init_file = "db/signal_generator.ram0_read_rom_99046a0a.hdl.mif";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "address_calculation:address_int|read_rom:dds_rom_int|altsyncram:rom_rtl_0|altsyncram_n8e1:auto_generated|ALTSYNCRAM";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y46_N48
cyclonev_lcell_comb \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]) # 
// (\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7~portadataout ) ) ) # ( !\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7~portadataout  & 
// !\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\address_int|dds_rom_int|rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h30303F3F30303F3F;
defparam \address_int|dds_rom_int|rom_rtl_0|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

endmodule
