--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1931 paths analyzed, 431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.063ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_18/A (SLICE_X20Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/C to XLXI_7/XLXI_9/XLXI_18/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.084   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/C
                                                       XLXI_7/XLXI_9/XLXI_18/F7.B
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.585   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/A
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (2.321ns logic, 2.707ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/D to XLXI_7/XLXI_9/XLXI_18/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.057   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/D
                                                       XLXI_7/XLXI_9/XLXI_18/F7.B
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.585   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/A
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (2.294ns logic, 2.707ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.987ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/B to XLXI_7/XLXI_9/XLXI_18/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.043   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/B
                                                       XLXI_7/XLXI_9/XLXI_18/F7.A
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.585   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/A
    -------------------------------------------------  ---------------------------
    Total                                      4.987ns (2.280ns logic, 2.707ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_18/B (SLICE_X20Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/C to XLXI_7/XLXI_9/XLXI_18/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.084   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/C
                                                       XLXI_7/XLXI_9/XLXI_18/F7.B
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.308   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/B
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (2.044ns logic, 2.707ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/D to XLXI_7/XLXI_9/XLXI_18/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.057   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/D
                                                       XLXI_7/XLXI_9/XLXI_18/F7.B
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.308   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/B
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (2.017ns logic, 2.707ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/B to XLXI_7/XLXI_9/XLXI_18/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.043   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/B
                                                       XLXI_7/XLXI_9/XLXI_18/F7.A
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.308   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/B
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (2.003ns logic, 2.707ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_18/C (SLICE_X20Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/C to XLXI_7/XLXI_9/XLXI_18/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.084   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/C
                                                       XLXI_7/XLXI_9/XLXI_18/F7.B
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.271   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/C
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (2.007ns logic, 2.707ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.687ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/D to XLXI_7/XLXI_9/XLXI_18/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.057   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/D
                                                       XLXI_7/XLXI_9/XLXI_18/F7.B
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.271   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/C
    -------------------------------------------------  ---------------------------
    Total                                      4.687ns (1.980ns logic, 2.707ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_18/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_18/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_18/B to XLXI_7/XLXI_9/XLXI_18/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.043   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/B
                                                       XLXI_7/XLXI_9/XLXI_18/F7.A
                                                       XLXI_7/XLXI_9/XLXI_18/F8
    SLICE_X20Y35.D4      net (fanout=1)        0.645   XLXI_7/ram_o<2>
    SLICE_X20Y35.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y37.B1      net (fanout=1)        1.056   XLXI_7/XLXI_130/XLXI_1/XLXI_15/S3_D15_Mux_0_o
    SLICE_X17Y37.B       Tilo                  0.259   XLXI_7/alu_C_out_flipflop_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_15/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.006   XLXI_7/XLXI_130/XLXI_1/o2
    SLICE_X20Y38.CLK     Tds                   0.271   XLXI_7/ram_o<2>
                                                       XLXI_7/XLXI_9/XLXI_18/C
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.966ns logic, 2.707ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (SLICE_X10Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (FF)
  Destination:          XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 to XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.DQ      Tcko                  0.200   XLXI_7/XLXI_927/high<7>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    SLICE_X10Y42.D6      net (fanout=2)        0.022   XLXI_7/XLXI_927/high<7>
    SLICE_X10Y42.CLK     Tah         (-Th)    -0.237   XLXI_7/XLXI_927/high<7>
                                                       XLXI_7/XLXI_927/high<7>_rt
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_xor<7>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 (SLICE_X2Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15 to XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y46.DQ       Tcko                  0.200   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15
    SLICE_X2Y46.D6       net (fanout=2)        0.026   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>
    SLICE_X2Y46.CLK      Tah         (-Th)    -0.237   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<15>_rt
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1 (SLICE_X2Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1 (FF)
  Destination:          XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1 to XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y43.BQ       Tcko                  0.200   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<3>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1
    SLICE_X2Y43.B5       net (fanout=2)        0.075   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<1>
    SLICE_X2Y43.CLK      Tah         (-Th)    -0.234   XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<3>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT<1>_rt
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/Mcount_COUNT_cy<3>
                                                       XLXI_7/XLXI_931/XLXI_1/XLXI_1/COUNT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXI_7/ram_o<6>/CLK
  Logical resource: XLXI_7/XLXI_9/XLXI_22/A/CLK
  Location pin: SLICE_X12Y32.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXI_7/ram_o<6>/CLK
  Logical resource: XLXI_7/XLXI_9/XLXI_22/B/CLK
  Location pin: SLICE_X12Y32.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    5.063|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1931 paths, 0 nets, and 301 connections

Design statistics:
   Minimum period:   5.063ns{1}   (Maximum frequency: 197.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun  9 01:52:45 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



