List of CLB Tiles
CLEL_L_X35Y208
CLEL_R_X35Y208
CLEL_R_X40Y170
CLEL_L_X35Y124
CLEL_R_X35Y124
CLEM_X39Y198
CLEL_R_X39Y198
CLEM_X34Y189
CLEL_R_X34Y189
CLEM_X34Y191
CLEL_R_X34Y191
CLEM_X20Y258
CLEL_R_X20Y258
CLEL_R_X40Y169
CLEM_X36Y153
CLEL_L_X35Y207
CLEL_R_X35Y207

List of Congested Nets
design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U23/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].remd_tmp_reg[19]_38[27]
design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U23/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[18].remd_tmp_reg[19]_38[28]
design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U23/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/cal_tmp[19]__0[32]
design_1_i/creat_mec_matrix_0/inst/udiv_32ns_32ns_32_36_1_U23/creat_mec_matrix_udiv_32ns_32ns_32_36_1_divider_u/loop[19].remd_tmp_reg[20]_40[27]
design_1_i/mul_mec_matrix_0/inst/mul_2ns_32s_32_1_1_U30/lid_1_fu_186_reg[1][7]
design_1_i/mul_mec_matrix_0/inst/mul_2ns_32s_32_1_1_U30/lid_1_fu_186_reg[1][6]
design_1_i/mul_mec_matrix_0/inst/mul_2ns_32s_32_1_1_U30/lid_1_fu_186_reg[1][3]
design_1_i/mul_mec_matrix_0/inst/mul_32s_32s_32_1_1_U26/O[5]
design_1_i/mul_mec_matrix_0/inst/mul_32s_32s_32_1_1_U26/O[3]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[25]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[26]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[40]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[46]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[42]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[41]
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[28]
design_1_i/mul_mec_matrix_0/inst/add_ln3_1_reg_960[14]
design_1_i/mul_mec_matrix_0/inst/mul_3ns_32s_32_1_1_U32/int_wo_reg[13][4]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[25]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[26]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in_0[32]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[32]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[31]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[32]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[42]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[45]
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[27]
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[43]
design_1_i/mul_mec_matrix_0/inst/add_ln3_1_reg_960[13]
design_1_i/mul_mec_matrix_0/inst/add_ln3_1_reg_960[31]
design_1_i/mul_mec_matrix_0/inst/add_ln3_1_reg_960[30]
design_1_i/mul_mec_matrix_0/inst/add_ln3_1_reg_960[29]
design_1_i/mul_mec_matrix_0/inst/add_ln3_1_reg_960[28]
design_1_i/mul_mec_matrix_0/inst/mul_3ns_32s_32_1_1_U32/dout_0[28]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[13]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/sect_cnt_reg_n_0_[12]
design_1_i/extend_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[43]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[47]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[45]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[39]
design_1_i/creat_mec_matrix_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[41]
design_1_i/mul_mec_matrix_0/inst/bound_reg_975[10]
design_1_i/mul_mec_matrix_0/inst/bound_reg_975[18]
design_1_i/mul_mec_matrix_0/inst/bound_reg_975[21]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/q_reg[64]_1[31]
design_1_i/mul_mec_matrix_0/inst/grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/flow_control_loop_pipe_sequential_init_U/icmp_ln27_reg_554[0]_i_17_n_0
design_1_i/mul_mec_matrix_0/inst/grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/indvar_flatten_fu_110_reg_n_0_[19]
design_1_i/mul_mec_matrix_0/inst/grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/flow_control_loop_pipe_sequential_init_U/icmp_ln27_reg_554[0]_i_23_n_0
design_1_i/mul_mec_matrix_0/inst/grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/flow_control_loop_pipe_sequential_init_U/icmp_ln27_reg_554[0]_i_27_n_0
design_1_i/mul_mec_matrix_0/inst/grp_mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L_fu_364/flow_control_loop_pipe_sequential_init_U/icmp_ln27_reg_554[0]_i_21_n_0
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[30]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[3]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[4]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[21]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[22]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[24]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[25]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[34]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[35]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/p_0_in0_in[43]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[4]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[42]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[32]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[28]
design_1_i/mul_mec_matrix_0/inst/gmem_m_axi_U/bus_read/sect_cnt_reg_n_0_[27]

