{"result": {"query": ":facetid:toc:\"db/conf/hotchips/hotchips2019.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "201.50"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "26", "@dc": "26", "@oc": "26", "@id": "40441370", "text": ":facetid:toc:db/conf/hotchips/hotchips2019.bht"}}, "hits": {"@total": "26", "@computed": "26", "@sent": "26", "@first": "0", "hit": [{"@score": "1", "@id": "1793736", "info": {"authors": {"author": [{"@pid": "179/0644", "text": "Sagheer Ahmad"}, {"@pid": "13/10966", "text": "Sridhar Subramanian"}, {"@pid": "17/3078", "text": "Vamsi Boppana"}, {"@pid": "251/2576", "text": "Shankar Lakka"}, {"@pid": "251/2719", "text": "Fu-Hing Ho"}, {"@pid": "251/2894", "text": "Tomai Knopp"}, {"@pid": "24/6502", "text": "Juanjo Noguera"}, {"@pid": "07/2202", "text": "Gaurav Singh"}, {"@pid": "57/4914", "text": "Ralph Wittig"}]}, "title": "Xilinx First 7nm Device: Versal AI Core (VC1902).", "venue": "Hot Chips Symposium", "pages": "1-28", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/AhmadSBLHKNSW19", "doi": "10.1109/HOTCHIPS.2019.8875639", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875639", "url": "https://dblp.org/rec/conf/hotchips/AhmadSBLHKNSW19"}, "url": "URL#1793736"}, {"@score": "1", "@id": "1793737", "info": {"authors": {"author": [{"@pid": "251/2942", "text": "Pete Bannon"}, {"@pid": "251/2533", "text": "Ganesh Venkataramanan"}, {"@pid": "94/955", "text": "Debjit Das Sarma"}, {"@pid": "28/1127", "text": "Emil Talpes"}]}, "title": "Computer and Redundancy Solution for the Full Self-Driving Computer.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/BannonVST19", "doi": "10.1109/HOTCHIPS.2019.8875645", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875645", "url": "https://dblp.org/rec/conf/hotchips/BannonVST19"}, "url": "URL#1793737"}, {"@score": "1", "@id": "1793738", "info": {"authors": {"author": {"@pid": "94/4457", "text": "John Burgess"}}, "title": "RTX ON - The NVIDIA TURING GPU.", "venue": "Hot Chips Symposium", "pages": "1-27", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Burgess19", "doi": "10.1109/HOTCHIPS.2019.8875651", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875651", "url": "https://dblp.org/rec/conf/hotchips/Burgess19"}, "url": "URL#1793738"}, {"@score": "1", "@id": "1793739", "info": {"authors": {"author": {"@pid": "63/314", "text": "Fabrice Devaux"}}, "title": "The true Processing In Memory accelerator.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Devaux19", "doi": "10.1109/HOTCHIPS.2019.8875680", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875680", "url": "https://dblp.org/rec/conf/hotchips/Devaux19"}, "url": "URL#1793739"}, {"@score": "1", "@id": "1793740", "info": {"authors": {"author": [{"@pid": "02/11188", "text": "Hongyang Jia"}, {"@pid": "226/5483", "text": "Hossein Valavi"}, {"@pid": "117/8020", "text": "Yinqi Tang"}, {"@pid": "03/6834", "text": "Jintao Zhang"}, {"@pid": "90/2252", "text": "Naveen Verma"}]}, "title": "A Programmable Embedded Microprocessor for Bit-scalable In-memory Computing.", "venue": "Hot Chips Symposium", "pages": "1-29", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/JiaVTZV19", "doi": "10.1109/HOTCHIPS.2019.8875632", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875632", "url": "https://dblp.org/rec/conf/hotchips/JiaVTZV19"}, "url": "URL#1793740"}, {"@score": "1", "@id": "1793741", "info": {"authors": {"author": [{"@pid": "251/2611", "text": "Sanjeev Khushu"}, {"@pid": "251/2709", "text": "Wilfred Gomes"}]}, "title": "Lakefield: Hybrid cores in 3D Package.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/KhushuG19", "doi": "10.1109/HOTCHIPS.2019.8875641", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875641", "url": "https://dblp.org/rec/conf/hotchips/KhushuG19"}, "url": "URL#1793741"}, {"@score": "1", "@id": "1793742", "info": {"authors": {"author": [{"@pid": "251/2964", "text": "Patrick Knebel"}, {"@pid": "261/6115", "text": "Dan Berkram"}, {"@pid": "d/AlDavis", "text": "Al Davis"}, {"@pid": "251/2751", "text": "Darel Emmot"}, {"@pid": "99/4818", "text": "Paolo Faraboschi"}, {"@pid": "64/5038", "text": "Gary Gostin"}]}, "title": "Gen-Z Chipsetfor Exascale Fabrics.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/KnebelBDEFG19", "doi": "10.1109/HOTCHIPS.2019.8875646", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875646", "url": "https://dblp.org/rec/conf/hotchips/KnebelBDEFG19"}, "url": "URL#1793742"}, {"@score": "1", "@id": "1793743", "info": {"authors": {"author": [{"@pid": "49/6267", "text": "Heng Liao"}, {"@pid": "32/2075", "text": "Jiajin Tu"}, {"@pid": "98/2636", "text": "Jing Xia"}, {"@pid": "251/2801", "text": "Xiping Zhou"}]}, "title": "DaVinci: A Scalable Architecture for Neural Network Computing.", "venue": "Hot Chips Symposium", "pages": "1-44", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LiaoTXZ19", "doi": "10.1109/HOTCHIPS.2019.8875654", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875654", "url": "https://dblp.org/rec/conf/hotchips/LiaoTXZ19"}, "url": "URL#1793743"}, {"@score": "1", "@id": "1793744", "info": {"authors": {"author": [{"@pid": "55/17", "text": "Leibo Liu"}, {"@pid": "63/9431", "text": "Ao Luo"}, {"@pid": "33/1501", "text": "Guanhua Li"}, {"@pid": "69/6211-1", "text": "Jianfeng Zhu 0001"}, {"@pid": "84/2694", "text": "Yong Wang"}, {"@pid": "251/2805", "text": "Gang Shan"}, {"@pid": "64/7666", "text": "Jianfeng Pan"}, {"@pid": "98/3428", "text": "Shouyi Yin"}, {"@pid": "39/6160", "text": "Shaojun Wei"}]}, "title": "Jintide\u00ae: A Hardware Security Enhanced Server CPU with Xeon\u00ae Cores under Runtime Surveillance by an In-Package Dynamically Reconfigurable Processor.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LiuLLZWSPYW19", "doi": "10.1109/HOTCHIPS.2019.8875682", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875682", "url": "https://dblp.org/rec/conf/hotchips/LiuLLZWSPYW19"}, "url": "URL#1793744"}, {"@score": "1", "@id": "1793745", "info": {"authors": {"author": {"@pid": "17/3731", "text": "Mike Mantor"}}, "title": "7NM &quot;NAVI&quot; GPU - A GPU Built for Performance and Efficiency.", "venue": "Hot Chips Symposium", "pages": "1-28", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Mantor19", "doi": "10.1109/HOTCHIPS.2019.8875649", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875649", "url": "https://dblp.org/rec/conf/hotchips/Mantor19"}, "url": "URL#1793745"}, {"@score": "1", "@id": "1793746", "info": {"authors": {"author": {"@pid": "47/739", "text": "Peter Mattson"}}, "title": "ML Benchmark Design Challenges.", "venue": "Hot Chips Symposium", "pages": "1-36", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Mattson19", "doi": "10.1109/HOTCHIPS.2019.8875660", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875660", "url": "https://dblp.org/rec/conf/hotchips/Mattson19"}, "url": "URL#1793746"}, {"@score": "1", "@id": "1793747", "info": {"authors": {"author": {"@pid": "53/6774", "text": "Kamesh Medepalli"}}, "title": "CYW89459: High Performance and Low Power Wi-Fi and Bluetooth 5.1 Combo Chip for IoT and Automotive.", "venue": "Hot Chips Symposium", "pages": "1-18", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Medepalli19", "doi": "10.1109/HOTCHIPS.2019.8875681", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875681", "url": "https://dblp.org/rec/conf/hotchips/Medepalli19"}, "url": "URL#1793747"}, {"@score": "1", "@id": "1793748", "info": {"authors": {"author": {"@pid": "251/2645", "text": "Eitan Medina"}}, "title": "Hot Chips 2019.", "venue": "Hot Chips Symposium", "pages": "1-29", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Medina19", "doi": "10.1109/HOTCHIPS.2019.8875670", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875670", "url": "https://dblp.org/rec/conf/hotchips/Medina19"}, "url": "URL#1793748"}, {"@score": "1", "@id": "1793749", "info": {"authors": {"author": [{"@pid": "00/6366", "text": "Andrea Pellegrini"}, {"@pid": "251/2669", "text": "Chris Abernathy"}]}, "title": "Arm Neoverse N1 Cloud-to-Edge Infrastructure SoCs.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/PellegriniA19", "doi": "10.1109/HOTCHIPS.2019.8875640", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875640", "url": "https://dblp.org/rec/conf/hotchips/PellegriniA19"}, "url": "URL#1793749"}, {"@score": "1", "@id": "1793750", "info": {"authors": {"author": {"@pid": "22/4090", "text": "Misha Smelyanskiy"}}, "title": "Zion: Facebook Next- Generation Large Memory Training Platform.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Smelyanskiy19", "doi": "10.1109/HOTCHIPS.2019.8875650", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875650", "url": "https://dblp.org/rec/conf/hotchips/Smelyanskiy19"}, "url": "URL#1793750"}, {"@score": "1", "@id": "1793751", "info": {"authors": {"author": [{"@pid": "12/7785", "text": "Jeff Stuecheli"}, {"@pid": "251/2517", "text": "Scott Willenborg"}, {"@pid": "99/6366", "text": "William J. Starke"}]}, "title": "IBM&apos;s Next Generation POWER Processor.", "venue": "Hot Chips Symposium", "pages": "1-19", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/StuecheliWS19", "doi": "10.1109/HOTCHIPS.2019.8875663", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875663", "url": "https://dblp.org/rec/conf/hotchips/StuecheliWS19"}, "url": "URL#1793751"}, {"@score": "1", "@id": "1793752", "info": {"authors": {"author": {"@pid": "246/7648", "text": "Lisa Su"}}, "title": "Delivering the Future of High-Performance Computing.", "venue": "Hot Chips Symposium", "pages": "1-43", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Su19", "doi": "10.1109/HOTCHIPS.2019.8875685", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875685", "url": "https://dblp.org/rec/conf/hotchips/Su19"}, "url": "URL#1793752"}, {"@score": "1", "@id": "1793753", "info": {"authors": {"author": [{"@pid": "251/2614", "text": "David Suggs"}, {"@pid": "150/2224", "text": "Dan Bouvier"}, {"@pid": "66/1657", "text": "Michael Clark"}, {"@pid": "38/7998", "text": "Kevin Lepak"}, {"@pid": "251/2525", "text": "Mahesh Subramony"}]}, "title": "AMD &quot;ZEN 2&quot;.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/SuggsBCLS19", "doi": "10.1109/HOTCHIPS.2019.8875673", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875673", "url": "https://dblp.org/rec/conf/hotchips/SuggsBCLS19"}, "url": "URL#1793753"}, {"@score": "1", "@id": "1793754", "info": {"authors": {"author": {"@pid": "251/2761", "text": "Elene Terry"}}, "title": "Silicon at the Heart of HoloLens 2.", "venue": "Hot Chips Symposium", "pages": "1-26", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Terry19", "doi": "10.1109/HOTCHIPS.2019.8875669", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875669", "url": "https://dblp.org/rec/conf/hotchips/Terry19"}, "url": "URL#1793754"}, {"@score": "1", "@id": "1793755", "info": {"authors": {"author": [{"@pid": "76/10051", "text": "Rangharajan Venkatesan"}, {"@pid": "133/9941", "text": "Yakun Sophia Shao"}, {"@pid": "125/7922", "text": "Brian Zimmer"}, {"@pid": "52/10063", "text": "Jason Clemons"}, {"@pid": "85/9849", "text": "Matthew Fojtik"}, {"@pid": "06/4489-9", "text": "Nan Jiang 0009"}, {"@pid": "145/1606", "text": "Ben Keller"}, {"@pid": "13/11177", "text": "Alicia Klinefelter"}, {"@pid": "28/3818", "text": "Nathaniel Ross Pinckney"}, {"@pid": "127/7770", "text": "Priyanka Raina"}, {"@pid": "12/5057", "text": "Stephen G. Tell"}, {"@pid": "342/9534-2", "text": "Yanqing Zhang 0002"}, {"@pid": "d/WJDally", "text": "William J. Dally"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "49/2112", "text": "C. Thomas Gray"}, {"@pid": "k/StephenWKeckler", "text": "Stephen W. Keckler"}, {"@pid": "29/3580", "text": "Brucek Khailany"}]}, "title": "A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/VenkatesanSZCFJ19", "doi": "10.1109/HOTCHIPS.2019.8875657", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875657", "url": "https://dblp.org/rec/conf/hotchips/VenkatesanSZCFJ19"}, "url": "URL#1793755"}, {"@score": "1", "@id": "1793756", "info": {"authors": {"author": {"@pid": "127/8072", "text": "Mark Wade"}}, "title": "TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth in-Package Optical I/O.", "venue": "Hot Chips Symposium", "pages": "i-xl", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Wade19", "doi": "10.1109/HOTCHIPS.2019.8875658", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875658", "url": "https://dblp.org/rec/conf/hotchips/Wade19"}, "url": "URL#1793756"}, {"@score": "1", "@id": "1793757", "info": {"authors": {"author": [{"@pid": "251/2896", "text": "Ofri Wechsler"}, {"@pid": "46/3176", "text": "Michael Behar"}, {"@pid": "248/2248", "text": "Bharat Daga"}]}, "title": "Spring Hill (NNP-I 1000) Intel&apos;s Data Center Inference Chip.", "venue": "Hot Chips Symposium", "pages": "1-12", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/WechslerBD19", "doi": "10.1109/HOTCHIPS.2019.8875671", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875671", "url": "https://dblp.org/rec/conf/hotchips/WechslerBD19"}, "url": "URL#1793757"}, {"@score": "1", "@id": "1793758", "info": {"authors": {"author": {"@pid": "48/6697", "text": "H.-S. Philip Wong"}}, "title": "IC Technology - What Will the Next Node Offer Us?", "venue": "Hot Chips Symposium", "pages": "1-52", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/WongWB19", "doi": "10.1109/HOTCHIPS.2019.8875692", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875692", "url": "https://dblp.org/rec/conf/hotchips/WongWB19"}, "url": "URL#1793758"}, {"@score": "1", "@id": "1793759", "info": {"authors": {"author": {"@pid": "37/6465", "text": "Andrew Yang"}}, "title": "Deep Learning Training At Scale Spring Crest Deep Learning Accelerator (Intel\u00ae Nervana\u2122 NNP-T).", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Yang19", "doi": "10.1109/HOTCHIPS.2019.8875643", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875643", "url": "https://dblp.org/rec/conf/hotchips/Yang19"}, "url": "URL#1793759"}, {"@score": "1", "@id": "1793760", "info": {"authors": {"author": [{"@pid": "38/6831", "text": "Jiansong Zhang"}, {"@pid": "160/1534", "text": "Lixue Xia"}, {"@pid": "19/7841", "text": "Zhao Jiang"}, {"@pid": "62/5181", "text": "Hao Liang"}, {"@pid": "56/8110", "text": "Jiaoyan Chen"}, {"@pid": "251/2546", "text": "Shouda Liu"}, {"@pid": "99/2649-16", "text": "Wei Lin 0016"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Ouroboros: An Inference Engine for Deep Learning Based TTS on Embedded Devices.", "venue": "Hot Chips Symposium", "pages": "1-28", "year": "2019", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/ZhangXJLCLLX19", "doi": "10.1109/HOTCHIPS.2019.8875664", "ee": "https://doi.org/10.1109/HOTCHIPS.2019.8875664", "url": "https://dblp.org/rec/conf/hotchips/ZhangXJLCLLX19"}, "url": "URL#1793760"}, {"@score": "1", "@id": "1913617", "info": {"title": "2019 IEEE Hot Chips 31 Symposium (HCS), Cupertino, CA, USA, August 18-20, 2019", "venue": "Hot Chips Symposium", "publisher": "IEEE", "year": "2019", "type": "Editorship", "key": "conf/hotchips/2019", "ee": "https://ieeexplore.ieee.org/xpl/conhome/8869546/proceeding", "url": "https://dblp.org/rec/conf/hotchips/2019"}, "url": "URL#1913617"}]}}}