

================================================================
== Vivado HLS Report for 'Loop_12_proc228'
================================================================
* Date:           Mon Aug 22 13:44:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.722 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      123|      123| 0.615 us | 0.615 us |  123|  123|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      121|      121|         3|          1|          1|   120|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_12_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_11_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_10_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_9_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_8_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_7_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_6_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_5_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_4_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_3_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_2_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_1_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_0_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit""   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i68_0 = phi i7 [ %i, %hls_label_9 ], [ 0, %newFuncRoot ]"   --->   Operation 20 'phi' 'i68_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln218 = icmp eq i7 %i68_0, -8" [example.cpp:218]   --->   Operation 21 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.40ns)   --->   "%i = add i7 %i68_0, 1" [example.cpp:218]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %.exitStub, label %hls_label_9" [example.cpp:218]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i7 %i68_0 to i64" [example.cpp:224]   --->   Operation 25 'zext' 'zext_ln224' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer11_out_0_addr = getelementptr [120 x i7]* %layer11_out_0, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 26 'getelementptr' 'layer11_out_0_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.62ns)   --->   "%layer11_out_0_load = load i7* %layer11_out_0_addr, align 1" [example.cpp:224]   --->   Operation 27 'load' 'layer11_out_0_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer11_out_1_addr = getelementptr [120 x i7]* %layer11_out_1, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 28 'getelementptr' 'layer11_out_1_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.62ns)   --->   "%layer11_out_1_load = load i7* %layer11_out_1_addr, align 1" [example.cpp:224]   --->   Operation 29 'load' 'layer11_out_1_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer11_out_2_addr = getelementptr [120 x i7]* %layer11_out_2, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 30 'getelementptr' 'layer11_out_2_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.62ns)   --->   "%layer11_out_2_load = load i7* %layer11_out_2_addr, align 1" [example.cpp:224]   --->   Operation 31 'load' 'layer11_out_2_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer11_out_3_addr = getelementptr [120 x i7]* %layer11_out_3, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 32 'getelementptr' 'layer11_out_3_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.62ns)   --->   "%layer11_out_3_load = load i7* %layer11_out_3_addr, align 1" [example.cpp:224]   --->   Operation 33 'load' 'layer11_out_3_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%layer11_out_4_addr = getelementptr [120 x i7]* %layer11_out_4, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 34 'getelementptr' 'layer11_out_4_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.62ns)   --->   "%layer11_out_4_load = load i7* %layer11_out_4_addr, align 1" [example.cpp:224]   --->   Operation 35 'load' 'layer11_out_4_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%layer11_out_5_addr = getelementptr [120 x i7]* %layer11_out_5, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 36 'getelementptr' 'layer11_out_5_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.62ns)   --->   "%layer11_out_5_load = load i7* %layer11_out_5_addr, align 1" [example.cpp:224]   --->   Operation 37 'load' 'layer11_out_5_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%layer11_out_6_addr81 = getelementptr [120 x i7]* %layer11_out_6, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 38 'getelementptr' 'layer11_out_6_addr81' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.62ns)   --->   "%layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1" [example.cpp:224]   --->   Operation 39 'load' 'layer11_out_6_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%layer11_out_7_addr = getelementptr [120 x i7]* %layer11_out_7, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 40 'getelementptr' 'layer11_out_7_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.62ns)   --->   "%layer11_out_7_load = load i7* %layer11_out_7_addr, align 1" [example.cpp:224]   --->   Operation 41 'load' 'layer11_out_7_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%layer11_out_8_addr = getelementptr [120 x i7]* %layer11_out_8, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 42 'getelementptr' 'layer11_out_8_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.62ns)   --->   "%layer11_out_8_load = load i7* %layer11_out_8_addr, align 1" [example.cpp:224]   --->   Operation 43 'load' 'layer11_out_8_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layer11_out_9_addr = getelementptr [120 x i7]* %layer11_out_9, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 44 'getelementptr' 'layer11_out_9_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.62ns)   --->   "%layer11_out_9_load = load i7* %layer11_out_9_addr, align 1" [example.cpp:224]   --->   Operation 45 'load' 'layer11_out_9_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%layer11_out_10_addr = getelementptr [120 x i7]* %layer11_out_10, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 46 'getelementptr' 'layer11_out_10_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.62ns)   --->   "%layer11_out_10_load = load i7* %layer11_out_10_addr, align 1" [example.cpp:224]   --->   Operation 47 'load' 'layer11_out_10_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%layer11_out_11_addr = getelementptr [120 x i7]* %layer11_out_11, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 48 'getelementptr' 'layer11_out_11_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.62ns)   --->   "%layer11_out_11_load = load i7* %layer11_out_11_addr, align 1" [example.cpp:224]   --->   Operation 49 'load' 'layer11_out_11_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%layer11_out_12_addr = getelementptr [120 x i7]* %layer11_out_12, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 50 'getelementptr' 'layer11_out_12_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.62ns)   --->   "%layer11_out_12_load = load i7* %layer11_out_12_addr, align 1" [example.cpp:224]   --->   Operation 51 'load' 'layer11_out_12_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 52 [1/2] (0.62ns)   --->   "%layer11_out_0_load = load i7* %layer11_out_0_addr, align 1" [example.cpp:224]   --->   Operation 52 'load' 'layer11_out_0_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %layer11_out_0_load to i16" [example.cpp:224]   --->   Operation 53 'zext' 'zext_ln177' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)" [example.cpp:224]   --->   Operation 54 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/2] (0.62ns)   --->   "%layer11_out_1_load = load i7* %layer11_out_1_addr, align 1" [example.cpp:224]   --->   Operation 55 'load' 'layer11_out_1_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i7 %layer11_out_1_load to i16" [example.cpp:224]   --->   Operation 56 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)" [example.cpp:224]   --->   Operation 57 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 58 [1/2] (0.62ns)   --->   "%layer11_out_2_load = load i7* %layer11_out_2_addr, align 1" [example.cpp:224]   --->   Operation 58 'load' 'layer11_out_2_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i7 %layer11_out_2_load to i16" [example.cpp:224]   --->   Operation 59 'zext' 'zext_ln177_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)" [example.cpp:224]   --->   Operation 60 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/2] (0.62ns)   --->   "%layer11_out_3_load = load i7* %layer11_out_3_addr, align 1" [example.cpp:224]   --->   Operation 61 'load' 'layer11_out_3_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i7 %layer11_out_3_load to i16" [example.cpp:224]   --->   Operation 62 'zext' 'zext_ln177_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)" [example.cpp:224]   --->   Operation 63 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 64 [1/2] (0.62ns)   --->   "%layer11_out_4_load = load i7* %layer11_out_4_addr, align 1" [example.cpp:224]   --->   Operation 64 'load' 'layer11_out_4_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i7 %layer11_out_4_load to i16" [example.cpp:224]   --->   Operation 65 'zext' 'zext_ln177_4' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)" [example.cpp:224]   --->   Operation 66 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 67 [1/2] (0.62ns)   --->   "%layer11_out_5_load = load i7* %layer11_out_5_addr, align 1" [example.cpp:224]   --->   Operation 67 'load' 'layer11_out_5_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i7 %layer11_out_5_load to i16" [example.cpp:224]   --->   Operation 68 'zext' 'zext_ln177_5' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)" [example.cpp:224]   --->   Operation 69 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 70 [1/2] (0.62ns)   --->   "%layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1" [example.cpp:224]   --->   Operation 70 'load' 'layer11_out_6_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln177_6 = zext i7 %layer11_out_6_load to i16" [example.cpp:224]   --->   Operation 71 'zext' 'zext_ln177_6' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)" [example.cpp:224]   --->   Operation 72 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 73 [1/2] (0.62ns)   --->   "%layer11_out_7_load = load i7* %layer11_out_7_addr, align 1" [example.cpp:224]   --->   Operation 73 'load' 'layer11_out_7_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln177_7 = zext i7 %layer11_out_7_load to i16" [example.cpp:224]   --->   Operation 74 'zext' 'zext_ln177_7' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)" [example.cpp:224]   --->   Operation 75 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/2] (0.62ns)   --->   "%layer11_out_8_load = load i7* %layer11_out_8_addr, align 1" [example.cpp:224]   --->   Operation 76 'load' 'layer11_out_8_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln177_8 = zext i7 %layer11_out_8_load to i16" [example.cpp:224]   --->   Operation 77 'zext' 'zext_ln177_8' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)" [example.cpp:224]   --->   Operation 78 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/2] (0.62ns)   --->   "%layer11_out_9_load = load i7* %layer11_out_9_addr, align 1" [example.cpp:224]   --->   Operation 79 'load' 'layer11_out_9_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln177_9 = zext i7 %layer11_out_9_load to i16" [example.cpp:224]   --->   Operation 80 'zext' 'zext_ln177_9' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)" [example.cpp:224]   --->   Operation 81 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 82 [1/2] (0.62ns)   --->   "%layer11_out_10_load = load i7* %layer11_out_10_addr, align 1" [example.cpp:224]   --->   Operation 82 'load' 'layer11_out_10_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln177_10 = zext i7 %layer11_out_10_load to i16" [example.cpp:224]   --->   Operation 83 'zext' 'zext_ln177_10' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)" [example.cpp:224]   --->   Operation 84 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/2] (0.62ns)   --->   "%layer11_out_11_load = load i7* %layer11_out_11_addr, align 1" [example.cpp:224]   --->   Operation 85 'load' 'layer11_out_11_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln177_11 = zext i7 %layer11_out_11_load to i16" [example.cpp:224]   --->   Operation 86 'zext' 'zext_ln177_11' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)" [example.cpp:224]   --->   Operation 87 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/2] (0.62ns)   --->   "%layer11_out_12_load = load i7* %layer11_out_12_addr, align 1" [example.cpp:224]   --->   Operation 88 'load' 'layer11_out_12_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln177_12 = zext i7 %layer11_out_12_load to i16" [example.cpp:224]   --->   Operation 89 'zext' 'zext_ln177_12' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)" [example.cpp:224]   --->   Operation 90 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str38)" [example.cpp:218]   --->   Operation 91 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:219]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)" [example.cpp:224]   --->   Operation 93 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 94 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)" [example.cpp:224]   --->   Operation 94 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)" [example.cpp:224]   --->   Operation 95 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 96 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)" [example.cpp:224]   --->   Operation 96 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)" [example.cpp:224]   --->   Operation 97 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 98 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)" [example.cpp:224]   --->   Operation 98 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)" [example.cpp:224]   --->   Operation 99 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 100 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)" [example.cpp:224]   --->   Operation 100 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 101 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)" [example.cpp:224]   --->   Operation 101 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 102 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)" [example.cpp:224]   --->   Operation 102 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)" [example.cpp:224]   --->   Operation 103 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 104 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)" [example.cpp:224]   --->   Operation 104 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 105 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)" [example.cpp:224]   --->   Operation 105 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str38, i32 %tmp_s)" [example.cpp:227]   --->   Operation 106 'specregionend' 'empty_237' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit"" [example.cpp:218]   --->   Operation 107 'br' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer11_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer11_out_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer11_out_s_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
br_ln0               (br               ) [ 011110]
i68_0                (phi              ) [ 001000]
icmp_ln218           (icmp             ) [ 001110]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011110]
br_ln218             (br               ) [ 000000]
zext_ln224           (zext             ) [ 000000]
layer11_out_0_addr   (getelementptr    ) [ 001100]
layer11_out_1_addr   (getelementptr    ) [ 001100]
layer11_out_2_addr   (getelementptr    ) [ 001100]
layer11_out_3_addr   (getelementptr    ) [ 001100]
layer11_out_4_addr   (getelementptr    ) [ 001100]
layer11_out_5_addr   (getelementptr    ) [ 001100]
layer11_out_6_addr81 (getelementptr    ) [ 001100]
layer11_out_7_addr   (getelementptr    ) [ 001100]
layer11_out_8_addr   (getelementptr    ) [ 001100]
layer11_out_9_addr   (getelementptr    ) [ 001100]
layer11_out_10_addr  (getelementptr    ) [ 001100]
layer11_out_11_addr  (getelementptr    ) [ 001100]
layer11_out_12_addr  (getelementptr    ) [ 001100]
layer11_out_0_load   (load             ) [ 000000]
zext_ln177           (zext             ) [ 001010]
layer11_out_1_load   (load             ) [ 000000]
zext_ln177_1         (zext             ) [ 001010]
layer11_out_2_load   (load             ) [ 000000]
zext_ln177_2         (zext             ) [ 001010]
layer11_out_3_load   (load             ) [ 000000]
zext_ln177_3         (zext             ) [ 001010]
layer11_out_4_load   (load             ) [ 000000]
zext_ln177_4         (zext             ) [ 001010]
layer11_out_5_load   (load             ) [ 000000]
zext_ln177_5         (zext             ) [ 001010]
layer11_out_6_load   (load             ) [ 000000]
zext_ln177_6         (zext             ) [ 001010]
layer11_out_7_load   (load             ) [ 000000]
zext_ln177_7         (zext             ) [ 001010]
layer11_out_8_load   (load             ) [ 000000]
zext_ln177_8         (zext             ) [ 001010]
layer11_out_9_load   (load             ) [ 000000]
zext_ln177_9         (zext             ) [ 001010]
layer11_out_10_load  (load             ) [ 000000]
zext_ln177_10        (zext             ) [ 001010]
layer11_out_11_load  (load             ) [ 000000]
zext_ln177_11        (zext             ) [ 001010]
layer11_out_12_load  (load             ) [ 000000]
zext_ln177_12        (zext             ) [ 001010]
tmp_s                (specregionbegin  ) [ 000000]
specpipeline_ln219   (specpipeline     ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
write_ln224          (write            ) [ 000000]
empty_237            (specregionend    ) [ 000000]
br_ln218             (br               ) [ 011110]
ret_ln0              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer11_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer11_out_s_0_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer11_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer11_out_s_1_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer11_out_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer11_out_s_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer11_out_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer11_out_s_3_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer11_out_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer11_out_s_4_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer11_out_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer11_out_s_5_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer11_out_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer11_out_s_6_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer11_out_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer11_out_s_7_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer11_out_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer11_out_s_8_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer11_out_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer11_out_s_9_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer11_out_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer11_out_s_10_V_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer11_out_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer11_out_s_11_V_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer11_out_12">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer11_out_s_12_V_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer11_out_s_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln224/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="layer11_out_0_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_0_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_0_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer11_out_1_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_1_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_1_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="layer11_out_2_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_2_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_2_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="layer11_out_3_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_3_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_3_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="layer11_out_4_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_4_addr/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_4_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layer11_out_5_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_5_addr/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_5_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="layer11_out_6_addr81_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_6_addr81/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_6_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="layer11_out_7_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_7_addr/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_7_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="layer11_out_8_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_8_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_8_load/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="layer11_out_9_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_9_addr/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_9_load/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="layer11_out_10_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="7" slack="0"/>
<pin id="313" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_10_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_10_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="layer11_out_11_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_11_addr/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_11_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="layer11_out_12_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer11_out_12_addr/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer11_out_12_load/2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="i68_0_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i68_0 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="i68_0_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i68_0/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln218_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln224_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln177_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln177_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln177_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln177_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_3/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln177_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_4/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln177_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_5/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln177_6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_6/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln177_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_7/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln177_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_8/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln177_9_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_9/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln177_10_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_10/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln177_11_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_11/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln177_12_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_12/3 "/>
</bind>
</comp>

<comp id="453" class="1005" name="icmp_ln218_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln218 "/>
</bind>
</comp>

<comp id="457" class="1005" name="i_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="462" class="1005" name="layer11_out_0_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="1"/>
<pin id="464" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_0_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="layer11_out_1_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="1"/>
<pin id="469" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_1_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="layer11_out_2_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="1"/>
<pin id="474" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_2_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="layer11_out_3_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="1"/>
<pin id="479" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_3_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="layer11_out_4_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_4_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="layer11_out_5_addr_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="1"/>
<pin id="489" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_5_addr "/>
</bind>
</comp>

<comp id="492" class="1005" name="layer11_out_6_addr81_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="1"/>
<pin id="494" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_6_addr81 "/>
</bind>
</comp>

<comp id="497" class="1005" name="layer11_out_7_addr_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="1"/>
<pin id="499" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_7_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="layer11_out_8_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="1"/>
<pin id="504" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_8_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="layer11_out_9_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="1"/>
<pin id="509" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_9_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="layer11_out_10_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="1"/>
<pin id="514" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_10_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="layer11_out_11_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="1"/>
<pin id="519" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_11_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="layer11_out_12_addr_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="1"/>
<pin id="524" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer11_out_12_addr "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln177_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177 "/>
</bind>
</comp>

<comp id="532" class="1005" name="zext_ln177_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln177_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="zext_ln177_3_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_3 "/>
</bind>
</comp>

<comp id="547" class="1005" name="zext_ln177_4_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="1"/>
<pin id="549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_4 "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln177_5_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_5 "/>
</bind>
</comp>

<comp id="557" class="1005" name="zext_ln177_6_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="1"/>
<pin id="559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_6 "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln177_7_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="1"/>
<pin id="564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="zext_ln177_8_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_8 "/>
</bind>
</comp>

<comp id="572" class="1005" name="zext_ln177_9_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="1"/>
<pin id="574" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_9 "/>
</bind>
</comp>

<comp id="577" class="1005" name="zext_ln177_10_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="1"/>
<pin id="579" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_10 "/>
</bind>
</comp>

<comp id="582" class="1005" name="zext_ln177_11_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_11 "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln177_12_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln177_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="76" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="76" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="76" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="74" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="74" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="74" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="74" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="74" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="352" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="72" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="352" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="383"><net_src comp="371" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="384"><net_src comp="371" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="385"><net_src comp="371" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="386"><net_src comp="371" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="387"><net_src comp="371" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="391"><net_src comp="186" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="396"><net_src comp="199" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="401"><net_src comp="212" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="406"><net_src comp="225" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="411"><net_src comp="238" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="416"><net_src comp="251" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="421"><net_src comp="264" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="426"><net_src comp="277" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="431"><net_src comp="290" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="436"><net_src comp="303" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="441"><net_src comp="316" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="446"><net_src comp="329" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="451"><net_src comp="342" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="456"><net_src comp="359" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="365" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="465"><net_src comp="179" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="470"><net_src comp="192" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="475"><net_src comp="205" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="480"><net_src comp="218" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="485"><net_src comp="231" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="490"><net_src comp="244" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="495"><net_src comp="257" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="500"><net_src comp="270" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="505"><net_src comp="283" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="510"><net_src comp="296" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="515"><net_src comp="309" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="520"><net_src comp="322" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="525"><net_src comp="335" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="530"><net_src comp="388" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="535"><net_src comp="393" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="540"><net_src comp="398" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="545"><net_src comp="403" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="550"><net_src comp="408" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="555"><net_src comp="413" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="560"><net_src comp="418" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="565"><net_src comp="423" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="570"><net_src comp="428" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="575"><net_src comp="433" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="580"><net_src comp="438" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="585"><net_src comp="443" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="590"><net_src comp="448" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer11_out_s_0_V_V | {4 }
	Port: layer11_out_s_1_V_V | {4 }
	Port: layer11_out_s_2_V_V | {4 }
	Port: layer11_out_s_3_V_V | {4 }
	Port: layer11_out_s_4_V_V | {4 }
	Port: layer11_out_s_5_V_V | {4 }
	Port: layer11_out_s_6_V_V | {4 }
	Port: layer11_out_s_7_V_V | {4 }
	Port: layer11_out_s_8_V_V | {4 }
	Port: layer11_out_s_9_V_V | {4 }
	Port: layer11_out_s_10_V_V | {4 }
	Port: layer11_out_s_11_V_V | {4 }
	Port: layer11_out_s_12_V_V | {4 }
 - Input state : 
	Port: Loop_12_proc228 : layer11_out_0 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_1 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_2 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_3 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_4 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_5 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_6 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_7 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_8 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_9 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_10 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_11 | {2 3 }
	Port: Loop_12_proc228 : layer11_out_12 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln218 : 1
		i : 1
		br_ln218 : 2
		zext_ln224 : 1
		layer11_out_0_addr : 2
		layer11_out_0_load : 3
		layer11_out_1_addr : 2
		layer11_out_1_load : 3
		layer11_out_2_addr : 2
		layer11_out_2_load : 3
		layer11_out_3_addr : 2
		layer11_out_3_load : 3
		layer11_out_4_addr : 2
		layer11_out_4_load : 3
		layer11_out_5_addr : 2
		layer11_out_5_load : 3
		layer11_out_6_addr81 : 2
		layer11_out_6_load : 3
		layer11_out_7_addr : 2
		layer11_out_7_load : 3
		layer11_out_8_addr : 2
		layer11_out_8_load : 3
		layer11_out_9_addr : 2
		layer11_out_9_load : 3
		layer11_out_10_addr : 2
		layer11_out_10_load : 3
		layer11_out_11_addr : 2
		layer11_out_11_load : 3
		layer11_out_12_addr : 2
		layer11_out_12_load : 3
	State 3
		zext_ln177 : 1
		write_ln224 : 2
		zext_ln177_1 : 1
		write_ln224 : 2
		zext_ln177_2 : 1
		write_ln224 : 2
		zext_ln177_3 : 1
		write_ln224 : 2
		zext_ln177_4 : 1
		write_ln224 : 2
		zext_ln177_5 : 1
		write_ln224 : 2
		zext_ln177_6 : 1
		write_ln224 : 2
		zext_ln177_7 : 1
		write_ln224 : 2
		zext_ln177_8 : 1
		write_ln224 : 2
		zext_ln177_9 : 1
		write_ln224 : 2
		zext_ln177_10 : 1
		write_ln224 : 2
		zext_ln177_11 : 1
		write_ln224 : 2
		zext_ln177_12 : 1
		write_ln224 : 2
	State 4
		empty_237 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln218_fu_359  |    0    |    11   |
|----------|----------------------|---------|---------|
|    add   |       i_fu_365       |    0    |    7    |
|----------|----------------------|---------|---------|
|          |    grp_write_fu_88   |    0    |    0    |
|          |    grp_write_fu_95   |    0    |    0    |
|          |   grp_write_fu_102   |    0    |    0    |
|          |   grp_write_fu_109   |    0    |    0    |
|          |   grp_write_fu_116   |    0    |    0    |
|          |   grp_write_fu_123   |    0    |    0    |
|   write  |   grp_write_fu_130   |    0    |    0    |
|          |   grp_write_fu_137   |    0    |    0    |
|          |   grp_write_fu_144   |    0    |    0    |
|          |   grp_write_fu_151   |    0    |    0    |
|          |   grp_write_fu_158   |    0    |    0    |
|          |   grp_write_fu_165   |    0    |    0    |
|          |   grp_write_fu_172   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln224_fu_371  |    0    |    0    |
|          |   zext_ln177_fu_388  |    0    |    0    |
|          |  zext_ln177_1_fu_393 |    0    |    0    |
|          |  zext_ln177_2_fu_398 |    0    |    0    |
|          |  zext_ln177_3_fu_403 |    0    |    0    |
|          |  zext_ln177_4_fu_408 |    0    |    0    |
|   zext   |  zext_ln177_5_fu_413 |    0    |    0    |
|          |  zext_ln177_6_fu_418 |    0    |    0    |
|          |  zext_ln177_7_fu_423 |    0    |    0    |
|          |  zext_ln177_8_fu_428 |    0    |    0    |
|          |  zext_ln177_9_fu_433 |    0    |    0    |
|          | zext_ln177_10_fu_438 |    0    |    0    |
|          | zext_ln177_11_fu_443 |    0    |    0    |
|          | zext_ln177_12_fu_448 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    18   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        i68_0_reg_348       |    7   |
|          i_reg_457         |    7   |
|     icmp_ln218_reg_453     |    1   |
| layer11_out_0_addr_reg_462 |    7   |
| layer11_out_10_addr_reg_512|    7   |
| layer11_out_11_addr_reg_517|    7   |
| layer11_out_12_addr_reg_522|    7   |
| layer11_out_1_addr_reg_467 |    7   |
| layer11_out_2_addr_reg_472 |    7   |
| layer11_out_3_addr_reg_477 |    7   |
| layer11_out_4_addr_reg_482 |    7   |
| layer11_out_5_addr_reg_487 |    7   |
|layer11_out_6_addr81_reg_492|    7   |
| layer11_out_7_addr_reg_497 |    7   |
| layer11_out_8_addr_reg_502 |    7   |
| layer11_out_9_addr_reg_507 |    7   |
|    zext_ln177_10_reg_577   |   16   |
|    zext_ln177_11_reg_582   |   16   |
|    zext_ln177_12_reg_587   |   16   |
|    zext_ln177_1_reg_532    |   16   |
|    zext_ln177_2_reg_537    |   16   |
|    zext_ln177_3_reg_542    |   16   |
|    zext_ln177_4_reg_547    |   16   |
|    zext_ln177_5_reg_552    |   16   |
|    zext_ln177_6_reg_557    |   16   |
|    zext_ln177_7_reg_562    |   16   |
|    zext_ln177_8_reg_567    |   16   |
|    zext_ln177_9_reg_572    |   16   |
|     zext_ln177_reg_527     |   16   |
+----------------------------+--------+
|            Total           |   314  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_88  |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_95  |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_102 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_109 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_116 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_123 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_130 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_137 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_144 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_151 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_158 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_165 |  p2  |   2  |   7  |   14   ||    9    |
|  grp_write_fu_172 |  p2  |   2  |   7  |   14   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_277 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_329 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   364  ||  15.678 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   234  |
|  Register |    -   |   314  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   314  |   252  |
+-----------+--------+--------+--------+
