// Seed: 322419971
module module_0;
  logic id_1 = {id_1, 1, 1, id_1, id_1, id_1}, id_2 = -1'b0;
  assign id_2 = (id_2);
endmodule
module module_1 #(
    parameter id_6 = 32'd60
) (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    inout wor _id_6,
    input wor id_7
);
  assign id_2 = id_3;
  supply0 id_9;
  parameter id_10 = id_2++;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
  logic [id_6 : -1] id_12;
  assign id_9 = -1;
endmodule
