#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Sun Feb 20 20:17:13 2011
# Process ID: 5640
# Log file: C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/planAhead_run_1/planAhead.log
# Journal file: C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source {C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/pa.fromHdl.tcl}
# create_project -name VGA_Driver -dir "C:/Documents and Settings/nb418308/Desktop/FPGArcade/VGA_Driver/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top top $srcset
# set_param project.paUcfFile  "top.ucf"
# set hdlfile [add_files [list {clk25MHz.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.vhdl}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "top.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
exit
