Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 13 09:41:24 2024
| Host         : DESKTOP-G8KFEG6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_LEVEL_control_sets_placed.rpt
| Design       : TOP_LEVEL
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           11 |
| Yes          | No                    | No                     |              25 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+-----------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------+-----------------------+------------------+----------------+--------------+
|  pg/player/new_frame |                          |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                          |                       |                1 |              2 |         2.00 |
|  vc/v_count_reg[3]_3 |                          |                       |                1 |              4 |         4.00 |
|  vc/v_count_reg[3]_3 | pg/second_num[3]_i_1_n_0 |                       |                2 |              4 |         2.00 |
|  vc/v_count_reg[3]_3 | pg/first_num[3]_i_1_n_0  |                       |                1 |              4 |         4.00 |
|  clk_d_OBUF_BUFG     |                          | vc/collision026_out   |                2 |              4 |         2.00 |
|  vc/v_count_reg[3]_3 | pg/framecount[6]_i_1_n_0 |                       |                3 |              7 |         2.33 |
|  clk_d_OBUF_BUFG     |                          |                       |                6 |              8 |         1.33 |
|  pg/player/new_frame | ldr_intg/x_pos0          | pg/reset_reg_0        |                3 |              9 |         3.00 |
|  pg/player/new_frame | pg/player/y_pos          |                       |                6 |             10 |         1.67 |
|  clk_d_OBUF_BUFG     |                          | hc/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_d_OBUF_BUFG     | vc/v_count0              | vc/v_count[9]_i_1_n_0 |                7 |             10 |         1.43 |
|  clk_d_OBUF_BUFG     |                          | vc/SR[0]              |                6 |             12 |         2.00 |
+----------------------+--------------------------+-----------------------+------------------+----------------+--------------+


