Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 15 14:51:26 2025
| Host         : LENOVO8305 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sum4b_7seg_timing_summary_routed.rpt -pb sum4b_7seg_timing_summary_routed.pb -rpx sum4b_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : sum4b_7seg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (9)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: A[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: A[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: A[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: A[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: B[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.816        0.000                      0                   34        0.287        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.816        0.000                      0                   34        0.287        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 2.291ns (43.793%)  route 2.940ns (56.207%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    data_out_reg[24]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.309 r  data_out_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.309    data_out_reg[28]_i_1_n_6
    SLICE_X30Y18         FDCE                                         r  data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[29]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y18         FDCE (Setup_fdce_C_D)        0.109    15.125    data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.283ns (43.707%)  route 2.940ns (56.293%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    data_out_reg[24]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.301 r  data_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.301    data_out_reg[28]_i_1_n_4
    SLICE_X30Y18         FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[31]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y18         FDCE (Setup_fdce_C_D)        0.109    15.125    data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 2.207ns (42.876%)  route 2.940ns (57.124%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    data_out_reg[24]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  data_out_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.225    data_out_reg[28]_i_1_n_5
    SLICE_X30Y18         FDCE                                         r  data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[30]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y18         FDCE (Setup_fdce_C_D)        0.109    15.125    data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 2.187ns (42.653%)  route 2.940ns (57.347%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    data_out_reg[24]_i_1_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.205 r  data_out_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.205    data_out_reg[28]_i_1_n_7
    SLICE_X30Y18         FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[28]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y18         FDCE (Setup_fdce_C_D)        0.109    15.125    data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.174ns (42.507%)  route 2.940ns (57.493%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.192 r  data_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.192    data_out_reg[24]_i_1_n_6
    SLICE_X30Y17         FDCE                                         r  data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[25]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.109    15.151    data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  4.959    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.166ns (42.417%)  route 2.940ns (57.583%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.184 r  data_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.184    data_out_reg[24]_i_1_n_4
    SLICE_X30Y17         FDCE                                         r  data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[27]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.109    15.151    data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 2.090ns (41.547%)  route 2.940ns (58.453%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.108 r  data_out_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.108    data_out_reg[24]_i_1_n_5
    SLICE_X30Y17         FDCE                                         r  data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[26]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.109    15.151    data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 2.057ns (41.161%)  route 2.940ns (58.839%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  data_out_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.075    data_out_reg[20]_i_1_n_6
    SLICE_X30Y16         FDCE                                         r  data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  data_out_reg[21]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)        0.109    15.128    data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 2.049ns (41.067%)  route 2.940ns (58.933%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.067 r  data_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.067    data_out_reg[20]_i_1_n_4
    SLICE_X30Y16         FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  data_out_reg[23]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)        0.109    15.128    data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 2.070ns (41.314%)  route 2.940ns (58.686%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.518     5.595 r  data_out_reg[24]/Q
                         net (fo=2, routed)           0.682     6.277    data_out_reg[24]
    SLICE_X31Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.401 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.465     6.866    selector[1]_i_7_n_0
    SLICE_X31Y18         LUT5 (Prop_lut5_I4_O)        0.124     6.990 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.793     8.784    selector[1]_i_3_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.124     8.908 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     8.908    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.284 r  data_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.284    data_out_reg[0]_i_1_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.401 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.401    data_out_reg[4]_i_1_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.518 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    data_out_reg[8]_i_1_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    data_out_reg[12]_i_1_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    data_out_reg[16]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    data_out_reg[20]_i_1_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.088 r  data_out_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.088    data_out_reg[24]_i_1_n_7
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.437    14.778    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[24]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X30Y17         FDCE (Setup_fdce_C_D)        0.109    15.151    data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  data_out_reg[11]/Q
                         net (fo=2, routed)           0.148     1.754    data_out_reg[11]
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  data_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.799    data_out[8]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  data_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    data_out_reg[8]_i_1_n_4
    SLICE_X30Y13         FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y13         FDCE (Hold_fdce_C_D)         0.134     1.576    data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  data_out_reg[19]/Q
                         net (fo=2, routed)           0.148     1.754    data_out_reg[19]
    SLICE_X30Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  data_out[16]_i_2/O
                         net (fo=1, routed)           0.000     1.799    data_out[16]_i_2_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  data_out_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    data_out_reg[16]_i_1_n_4
    SLICE_X30Y15         FDCE                                         r  data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  data_out_reg[19]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X30Y15         FDCE (Hold_fdce_C_D)         0.134     1.576    data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.148     1.752    data_out_reg[27]
    SLICE_X30Y17         LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  data_out[24]_i_2/O
                         net (fo=1, routed)           0.000     1.797    data_out[24]_i_2_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.861 r  data_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    data_out_reg[24]_i_1_n_4
    SLICE_X30Y17         FDCE                                         r  data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X30Y17         FDCE                                         r  data_out_reg[27]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y17         FDCE (Hold_fdce_C_D)         0.134     1.574    data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  data_out_reg[3]/Q
                         net (fo=2, routed)           0.148     1.756    data_out_reg[3]
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.801    data_out[0]_i_3_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  data_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    data_out_reg[0]_i_1_n_4
    SLICE_X30Y11         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  data_out_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y11         FDCE (Hold_fdce_C_D)         0.134     1.578    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  data_out_reg[31]/Q
                         net (fo=2, routed)           0.148     1.751    data_out_reg[31]
    SLICE_X30Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  data_out[28]_i_2/O
                         net (fo=1, routed)           0.000     1.796    data_out[28]_i_2_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.860 r  data_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    data_out_reg[28]_i_1_n_4
    SLICE_X30Y18         FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[31]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y18         FDCE (Hold_fdce_C_D)         0.134     1.573    data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  data_out_reg[23]/Q
                         net (fo=2, routed)           0.148     1.753    data_out_reg[23]
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  data_out[20]_i_2/O
                         net (fo=1, routed)           0.000     1.798    data_out[20]_i_2_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.862 r  data_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    data_out_reg[20]_i_1_n_4
    SLICE_X30Y16         FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  data_out_reg[23]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y16         FDCE (Hold_fdce_C_D)         0.134     1.575    data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  data_out_reg[15]/Q
                         net (fo=2, routed)           0.149     1.755    data_out_reg[15]
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  data_out[12]_i_2/O
                         net (fo=1, routed)           0.000     1.800    data_out[12]_i_2_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.864 r  data_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    data_out_reg[12]_i_1_n_4
    SLICE_X30Y14         FDCE                                         r  data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  data_out_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y14         FDCE (Hold_fdce_C_D)         0.134     1.576    data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  data_out_reg[7]/Q
                         net (fo=2, routed)           0.149     1.756    data_out_reg[7]
    SLICE_X30Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.801 r  data_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.801    data_out[4]_i_2_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  data_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    data_out_reg[4]_i_1_n_4
    SLICE_X30Y12         FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  data_out_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X30Y12         FDCE (Hold_fdce_C_D)         0.134     1.577    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 data_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  data_out_reg[12]/Q
                         net (fo=2, routed)           0.174     1.780    data_out_reg[12]
    SLICE_X30Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  data_out[12]_i_5/O
                         net (fo=1, routed)           0.000     1.825    data_out[12]_i_5_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  data_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    data_out_reg[12]_i_1_n_7
    SLICE_X30Y14         FDCE                                         r  data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y14         FDCE                                         r  data_out_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y14         FDCE (Hold_fdce_C_D)         0.134     1.576    data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  data_out_reg[8]/Q
                         net (fo=2, routed)           0.174     1.780    data_out_reg[8]
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  data_out[8]_i_5/O
                         net (fo=1, routed)           0.000     1.825    data_out[8]_i_5_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  data_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    data_out_reg[8]_i_1_n_7
    SLICE_X30Y13         FDCE                                         r  data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X30Y13         FDCE (Hold_fdce_C_D)         0.134     1.576    data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y11   data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y13   data_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y13   data_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y14   data_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y14   data_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y14   data_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y14   data_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y15   data_out_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y15   data_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y11   data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y11   data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y11   data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y11   data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y13   data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   data_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.090ns  (logic 4.336ns (47.702%)  route 4.754ns (52.298%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  D_reg[1]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  D_reg[1]/Q
                         net (fo=1, routed)           0.854     1.413    D[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.000     2.536    sel0[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.660 r  Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.900     5.561    Display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.090 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.090    Display[5]
    W6                                                                r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 4.342ns (48.610%)  route 4.590ns (51.390%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  U_reg[0]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  U_reg[0]/Q
                         net (fo=1, routed)           0.717     1.276    U[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.400 f  Display_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.987     2.387    sel0[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     2.511 r  Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.886     5.397    Display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.933 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.933    Display[4]
    U8                                                                r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.809ns  (logic 4.343ns (49.297%)  route 4.466ns (50.703%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  D_reg[1]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  D_reg[1]/Q
                         net (fo=1, routed)           0.854     1.413    D[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.717     2.253    sel0[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.377 r  Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.896     5.273    Display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.809 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.809    Display[3]
    V8                                                                r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.752ns  (logic 4.318ns (49.333%)  route 4.434ns (50.667%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  D_reg[1]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  D_reg[1]/Q
                         net (fo=1, routed)           0.854     1.413    D[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.014     2.550    sel0[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.674 r  Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.567     5.241    Display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.752 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.752    Display[6]
    W7                                                                r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.338ns (51.091%)  route 4.153ns (48.909%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  U_reg[0]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  U_reg[0]/Q
                         net (fo=1, routed)           0.717     1.276    U[0]
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.400 r  Display_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     2.079    sel0[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.203 r  Display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.757     4.960    Display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.492 r  Display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.492    Display[0]
    U7                                                                r  Display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.311ns (51.050%)  route 4.134ns (48.950%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  D_reg[1]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  D_reg[1]/Q
                         net (fo=1, routed)           0.854     1.413    D[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.706     2.242    sel0[1]
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     2.366 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.575     4.941    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.446 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.446    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 4.327ns (52.306%)  route 3.945ns (47.694%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  D_reg[1]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  D_reg[1]/Q
                         net (fo=1, routed)           0.854     1.413    D[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.537 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.725     2.261    sel0[1]
    SLICE_X34Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.385 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.367     4.752    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.272 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.272    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            U_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 2.055ns (31.098%)  route 4.553ns (68.902%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           2.265     3.717    A_IBUF[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I0_O)        0.152     3.869 r  U_reg[0]_i_1/O
                         net (fo=2, routed)           0.835     4.704    S[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.326     5.030 r  U_reg[3]_i_3/O
                         net (fo=5, routed)           0.826     5.856    D13_out
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     5.980 r  U_reg[3]_i_1/O
                         net (fo=1, routed)           0.627     6.608    U_reg[3]_i_1_n_0
    SLICE_X31Y14         LDCE                                         r  U_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            D_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 2.055ns (31.756%)  route 4.416ns (68.244%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           2.265     3.717    A_IBUF[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I0_O)        0.152     3.869 f  U_reg[0]_i_1/O
                         net (fo=2, routed)           0.835     4.704    S[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.326     5.030 f  U_reg[3]_i_3/O
                         net (fo=5, routed)           0.827     5.857    D13_out
    SLICE_X28Y14         LUT2 (Prop_lut2_I1_O)        0.124     5.981 r  D_reg[1]_i_1/O
                         net (fo=1, routed)           0.489     6.471    D__0[1]
    SLICE_X31Y14         LDCE                                         r  D_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            D_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.400ns  (logic 2.057ns (32.144%)  route 4.343ns (67.856%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           2.259     3.720    A_IBUF[1]
    SLICE_X29Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.844 r  U_reg[3]_i_8/O
                         net (fo=3, routed)           0.412     4.256    C_2
    SLICE_X29Y13         LUT3 (Prop_lut3_I2_O)        0.118     4.374 r  U_reg[3]_i_4/O
                         net (fo=7, routed)           1.051     5.425    S__0[3]
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.354     5.779 r  D_reg[0]_i_1/O
                         net (fo=1, routed)           0.621     6.400    D__0[0]
    SLICE_X31Y16         LDCE                                         r  D_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CC_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.206ns (55.469%)  route 0.165ns (44.531%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         LDCE                         0.000     0.000 r  CC_reg[1]/G
    SLICE_X28Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CC_reg[1]/Q
                         net (fo=2, routed)           0.165     0.323    p_1_in
    SLICE_X28Y14         LUT4 (Prop_lut4_I1_O)        0.048     0.371 r  CC_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    CC_reg[2]_i_1_n_0
    SLICE_X28Y14         LDCE                                         r  CC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.203ns (39.110%)  route 0.316ns (60.890%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         LDCE                         0.000     0.000 r  CC_reg[2]/G
    SLICE_X28Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CC_reg[2]/Q
                         net (fo=1, routed)           0.087     0.245    p_0_in1_in
    SLICE_X29Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.290 r  U_reg[3]_i_1/O
                         net (fo=1, routed)           0.229     0.519    U_reg[3]_i_1_n_0
    SLICE_X31Y14         LDCE                                         r  U_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.203ns (25.517%)  route 0.593ns (74.483%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         LDCE                         0.000     0.000 r  CC_reg[1]/G
    SLICE_X28Y13         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CC_reg[1]/Q
                         net (fo=2, routed)           0.361     0.519    p_1_in
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.045     0.564 r  U_reg[2]_i_1/O
                         net (fo=1, routed)           0.231     0.796    U_reg[2]_i_1_n_0
    SLICE_X31Y14         LDCE                                         r  U_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            CC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.071ns  (logic 0.269ns (25.109%)  route 0.802ns (74.891%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           0.802     1.023    A_IBUF[0]
    SLICE_X28Y13         LUT5 (Prop_lut5_I3_O)        0.048     1.071 r  CC_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.071    CC_reg[1]_i_1_n_0
    SLICE_X28Y13         LDCE                                         r  CC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            U_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.310ns  (logic 0.261ns (19.908%)  route 1.050ns (80.092%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  B_IBUF[0]_inst/O
                         net (fo=9, routed)           0.828     1.047    B_IBUF[0]
    SLICE_X31Y13         LUT2 (Prop_lut2_I1_O)        0.042     1.089 r  U_reg[0]_i_1/O
                         net (fo=2, routed)           0.221     1.310    S[0]
    SLICE_X31Y14         LDCE                                         r  U_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            D_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 0.308ns (20.122%)  route 1.222ns (79.878%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.855     1.073    B_IBUF[2]
    SLICE_X28Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.118 f  D_reg[1]_i_2/O
                         net (fo=1, routed)           0.200     1.318    ltOp
    SLICE_X28Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.363 r  D_reg[1]_i_1/O
                         net (fo=1, routed)           0.167     1.530    D__0[1]
    SLICE_X31Y14         LDCE                                         r  D_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            D_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 0.320ns (19.634%)  route 1.311ns (80.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           0.748     0.977    A_IBUF[1]
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.022 r  U_reg[3]_i_5/O
                         net (fo=9, routed)           0.337     1.359    S__0[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.046     1.405 r  D_reg[0]_i_1/O
                         net (fo=1, routed)           0.226     1.632    D__0[0]
    SLICE_X31Y16         LDCE                                         r  D_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            U_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 0.319ns (19.567%)  route 1.313ns (80.433%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=5, routed)           0.748     0.977    A_IBUF[1]
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.022 r  U_reg[3]_i_5/O
                         net (fo=9, routed)           0.337     1.359    S__0[2]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.404 r  U_reg[1]_i_1/O
                         net (fo=1, routed)           0.228     1.632    U_reg[1]_i_1_n_0
    SLICE_X31Y16         LDCE                                         r  U_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.424ns (60.631%)  route 0.925ns (39.369%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  U_reg[3]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_reg[3]/Q
                         net (fo=7, routed)           0.299     0.457    U[3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.502 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.626     1.128    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.348 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.348    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.409ns (57.519%)  route 1.040ns (42.481%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  U_reg[3]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U_reg[3]/Q
                         net (fo=7, routed)           0.251     0.409    U[3]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.045     0.454 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.790     1.243    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.449 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.449    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.233ns (45.957%)  route 4.978ns (54.043%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          1.078     6.611    selector[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.000     7.735    sel0[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.859 r  Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.900    10.759    Display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.288 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.288    Display[5]
    W6                                                                r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.990ns  (logic 4.239ns (47.154%)  route 4.751ns (52.846%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          0.878     6.411    selector[1]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.535 f  Display_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.987     7.522    sel0[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.646 r  Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.886    10.532    Display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.067 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.067    Display[4]
    U8                                                                r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.930ns  (logic 4.240ns (47.475%)  route 4.690ns (52.525%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          1.078     6.611    selector[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.717     7.452    sel0[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.576 r  Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.896    10.472    Display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.007 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.007    Display[3]
    V8                                                                r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.873ns  (logic 4.215ns (47.499%)  route 4.659ns (52.501%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          1.078     6.611    selector[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.014     7.749    sel0[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.567    10.440    Display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.951 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.951    Display[6]
    W7                                                                r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.208ns (49.126%)  route 4.358ns (50.874%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          1.078     6.611    selector[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.706     7.441    sel0[1]
    SLICE_X34Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.565 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.575    10.139    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.644 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.644    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 4.235ns (49.543%)  route 4.314ns (50.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          0.878     6.411    selector[1]
    SLICE_X31Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.535 r  Display_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.679     7.214    sel0[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.338 r  Display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.757    10.095    Display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.626 r  Display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.626    Display[0]
    U7                                                                r  Display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.333ns (51.606%)  route 4.063ns (48.394%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          1.078     6.611    selector[1]
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.150     6.761 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.985     9.747    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    13.474 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.474    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.224ns (50.324%)  route 4.169ns (49.676%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  selector_reg[1]/Q
                         net (fo=12, routed)          1.078     6.611    selector[1]
    SLICE_X34Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.735 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.725     7.460    sel0[1]
    SLICE_X34Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.367     9.951    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.471 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.471    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.362ns  (logic 4.309ns (51.532%)  route 4.053ns (48.468%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  selector_reg[1]/Q
                         net (fo=12, routed)          0.878     6.411    selector[1]
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.152     6.563 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.175     9.738    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    13.439 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.439    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.407ns (63.486%)  route 0.809ns (36.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  selector_reg[0]/Q
                         net (fo=13, routed)          0.183     1.764    selector[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.435    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.656 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.656    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.392ns (58.803%)  route 0.975ns (41.197%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  selector_reg[0]/Q
                         net (fo=13, routed)          0.185     1.766    selector[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.811 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.790     2.601    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.807 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.398ns (58.931%)  route 0.974ns (41.069%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  selector_reg[0]/Q
                         net (fo=13, routed)          0.265     1.846    selector[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.709     2.600    Display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.812 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.812    Display[6]
    W7                                                                r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.418ns (55.629%)  route 1.131ns (44.371%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  selector_reg[0]/Q
                         net (fo=13, routed)          0.270     1.851    selector[0]
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  Display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.757    Display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.990 r  Display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.990    Display[0]
    U7                                                                r  Display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.422ns (55.259%)  route 1.152ns (44.741%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  selector_reg[1]/Q
                         net (fo=12, routed)          0.240     1.821    selector[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.866 r  Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.778    Display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.014 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.014    Display[3]
    V8                                                                r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.422ns (55.116%)  route 1.158ns (44.884%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  selector_reg[1]/Q
                         net (fo=12, routed)          0.238     1.819    selector[1]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.784    Display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.020 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.020    Display[4]
    U8                                                                r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.416ns (54.367%)  route 1.189ns (45.633%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  selector_reg[0]/Q
                         net (fo=13, routed)          0.267     1.848    selector[0]
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.045     1.893 r  Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.921     2.815    Display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.045 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.045    Display[5]
    W6                                                                r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.477ns (53.834%)  route 1.267ns (46.166%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  selector_reg[0]/Q
                         net (fo=13, routed)          0.271     1.852    selector[0]
    SLICE_X34Y17         LUT2 (Prop_lut2_I1_O)        0.046     1.898 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.995     2.894    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     4.184 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.184    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.447ns (52.519%)  route 1.308ns (47.481%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X31Y17         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  selector_reg[0]/Q
                         net (fo=13, routed)          0.253     1.834    selector[0]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.044     1.878 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.055     2.934    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.196 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.196    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.441ns (34.756%)  route 2.706ns (65.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.706     4.147    reset_IBUF
    SLICE_X30Y11         FDCE                                         f  data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  data_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.441ns (34.756%)  route 2.706ns (65.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.706     4.147    reset_IBUF
    SLICE_X30Y11         FDCE                                         f  data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  data_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.441ns (34.756%)  route 2.706ns (65.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.706     4.147    reset_IBUF
    SLICE_X30Y11         FDCE                                         f  data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  data_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.441ns (34.756%)  route 2.706ns (65.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.706     4.147    reset_IBUF
    SLICE_X30Y11         FDCE                                         f  data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442     4.783    clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  data_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.441ns (35.978%)  route 2.565ns (64.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.565     4.006    reset_IBUF
    SLICE_X30Y12         FDCE                                         f  data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  data_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.441ns (35.978%)  route 2.565ns (64.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.565     4.006    reset_IBUF
    SLICE_X30Y12         FDCE                                         f  data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  data_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.441ns (35.978%)  route 2.565ns (64.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.565     4.006    reset_IBUF
    SLICE_X30Y12         FDCE                                         f  data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  data_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.441ns (35.978%)  route 2.565ns (64.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.565     4.006    reset_IBUF
    SLICE_X30Y12         FDCE                                         f  data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X30Y12         FDCE                                         r  data_out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.441ns (36.266%)  route 2.533ns (63.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.533     3.974    reset_IBUF
    SLICE_X30Y18         FDCE                                         f  data_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435     4.776    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.974ns  (logic 1.441ns (36.266%)  route 2.533ns (63.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          2.533     3.974    reset_IBUF
    SLICE_X30Y18         FDCE                                         f  data_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.435     4.776    clk_IBUF_BUFG
    SLICE_X30Y18         FDCE                                         r  data_out_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.210ns (19.223%)  route 0.880ns (80.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.880     1.090    reset_IBUF
    SLICE_X30Y13         FDCE                                         f  data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.210ns (19.223%)  route 0.880ns (80.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.880     1.090    reset_IBUF
    SLICE_X30Y13         FDCE                                         f  data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.210ns (19.223%)  route 0.880ns (80.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.880     1.090    reset_IBUF
    SLICE_X30Y13         FDCE                                         f  data_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.210ns (19.223%)  route 0.880ns (80.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.880     1.090    reset_IBUF
    SLICE_X30Y13         FDCE                                         f  data_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X30Y13         FDCE                                         r  data_out_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.210ns (17.908%)  route 0.961ns (82.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.961     1.170    reset_IBUF
    SLICE_X30Y15         FDCE                                         f  data_out_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  data_out_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.210ns (17.908%)  route 0.961ns (82.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.961     1.170    reset_IBUF
    SLICE_X30Y15         FDCE                                         f  data_out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  data_out_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.210ns (17.908%)  route 0.961ns (82.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.961     1.170    reset_IBUF
    SLICE_X30Y15         FDCE                                         f  data_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  data_out_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.210ns (17.908%)  route 0.961ns (82.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          0.961     1.170    reset_IBUF
    SLICE_X30Y15         FDCE                                         f  data_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  data_out_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.092%)  route 1.016ns (82.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.016     1.226    reset_IBUF
    SLICE_X30Y16         FDCE                                         f  data_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  data_out_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.210ns (17.092%)  route 1.016ns (82.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.016     1.226    reset_IBUF
    SLICE_X30Y16         FDCE                                         f  data_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  data_out_reg[21]/C





