/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  reg [29:0] _10_;
  wire [12:0] _11_;
  reg [12:0] _12_;
  wire [11:0] _13_;
  reg [22:0] _14_;
  wire [3:0] _15_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [30:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [12:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_41z[23] & celloutsig_0_41z[14]);
  assign celloutsig_0_44z = ~(celloutsig_0_9z & _01_);
  assign celloutsig_0_53z = ~(in_data[46] & celloutsig_0_42z);
  assign celloutsig_0_54z = ~(celloutsig_0_25z[3] & celloutsig_0_10z);
  assign celloutsig_0_56z = ~(_02_ & celloutsig_0_46z);
  assign celloutsig_0_61z = ~(celloutsig_0_45z & celloutsig_0_48z);
  assign celloutsig_1_4z = ~(in_data[112] & celloutsig_1_1z);
  assign celloutsig_1_5z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_5z & celloutsig_0_1z);
  assign celloutsig_0_13z = ~(celloutsig_0_12z & celloutsig_0_7z);
  assign celloutsig_0_23z = ~(celloutsig_0_13z & celloutsig_0_10z);
  assign celloutsig_0_24z = ~(celloutsig_0_6z & celloutsig_0_1z);
  assign celloutsig_0_29z = ~(_00_ & celloutsig_0_8z);
  assign celloutsig_0_34z = ~(celloutsig_0_23z | celloutsig_0_9z);
  assign celloutsig_0_50z = ~(celloutsig_0_29z | celloutsig_0_49z[0]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z | celloutsig_0_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_1z | celloutsig_0_3z[3]);
  assign celloutsig_0_1z = ~(in_data[80] | in_data[29]);
  assign celloutsig_0_19z = ~(celloutsig_0_3z[0] | celloutsig_0_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_17z | celloutsig_0_9z);
  assign celloutsig_0_32z = ~((_03_ | celloutsig_0_10z) & (celloutsig_0_5z | celloutsig_0_18z[1]));
  assign celloutsig_0_36z = ~((celloutsig_0_30z | celloutsig_0_6z) & (celloutsig_0_3z[3] | celloutsig_0_20z));
  assign celloutsig_0_37z = ~((celloutsig_0_29z | celloutsig_0_5z) & (celloutsig_0_6z | celloutsig_0_32z));
  assign celloutsig_0_43z = ~((celloutsig_0_30z | celloutsig_0_37z) & (celloutsig_0_34z | celloutsig_0_5z));
  assign celloutsig_0_46z = ~((celloutsig_0_22z[4] | celloutsig_0_18z[2]) & (celloutsig_0_22z[5] | celloutsig_0_25z[4]));
  assign celloutsig_0_4z = ~((in_data[43] | _04_) & (_06_ | _07_));
  assign celloutsig_0_55z = ~((celloutsig_0_16z | _05_) & (celloutsig_0_9z | celloutsig_0_20z));
  assign celloutsig_0_9z = ~((celloutsig_0_1z | _08_) & (_05_ | celloutsig_0_5z));
  assign celloutsig_0_12z = ~((_05_ | celloutsig_0_8z) & (celloutsig_0_6z | celloutsig_0_7z));
  assign celloutsig_1_9z = celloutsig_1_8z ^ celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_4z ^ in_data[42];
  assign celloutsig_0_17z = celloutsig_0_10z ^ celloutsig_0_11z;
  reg [3:0] _51_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _51_ <= 4'h0;
    else _51_ <= in_data[36:33];
  assign { _07_, _06_, _05_, _15_[0] } = _51_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _10_ <= 30'h00000000;
    else _10_ <= { in_data[69:65], celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_28z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 13'h0000;
    else _12_ <= { celloutsig_0_26z[2:0], _00_, _11_[8:7], _01_, _11_[5], celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_16z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 23'h000000;
    else _14_ <= { in_data[156:138], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  reg [4:0] _55_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _55_ <= 5'h00;
    else _55_ <= { _04_, _13_[6:3] };
  assign { _00_, _11_[8:7], _01_, _11_[5] } = _55_;
  reg [11:0] _56_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _56_ <= 12'h000;
    else _56_ <= in_data[17:6];
  assign { _13_[11:10], _03_, _09_, _04_, _13_[6:3], _02_, _08_, _13_[0] } = _56_;
  assign celloutsig_0_71z = { in_data[33:24], celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_46z, celloutsig_0_29z } & { _05_, celloutsig_0_8z, celloutsig_0_63z, celloutsig_0_67z, celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_12z = { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z } & { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_14z = { in_data[123:112], celloutsig_1_1z } & { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[2:0], celloutsig_1_2z } & { _14_[21:19], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_13z[8:7], celloutsig_1_5z, celloutsig_1_0z } & { celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_15z };
  assign celloutsig_0_18z = { _01_, _11_[5], celloutsig_0_5z, celloutsig_0_10z } & { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_22z[1], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_5z } & { _13_[10], _03_, _09_, _04_ };
  assign celloutsig_0_30z = celloutsig_0_25z[5:1] < { celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_48z = { _10_[17:8], celloutsig_0_5z } < { celloutsig_0_25z[4:1], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_29z };
  assign celloutsig_0_60z = { _03_, _09_, _04_, _13_[6:3], _02_ } < { celloutsig_0_49z[4:0], celloutsig_0_54z, celloutsig_0_43z, celloutsig_0_10z };
  assign celloutsig_0_62z = { celloutsig_0_25z[3:0], celloutsig_0_48z, celloutsig_0_1z } < { celloutsig_0_1z, _07_, _06_, _05_, _15_[0], celloutsig_0_5z };
  assign celloutsig_0_72z = { celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_64z, celloutsig_0_13z } < { _07_, _06_, _05_, _15_[0] };
  assign celloutsig_1_0z = in_data[139:128] < in_data[187:176];
  assign celloutsig_1_8z = { in_data[164:144], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[138:114], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[109], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_7z[4:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_1_17z = celloutsig_1_13z[9:4] < _14_[11:6];
  assign celloutsig_0_16z = { _13_[10], _03_, _09_, _04_, _13_[6], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z } < { in_data[59:54], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_33z = { _05_, _15_[0], celloutsig_0_30z, celloutsig_0_23z } != _10_[17:14];
  assign celloutsig_0_39z = { celloutsig_0_28z[14:7], celloutsig_0_19z } != { celloutsig_0_28z[7:1], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_51z = { celloutsig_0_3z[2:0], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_50z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_43z, celloutsig_0_50z } != { _10_[4], _12_, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_0_57z = celloutsig_0_14z[3:0] != { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_64z = { celloutsig_0_36z, celloutsig_0_25z, celloutsig_0_48z, celloutsig_0_56z, celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_55z } != { in_data[13:3], celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_5z = { in_data[69:63], celloutsig_0_4z } != { _05_, _15_[0], celloutsig_0_3z };
  assign celloutsig_0_67z = { celloutsig_0_6z, celloutsig_0_51z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_44z, celloutsig_0_39z, celloutsig_0_61z } != { celloutsig_0_63z[7], celloutsig_0_62z, celloutsig_0_59z, celloutsig_0_29z, celloutsig_0_16z };
  assign celloutsig_1_15z = celloutsig_1_14z[10:6] != { celloutsig_1_12z[7:4], celloutsig_1_11z };
  assign celloutsig_0_27z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_23z } != { celloutsig_0_25z[4:2], celloutsig_0_26z };
  assign celloutsig_0_40z = | { _01_, celloutsig_0_36z, _11_[8:7], _11_[5], celloutsig_0_33z, _00_, celloutsig_0_28z[11:3], celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_3z[5:3] };
  assign celloutsig_0_45z = | { _01_, _11_[8:7], _11_[5], celloutsig_0_32z, _00_, celloutsig_0_22z[4:1], celloutsig_0_3z };
  assign celloutsig_0_58z = | { celloutsig_0_57z, celloutsig_0_49z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[163:160] };
  assign celloutsig_0_21z = | { _01_, _11_[8:7], _11_[5], _00_, celloutsig_0_3z[5:3] };
  assign celloutsig_0_59z = { celloutsig_0_39z, celloutsig_0_29z, celloutsig_0_53z } << celloutsig_0_41z[2:0];
  assign celloutsig_1_7z = in_data[107:103] << { in_data[140:139], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } << { in_data[179], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[160:152], celloutsig_1_5z } << { in_data[137:133], celloutsig_1_7z };
  assign celloutsig_0_3z = in_data[69:64] >>> { _04_, _13_[6:3], _02_ };
  assign celloutsig_0_41z = { celloutsig_0_3z[4:0], _00_, _11_[8:7], _01_, _11_[5], celloutsig_0_14z, celloutsig_0_7z, _00_, _11_[8:7], _01_, _11_[5], _07_, _06_, _05_, _15_[0], celloutsig_0_40z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_32z } >>> { _03_, _09_, _04_, _13_[6:3], _02_, _08_, _13_[0], celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_0_49z = { _00_, _11_[8:7], _01_, _11_[5], celloutsig_0_32z } >>> { celloutsig_0_3z[4:0], celloutsig_0_4z };
  assign celloutsig_0_63z = { celloutsig_0_41z[21:14], celloutsig_0_4z, celloutsig_0_58z, celloutsig_0_51z, celloutsig_0_27z, celloutsig_0_32z } >>> { celloutsig_0_44z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_60z, _00_, _11_[8:7], _01_, _11_[5], celloutsig_0_51z, celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_14z = { in_data[86:83], celloutsig_0_7z } >>> { celloutsig_0_3z[2:1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_22z = { in_data[7:4], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_21z } >>> { _01_, _11_[5], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_25z = { _13_[11], celloutsig_0_3z } >>> { _13_[6:3], _02_, _08_, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_26z[3], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_7z } >>> { celloutsig_0_26z[3:1], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_1z };
  assign { _11_[12:9], _11_[6], _11_[4:0] } = { celloutsig_0_26z[2:0], _00_, _01_, celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_16z };
  assign { _13_[9:7], _13_[2:1] } = { _03_, _09_, _04_, _02_, _08_ };
  assign _15_[3:1] = { _07_, _06_, _05_ };
  assign { out_data[131:128], out_data[99:96], out_data[55:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
