

================================================================
== Vivado HLS Report for 'Erode_32_32_1080_1920_s'
================================================================
* Date:           Fri Jul  3 19:29:54 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     28.64|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |   31|  2077921|   31|  2077921|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |   30|  2077920| 6 ~ 1924 |          -|          -| 5 ~ 1080 |    no    |
        | + loop_width  |    3|     1921|         3|          1|          1| 2 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1018|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     712|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     712|   1162|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+
    |k_buf_0_val_0_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_0_val_1_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_0_val_2_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_0_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_1_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_1_val_2_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_0_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_1_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    |k_buf_2_val_2_U  |Erode_32_32_1080_1920_s_k_buf_0_val_0  |        1|  1920|    8|     1|        15360|
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+
    |Total            |                                       |        9| 17280|   72|     9|       138240|
    +-----------------+---------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_1202_p2                     |     +    |      0|  0|  13|          13|           2|
    |ImagLoc_y_fu_902_p2                      |     +    |      0|  0|  13|          13|           4|
    |col_assign_1_fu_1300_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_1_fu_1585_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_2_fu_1711_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_fu_1459_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_0_1_fu_1521_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_1_fu_1647_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_fu_1628_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_1_fu_1773_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_fu_1754_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_fu_1502_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_fu_1290_p2                    |     +    |      0|  0|   2|           2|           2|
    |col_assign_s_fu_1310_p2                  |     +    |      0|  0|   2|           2|           2|
    |heightloop_fu_833_p2                     |     +    |      0|  0|  13|          13|           3|
    |i_V_fu_890_p2                            |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_1175_p2                           |     +    |      0|  0|  12|          12|           1|
    |ref_fu_861_p2                            |     +    |      0|  0|  13|          13|           2|
    |tmp_2_i_fu_867_p2                        |     +    |      0|  0|  13|          13|           2|
    |tmp_7_fu_845_p2                          |     +    |      0|  0|  13|          13|           3|
    |widthloop_fu_839_p2                      |     +    |      0|  0|  13|          13|           2|
    |y_1_2_1_fu_1098_p2                       |     +    |      0|  0|  13|          13|           4|
    |y_1_2_fu_1018_p2                         |     +    |      0|  0|  13|          13|           4|
    |locy_2_1_fu_1080_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_2_2_fu_1160_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_2_fu_1000_p2                        |     -    |      0|  0|   2|           2|           2|
    |p_assign_1_i7_fu_988_p3                  |  Select  |      0|  0|  13|           1|          13|
    |p_assign_1_i8_fu_1068_p3                 |  Select  |      0|  0|  13|           1|          13|
    |p_assign_1_i9_fu_1148_p3                 |  Select  |      0|  0|  13|           1|          13|
    |p_assign_1_i_fu_1256_p3                  |  Select  |      0|  0|  13|           1|          13|
    |p_assign_7_fu_981_p3                     |  Select  |      0|  0|  13|           1|           1|
    |p_assign_8_fu_1061_p3                    |  Select  |      0|  0|  13|           1|           1|
    |p_assign_9_fu_1141_p3                    |  Select  |      0|  0|  13|           1|           1|
    |p_assign_fu_1249_p3                      |  Select  |      0|  0|  13|           1|           1|
    |p_dst_data_stream_0_V_din                |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_1_V_din                |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_2_V_din                |  Select  |      0|  0|   8|           1|           8|
    |p_i_i_2_cast_cast_fu_955_p3              |  Select  |      0|  0|   3|           1|           3|
    |sel_tmp1_fu_1419_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp5_fu_1434_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp6_fu_1560_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp7_fu_1671_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp8_fu_1686_p3                      |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_1545_p3                      |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_0_1_3_fu_1426_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_1_3_fu_1441_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_0_1_3_fu_1552_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_1_1_3_fu_1567_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_0_1_3_fu_1678_p3    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_1_1_3_fu_1693_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3    |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3  |  Select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3    |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_382                           |    and   |      0|  0|   2|           1|           1|
    |or_cond217_i_i_fu_1197_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_2_fu_935_p2                      |    and   |      0|  0|   2|           1|           1|
    |or_cond_i7_fu_967_p2                     |    and   |      0|  0|   2|           1|           1|
    |or_cond_i8_fu_1047_p2                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i9_fu_1127_p2                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_1235_p2                     |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1191_p2                         |   icmp   |      0|  0|  13|          11|           1|
    |icmp_fu_924_p2                           |   icmp   |      0|  0|  14|          12|           1|
    |sel_tmp2_fu_1012_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp3_fu_1086_p2                      |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp4_fu_1092_p2                      |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp_fu_1006_p2                       |   icmp   |      0|  0|   2|           2|           2|
    |tmp_1_fu_1285_p2                         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_2_fu_908_p2                          |   icmp   |      0|  0|  16|          13|           2|
    |tmp_34_2_fu_930_p2                       |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_1_fu_1295_p2                      |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_2_fu_1305_p2                      |   icmp   |      0|  0|  16|          13|          13|
    |tmp_6_fu_1170_p2                         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_91_0_0_1_fu_1810_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_0_2_fu_1822_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_1_1_fu_1850_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_1_2_fu_1862_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_1_fu_1836_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_2_1_fu_1890_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_2_2_fu_1902_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_0_2_fu_1876_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_0_1_fu_1935_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_0_2_fu_1947_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_1_1_fu_1975_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_1_2_fu_1987_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_1_fu_1961_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_2_1_fu_2015_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_2_2_fu_2027_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_1_2_fu_2001_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_0_1_fu_2060_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_0_2_fu_2072_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_1_1_fu_2100_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_1_2_fu_2112_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_1_fu_2086_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_2_1_fu_2140_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_2_2_fu_2152_p2                  |   icmp   |      0|  0|   8|           8|           8|
    |tmp_91_2_2_fu_2126_p2                    |   icmp   |      0|  0|   8|           8|           8|
    |tmp_9_fu_885_p2                          |   icmp   |      0|  0|  16|          13|          13|
    |tmp_i7_fu_962_p2                         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_i8_fu_1042_p2                        |   icmp   |      0|  0|  17|          14|          14|
    |tmp_i9_fu_1122_p2                        |   icmp   |      0|  0|  17|          14|          14|
    |tmp_i_fu_1230_p2                         |   icmp   |      0|  0|  17|          14|          14|
    |tmp_s_fu_896_p2                          |   icmp   |      0|  0|  14|          12|           3|
    |ap_sig_bdd_151                           |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_171                           |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_80                            |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1281_p2                       |    or    |      0|  0|   2|           1|           1|
    |p_neg218_i_i_cast_fu_855_p2              |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_1032_p2                          |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1112_p2                          |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_1224_p2                          |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_949_p2                            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0|1018|         614|         764|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |p_012_0_i_i_reg_534                     |  12|          2|   12|         24|
    |p_025_0_i_i_reg_545                     |  12|          2|   12|         24|
    |src_kernel_win_0_val_0_0_phi_fu_559_p6  |   8|          4|    8|         32|
    |src_kernel_win_0_val_0_1_fu_120         |   8|          3|    8|         24|
    |src_kernel_win_0_val_1_0_phi_fu_570_p6  |   8|          4|    8|         32|
    |src_kernel_win_0_val_1_1_fu_136         |   8|          3|    8|         24|
    |src_kernel_win_0_val_2_1_fu_132         |   8|          6|    8|         48|
    |src_kernel_win_1_val_0_0_phi_fu_614_p6  |   8|          4|    8|         32|
    |src_kernel_win_1_val_0_1_fu_156         |   8|          3|    8|         24|
    |src_kernel_win_1_val_1_0_phi_fu_625_p6  |   8|          4|    8|         32|
    |src_kernel_win_1_val_1_1_fu_172         |   8|          3|    8|         24|
    |src_kernel_win_1_val_2_1_fu_168         |   8|          6|    8|         48|
    |src_kernel_win_2_val_0_0_phi_fu_669_p6  |   8|          4|    8|         32|
    |src_kernel_win_2_val_0_1_fu_192         |   8|          3|    8|         24|
    |src_kernel_win_2_val_1_0_phi_fu_680_p6  |   8|          4|    8|         32|
    |src_kernel_win_2_val_1_1_fu_208         |   8|          3|    8|         24|
    |src_kernel_win_2_val_2_1_fu_204         |   8|          6|    8|         48|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 144|         64|  144|        528|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+-----+-----------+
    |                     Name                     | FF | Bits| Const Bits|
    +----------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                     |   2|    2|          0|
    |ap_done_reg                                   |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1  |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1  |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                         |   1|    1|          0|
    |ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_tmp_6_reg_2650_pp0_it1           |   1|    1|          0|
    |brmerge_reg_2710                              |   1|    1|          0|
    |col_assign_1_reg_2750                         |   2|    2|          0|
    |col_assign_reg_2721                           |   2|    2|          0|
    |col_assign_s_reg_2779                         |   2|    2|          0|
    |col_buf_0_val_0_0_1_fu_240                    |   8|    8|          0|
    |col_buf_0_val_0_0_2_fu_244                    |   8|    8|          0|
    |col_buf_0_val_0_0_3_fu_248                    |   8|    8|          0|
    |col_buf_1_val_0_0_1_fu_200                    |   8|    8|          0|
    |col_buf_1_val_0_0_2_fu_216                    |   8|    8|          0|
    |col_buf_1_val_0_0_3_fu_224                    |   8|    8|          0|
    |col_buf_2_val_0_0_1_fu_128                    |   8|    8|          0|
    |col_buf_2_val_0_0_2_fu_144                    |   8|    8|          0|
    |col_buf_2_val_0_0_3_fu_152                    |   8|    8|          0|
    |cols_cast1_reg_2529                           |  12|   14|          2|
    |heightloop_reg_2534                           |  13|   13|          0|
    |i_V_reg_2594                                  |  12|   12|          0|
    |k_buf_0_val_0_addr_reg_2692                   |  11|   11|          0|
    |k_buf_0_val_1_addr_reg_2698                   |  11|   11|          0|
    |k_buf_0_val_2_addr_reg_2704                   |  11|   11|          0|
    |k_buf_1_val_0_addr_reg_2725                   |  11|   11|          0|
    |k_buf_1_val_1_addr_reg_2731                   |  11|   11|          0|
    |k_buf_1_val_2_addr_reg_2737                   |  11|   11|          0|
    |k_buf_2_val_0_addr_reg_2754                   |  11|   11|          0|
    |k_buf_2_val_1_addr_reg_2760                   |  11|   11|          0|
    |k_buf_2_val_2_addr_reg_2766                   |  11|   11|          0|
    |len_cast1_i7_reg_2585                         |  12|   14|          2|
    |locy_2_2_reg_2646                             |   2|    2|          0|
    |or_cond217_i_i_reg_2659                       |   1|    1|          0|
    |or_cond_2_reg_2609                            |   1|    1|          0|
    |or_cond_i_reg_2677                            |   1|    1|          0|
    |p_012_0_i_i_reg_534                           |  12|   12|          0|
    |p_025_0_i_i_reg_545                           |  12|   12|          0|
    |p_neg218_i_i_cast_reg_2551                    |   2|    2|          0|
    |ref_reg_2567                                  |  13|   13|          0|
    |right_border_buf_0_val_0_0_fu_300             |   8|    8|          0|
    |right_border_buf_0_val_0_1_fu_304             |   8|    8|          0|
    |right_border_buf_0_val_0_2_fu_308             |   8|    8|          0|
    |right_border_buf_0_val_1_2_1_fu_232           |   8|    8|          0|
    |right_border_buf_0_val_1_2_2_fu_236           |   8|    8|          0|
    |right_border_buf_0_val_1_2_fu_228             |   8|    8|          0|
    |right_border_buf_1_val_0_0_fu_312             |   8|    8|          0|
    |right_border_buf_1_val_0_1_fu_316             |   8|    8|          0|
    |right_border_buf_1_val_0_2_fu_320             |   8|    8|          0|
    |right_border_buf_1_val_1_2_1_fu_256           |   8|    8|          0|
    |right_border_buf_1_val_1_2_2_fu_260           |   8|    8|          0|
    |right_border_buf_1_val_1_2_fu_252             |   8|    8|          0|
    |right_border_buf_2_val_0_0_fu_324             |   8|    8|          0|
    |right_border_buf_2_val_0_1_fu_328             |   8|    8|          0|
    |right_border_buf_2_val_0_2_fu_332             |   8|    8|          0|
    |right_border_buf_2_val_1_2_1_fu_180           |   8|    8|          0|
    |right_border_buf_2_val_1_2_2_fu_188           |   8|    8|          0|
    |right_border_buf_2_val_1_2_fu_164             |   8|    8|          0|
    |rows_cast_reg_2524                            |  12|   13|          1|
    |sel_tmp2_reg_2625                             |   1|    1|          0|
    |sel_tmp3_reg_2632                             |   1|    1|          0|
    |sel_tmp4_reg_2639                             |   1|    1|          0|
    |sel_tmp_reg_2618                              |   1|    1|          0|
    |src_kernel_win_0_val_0_1_6_reg_2783           |   8|    8|          0|
    |src_kernel_win_0_val_0_1_fu_120               |   8|    8|          0|
    |src_kernel_win_0_val_0_2_fu_124               |   8|    8|          0|
    |src_kernel_win_0_val_1_1_6_reg_2797           |   8|    8|          0|
    |src_kernel_win_0_val_1_1_fu_136               |   8|    8|          0|
    |src_kernel_win_0_val_1_2_fu_140               |   8|    8|          0|
    |src_kernel_win_0_val_2_1_9_reg_2790           |   8|    8|          0|
    |src_kernel_win_0_val_2_1_fu_132               |   8|    8|          0|
    |src_kernel_win_0_val_2_2_fu_148               |   8|    8|          0|
    |src_kernel_win_1_val_0_1_6_reg_2804           |   8|    8|          0|
    |src_kernel_win_1_val_0_1_fu_156               |   8|    8|          0|
    |src_kernel_win_1_val_0_2_fu_160               |   8|    8|          0|
    |src_kernel_win_1_val_1_1_6_reg_2818           |   8|    8|          0|
    |src_kernel_win_1_val_1_1_fu_172               |   8|    8|          0|
    |src_kernel_win_1_val_1_2_fu_176               |   8|    8|          0|
    |src_kernel_win_1_val_2_1_9_reg_2811           |   8|    8|          0|
    |src_kernel_win_1_val_2_1_fu_168               |   8|    8|          0|
    |src_kernel_win_1_val_2_2_fu_184               |   8|    8|          0|
    |src_kernel_win_2_val_0_1_6_reg_2825           |   8|    8|          0|
    |src_kernel_win_2_val_0_1_fu_192               |   8|    8|          0|
    |src_kernel_win_2_val_0_2_fu_196               |   8|    8|          0|
    |src_kernel_win_2_val_1_1_6_reg_2839           |   8|    8|          0|
    |src_kernel_win_2_val_1_1_fu_208               |   8|    8|          0|
    |src_kernel_win_2_val_1_2_fu_212               |   8|    8|          0|
    |src_kernel_win_2_val_2_1_9_reg_2832           |   8|    8|          0|
    |src_kernel_win_2_val_2_1_fu_204               |   8|    8|          0|
    |src_kernel_win_2_val_2_2_fu_220               |   8|    8|          0|
    |tmp_11_reg_2580                               |   2|    2|          0|
    |tmp_13_reg_2614                               |   1|    1|          0|
    |tmp_1_reg_2714                                |   1|    1|          0|
    |tmp_26_reg_2663                               |   2|    2|          0|
    |tmp_28_reg_2681                               |   1|    1|          0|
    |tmp_29_reg_2685                               |   2|    2|          0|
    |tmp_2_i_reg_2575                              |  13|   13|          0|
    |tmp_2_reg_2604                                |   1|    1|          0|
    |tmp_42_1_reg_2743                             |   1|    1|          0|
    |tmp_42_2_reg_2772                             |   1|    1|          0|
    |tmp_6_reg_2650                                |   1|    1|          0|
    |tmp_7_reg_2544                                |  13|   13|          0|
    |tmp_i_reg_2673                                |   1|    1|          0|
    |tmp_s_reg_2599                                |   1|    1|          0|
    |widthloop_reg_2539                            |  13|   13|          0|
    +----------------------------------------------+----+-----+-----------+
    |Total                                         | 712|  717|          5|
    +----------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | Erode<32,32,1080,1920> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |    p_src_rows_V_read   |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |    p_src_cols_V_read   |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_2_V |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_2_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

