digraph "CFG for '_Z14pooledVariancePdS_ii' function" {
	label="CFG for '_Z14pooledVariancePdS_ii' function";

	Node0x25ffdc40c10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%4:\l  %5 = alloca double*, align 8\l  %6 = alloca double*, align 8\l  %7 = alloca i32, align 4\l  %8 = alloca i32, align 4\l  %9 = alloca double, align 8\l  %10 = alloca double, align 8\l  %11 = alloca i32, align 4\l  %12 = alloca double, align 8\l  %13 = alloca double, align 8\l  %14 = alloca double, align 8\l  %15 = alloca double, align 8\l  %16 = alloca i32, align 4\l  %17 = alloca double, align 8\l  %18 = alloca double, align 8\l  store double* %0, double** %5, align 8\l  store double* %1, double** %6, align 8\l  store i32 %2, i32* %7, align 4\l  store i32 %3, i32* %8, align 4\l  store double 0.000000e+00, double* %9, align 8\l  store double 0.000000e+00, double* %10, align 8\l  store i32 0, i32* %11, align 4\l  br label %19\l}"];
	Node0x25ffdc40c10 -> Node0x25ffdc40f30;
	Node0x25ffdc40f30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = load i32, i32* %11, align 4\l  %21 = load i32, i32* %7, align 4\l  %22 = icmp slt i32 %20, %21\l  br i1 %22, label %23, label %47\l|{<s0>T|<s1>F}}"];
	Node0x25ffdc40f30:s0 -> Node0x25ffdc40c60;
	Node0x25ffdc40f30:s1 -> Node0x25ffdc41c00;
	Node0x25ffdc40c60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%23:\l23:                                               \l  %24 = load double*, double** %5, align 8\l  %25 = load i32, i32* %11, align 4\l  %26 = sext i32 %25 to i64\l  %27 = getelementptr inbounds double, double* %24, i64 %26\l  %28 = load double, double* %27, align 8\l  %29 = load double, double* %9, align 8\l  %30 = fadd double %29, %28\l  store double %30, double* %9, align 8\l  %31 = load double*, double** %5, align 8\l  %32 = load i32, i32* %11, align 4\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds double, double* %31, i64 %33\l  %35 = load double, double* %34, align 8\l  %36 = load double*, double** %5, align 8\l  %37 = load i32, i32* %11, align 4\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds double, double* %36, i64 %38\l  %40 = load double, double* %39, align 8\l  %41 = fmul double %35, %40\l  %42 = load double, double* %10, align 8\l  %43 = fadd double %42, %41\l  store double %43, double* %10, align 8\l  br label %44\l}"];
	Node0x25ffdc40c60 -> Node0x25ffdc41ac0;
	Node0x25ffdc41ac0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%44:\l44:                                               \l  %45 = load i32, i32* %11, align 4\l  %46 = add nsw i32 %45, 1\l  store i32 %46, i32* %11, align 4\l  br label %19, !llvm.loop !3\l}"];
	Node0x25ffdc41ac0 -> Node0x25ffdc40f30;
	Node0x25ffdc41c00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%47:\l47:                                               \l  %48 = load double, double* %9, align 8\l  %49 = load i32, i32* %7, align 4\l  %50 = sitofp i32 %49 to double\l  %51 = fdiv double %48, %50\l  store double %51, double* %12, align 8\l  %52 = load double, double* %10, align 8\l  %53 = load double, double* %12, align 8\l  %54 = load double, double* %9, align 8\l  %55 = fmul double %53, %54\l  %56 = fsub double %52, %55\l  %57 = load i32, i32* %7, align 4\l  %58 = sitofp i32 %57 to double\l  %59 = fdiv double %56, %58\l  store double %59, double* %13, align 8\l  store double 0.000000e+00, double* %14, align 8\l  store double 0.000000e+00, double* %15, align 8\l  store i32 0, i32* %16, align 4\l  br label %60\l}"];
	Node0x25ffdc41c00 -> Node0x25ffdc41b10;
	Node0x25ffdc41b10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%60:\l60:                                               \l  %61 = load i32, i32* %16, align 4\l  %62 = load i32, i32* %8, align 4\l  %63 = icmp slt i32 %61, %62\l  br i1 %63, label %64, label %88\l|{<s0>T|<s1>F}}"];
	Node0x25ffdc41b10:s0 -> Node0x25ffdc418e0;
	Node0x25ffdc41b10:s1 -> Node0x25ffdc40d00;
	Node0x25ffdc418e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%64:\l64:                                               \l  %65 = load double*, double** %6, align 8\l  %66 = load i32, i32* %16, align 4\l  %67 = sext i32 %66 to i64\l  %68 = getelementptr inbounds double, double* %65, i64 %67\l  %69 = load double, double* %68, align 8\l  %70 = load double, double* %14, align 8\l  %71 = fadd double %70, %69\l  store double %71, double* %14, align 8\l  %72 = load double*, double** %6, align 8\l  %73 = load i32, i32* %16, align 4\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds double, double* %72, i64 %74\l  %76 = load double, double* %75, align 8\l  %77 = load double*, double** %6, align 8\l  %78 = load i32, i32* %16, align 4\l  %79 = sext i32 %78 to i64\l  %80 = getelementptr inbounds double, double* %77, i64 %79\l  %81 = load double, double* %80, align 8\l  %82 = fmul double %76, %81\l  %83 = load double, double* %15, align 8\l  %84 = fadd double %83, %82\l  store double %84, double* %15, align 8\l  br label %85\l}"];
	Node0x25ffdc418e0 -> Node0x25ffdc41840;
	Node0x25ffdc41840 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%85:\l85:                                               \l  %86 = load i32, i32* %16, align 4\l  %87 = add nsw i32 %86, 1\l  store i32 %87, i32* %16, align 4\l  br label %60, !llvm.loop !5\l}"];
	Node0x25ffdc41840 -> Node0x25ffdc41b10;
	Node0x25ffdc40d00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%88:\l88:                                               \l  %89 = load double, double* %14, align 8\l  %90 = load i32, i32* %8, align 4\l  %91 = sitofp i32 %90 to double\l  %92 = fdiv double %89, %91\l  store double %92, double* %17, align 8\l  %93 = load double, double* %15, align 8\l  %94 = load double, double* %17, align 8\l  %95 = load double, double* %14, align 8\l  %96 = fmul double %94, %95\l  %97 = fsub double %93, %96\l  %98 = load i32, i32* %8, align 4\l  %99 = sitofp i32 %98 to double\l  %100 = fdiv double %97, %99\l  store double %100, double* %18, align 8\l  %101 = load i32, i32* %7, align 4\l  %102 = sitofp i32 %101 to double\l  %103 = load double, double* %13, align 8\l  %104 = fmul double %102, %103\l  %105 = load i32, i32* %8, align 4\l  %106 = sitofp i32 %105 to double\l  %107 = load double, double* %18, align 8\l  %108 = fmul double %106, %107\l  %109 = fadd double %104, %108\l  %110 = load i32, i32* %7, align 4\l  %111 = load i32, i32* %8, align 4\l  %112 = add nsw i32 %110, %111\l  %113 = sitofp i32 %112 to double\l  %114 = fdiv double %109, %113\l  ret double %114\l}"];
}
