Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_MC_sch_tb_isim_beh.exe -prj D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_MC_sch_tb_beh.prj work.MC_MC_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MUX4to1.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/ALU.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/Adder.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/STATE_MACHINE.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/ROMMSTEIN.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/OutPort2X8bit.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MUX1to4.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/InPort2X8bit.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/FLIPFLOP8bit.vhd" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/ALU_T.vhf" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC.vhf" into library work
Parsing VHDL file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_TEST.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity MUX4to1 [mux4to1_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity ALU_T_MUSER_MC [alu_t_muser_mc_default]
Compiling architecture behavioral of entity FLIPFLOP [flipflop_default]
Compiling architecture behavioral of entity MUX1to4 [mux1to4_default]
Compiling architecture behavioral of entity InputPort2X8bit [inputport2x8bit_default]
Compiling architecture behavioral of entity OutPort2X8bit [outport2x8bit_default]
Compiling architecture behavioral of entity ROMMSTEIN [rommstein_default]
Compiling architecture behavioral of entity STATE_MACHINE [state_machine_default]
Compiling architecture behavioral of entity MC [mc_default]
Compiling architecture behavioral of entity mc_mc_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable D:/ASSGN3_Final/SCHEMATIC2_ITER/MC_MC_sch_tb_isim_beh.exe
Fuse Memory Usage: 50876 KB
Fuse CPU Usage: 639 ms
