; 
; Copyright (C) u-blox
; All rights reserved.
; This source file is the sole property of u-blox. Reproduction or utilization
; of this source in whole or part is forbidden without the written consent of
; u-blox.
; 
; FILE: outputs/asm/hal_device.hs

APP_SS_SYS_CTRL_KMGO_SYSCTRL_KMGO_SYSCTRL_HAL_VERSION EQU 4
APP_SS_PWR_CTRL_KM_PWRCTRL_KM_PWRCTRL_HAL_VERSION EQU 1
APP_SS_LETI_CVP_KM_LETI_CVP_KM_LETI_CVP_HAL_VERSION EQU 3
APP_SS_USB_CFGS_USBHS_CFGS_USBHS_CFGS_HAL_VERSION EQU 1
APP_SS_KM_SF_KM_SF_KM_SF_HAL_VERSION EQU 5
APP_SS_OSPI_CTRL_OSPI_OSPI_HAL_VERSION EQU 1
APP_SS_APP_WDG_WDG_WDG_HAL_VERSION EQU 1
APP_SS_APP_TIMER_TIMER_TIMER_HAL_VERSION EQU 1
APP_SS_PIO_ONFI_WRAP_MAPS_PIO_PIO_PIO_HAL_VERSION EQU 3
APP_SS_PIO_ONFI_WRAP_MAPS_PIO_ONFI_CAL_1_PIO_ONFI_CAL_PIO_ONFI_CAL_HAL_VERSION EQU 1
APP_SS_PIO_ONFI_WRAP_MAPS_PIO_ONFI_CAL_2_PIO_ONFI_CAL_PIO_ONFI_CAL_HAL_VERSION EQU 1
APP_SS_KM_GNSS_APPS_TIM_KM_GNSS_APPS_TIM_KM_GNSS_APPS_TIM_HAL_VERSION EQU 1
APP_SS_TDR_ACCESS_UNIT_TDR_ACCESS_UNIT_TDR_ACCESS_UNIT_HAL_VERSION EQU 1
APP_SS_APP_UART1_UART_UART_HAL_VERSION EQU 5
APP_SS_APP_UART2_UART_UART_HAL_VERSION EQU 5
APP_SS_APP_SPI1_SPI_SPI_HAL_VERSION EQU 0
APP_SS_APP_SPI2_SPI_SPI_HAL_VERSION EQU 0
APP_SS_I2S_I2S_I2S_HAL_VERSION EQU 1
APP_SS_DISP_IF_DISPLAY_TOP_DISPLAY_TOP_HAL_VERSION EQU 1
APP_SS_PWM_PWM_TOP_PWM_TOP_HAL_VERSION EQU 1
APP_SS_MDM_WDG_WDG_WDG_HAL_VERSION EQU 1
APP_SS_PHY_WDG_WDG_WDG_HAL_VERSION EQU 1
APP_SS_SDMA_PL081_DMAC_PL081_PL081_NR_CHANNELS EQU 8
APP_SS_USB_CTRL_USBHS_USBHS_HAL_VERSION EQU 1
APP_SS_PSRAM_CTRL_PSRAM_PSRAM_HAL_VERSION EQU 1
APP_SS_CRYPTOCELL_310_CTRL_ARM_CRYPTO310_ARM_CRYPTO310_HAL_VERSION EQU 3
APP_SS_SDIO_CTRL_SDIO_HOST_SDIO_HOST_HAL_VERSION EQU 1
BB_MODEM_SS_HWSEQ_FLAGS_MDM_CPU_OFFSET EQU 0
BB_MODEM_SS_HWSEQ_FLAGS_MDM_CPU_WIDTH EQU 8
BB_MODEM_SS_HWSEQ_FLAGS_PHY_CPU_OFFSET EQU 8
BB_MODEM_SS_HWSEQ_FLAGS_PHY_CPU_WIDTH EQU 8
BB_MODEM_SS_HWSEQ_FLAGS_VSP_DE0_OFFSET EQU 24
BB_MODEM_SS_HWSEQ_FLAGS_VSP_DE0_WIDTH EQU 8
BB_MODEM_SS_HWSEQ_FLAGS_VSP_DE1_OFFSET EQU 16
BB_MODEM_SS_HWSEQ_FLAGS_VSP_DE1_WIDTH EQU 8
BB_MODEM_SS_VSP0_VCU_VCU_CR_VSP_NRDE EQU 1
BB_MODEM_SS_VSP0_VDMA0_VDMA_CR_VDMA_NR_CHANNELS EQU 1
BB_MODEM_SS_VSP0_VDMA1_VDMA_CR_VDMA_NR_CHANNELS EQU 1
BB_MODEM_SS_VSP0_DE0_CR_AR1DE_CR_AR1DE_NR_GP EQU 4
BB_MODEM_SS_VSP0_DE1_CR_AR1DE_CR_AR1DE_NR_GP EQU 4
BB_MODEM_SS_MDM_HWACC_RFDMA_RFDMA_RFIF_NR_RX_CHANNELS EQU 1
BB_MODEM_SS_MDM_HWACC_RFDMA_RFDMA_RFIF_NR_TX_CHANNELS EQU 1
BB_MODEM_SS_MDM_HWACC_ULBPE_KM_UL_BPE_KM_UL_BPE_HAL_VERSION EQU 2
BB_MODEM_SS_MDM_HWACC_OFDMDM_KM_OFDM_DEMUX_KM_OFDM_DEMUX_HAL_VERSION EQU 2
BB_MODEM_SS_MDM_HWACC_CIRBUF_KM_FBUF_KM_FBUF_HAL_VERSION EQU 3
BB_MODEM_SS_MDM_HWACC_PSS_KM_PSS_KM_PSS_HAL_VERSION EQU 1
BB_MODEM_SS_MDM_HWACC_SSS_KM_SSS_KM_SSS_HAL_VERSION EQU 1
BB_MODEM_SS_HW_SEQ_HWSEQUENCER_HWS_NR_ENGINES EQU 4
BB_MODEM_SS_TCUSEQFIFOS_TCU_SEQFIFO_NR_TCU EQU 2
HAL_CFG_HAL_NR_RX EQU 1
HAL_CFG_HAL_NR_SDMA_CHANNELS EQU 8
HAL_CFG_HAL_NR_SYSMEM_BANKS EQU 0
HAL_CFG_HAL_NR_TX EQU 1
HAL_CFG_HAL_NR_VDMA_CHANNELS EQU 1
HAL_CFG_HAL_NR_VSP EQU 1
HAL_CFG_HAL_NR_VSP0_AR1DE EQU 1
RF_ANA_SS_RF_RX1_DIGIF_RX_APB_MMAP_RXADC_MAPS_RX_APB_MMAP_RXADC_RX_APB_MMAP_RXADC_HAL_VERSION EQU 203
RF_ANA_SS_RF_RX1_DIGIF_RX_APB_MMAP_RXRF_MAPS_RX_APB_MMAP_RXRF_RX_APB_MMAP_RXRF_HAL_VERSION EQU 102
RF_ANA_SS_RF_RX1_DIGIF_RX_APB_MMAP_RXBB_MAPS_RX_APB_MMAP_RXBB_RX_APB_MMAP_RXBB_HAL_VERSION EQU 102
RF_ANA_SS_RF_TX1_DIGIF_TX_APB_MMAP_TXRF_MAPS_TX_APB_MMAP_TXRF_TX_APB_MMAP_TXRF_HAL_VERSION EQU 101
RF_ANA_SS_RF_TX1_DIGIF_TX_APB_MMAP_TXBB_MAPS_TX_APB_MMAP_TXBB_TX_APB_MMAP_TXBB_HAL_VERSION EQU 101
RF_ANA_SS_RF_PLL1_PLL_DIG_IF_PLL_DIG_IF_HAL_VERSION EQU 2
RF_ANA_SS_RF_PLL2_PLL_DIG_IF_PLL_DIG_IF_HAL_VERSION EQU 2
RF_ANA_SS_RF_AUX_DIGIF_AUX_DIGIF_APB_MMAP_AUX_DIGIF_APB_MMAP_HAL_VERSION EQU 203
RF_DIG_SS_RF_HAL_CFG_HAL_RF_NR_SYSRAM_BANKS EQU 2
RF_DIG_SS_KM_GO_CONFIG_REGS_KM_GO_CONFIG_REGS_KM_GO_CONFIG_REGS_HAL_VERSION EQU 4
RF_DIG_SS_KMGO_RF_DIG_CCU_KMGO_RF_DIG_CCU_KMGO_RF_DIG_CCU_HAL_VERSION EQU 1
RF_DIG_SS_RX_DIG_TOP_RX_DIG_TOP_RX_DIG_TOP_HAL_VERSION EQU 8
RF_DIG_SS_TX_DIG_TOP_TX_DIG_TOP_TXDFE1_TX_DIG_TOP_TXDFE1_TX_DIG_TOP_TXDFE1_HAL_VERSION EQU 6
RF_DIG_SS_TX_DIG_TOP_TX_DIG_TOP_TXDFE2_TX_DIG_TOP_TXDFE2_TX_DIG_TOP_TXDFE2_HAL_VERSION EQU 1
RF_DIG_SS_AUX_DIG_TOP_AUX_DIG_TOP_AUX_DIG_TOP_HAL_VERSION EQU 13
RF_DIG_SS_RF_RFFE_RFFE_RFFE_HAL_VERSION EQU 2
RF_DIG_SS_RX_SCRATCHPAD_IC_RX_SCRATCH_RAM_IC_RX_SCRATCH_RAM_HAL_VERSION EQU 4
RF_DIG_SS_TX_SCRATCHPAD_IC_TX_SCRATCH_RAM_IC_TX_SCRATCH_RAM_HAL_VERSION EQU 3
RF_DIG_SS_RF_SCH_SCH_SCH_HAL_VERSION EQU 100
RF_DIG_SS_RF_TS_MGR_TS_MGR_TS_MGR_HAL_VERSION EQU 1
RF_DIG_SS_RF_WDG_WDG_WDG_HAL_VERSION EQU 1
RF_DIG_SS_RF_TIMER_TIMER_TIMER_HAL_VERSION EQU 1
RF_DIG_SS_RF_UART_UART_UART_HAL_VERSION EQU 5
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_CTIIRQ0_INT EQU 0
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_CTIIRQ1_INT EQU 1
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_I2C1_INT EQU 2
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_I2C2_INT EQU 3
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_I2C3_INT EQU 4
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_I2S_INT EQU 5
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_UART1_INT EQU 6
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_UART2_INT EQU 7
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_SPI1_INT EQU 8
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_SPI2_INT EQU 9
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_TIMER1_INT EQU 10
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_TIMER2_INT EQU 11
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_MDM_WDG_INT EQU 12
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PHY_WDG_INT EQU 13
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_RF_WDG_INT EQU 14
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_SYSCTRL_ERR_INT EQU 15
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_SYSCTRL_INT EQU 16
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_DMAC_ERR_INT EQU 17
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_DMAC_TC_INT EQU 18
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_DMAC_COMB_INT EQU 19
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_SDIO_INT EQU 20
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_OSPI_INT EQU 21
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PSRAM_INT EQU 22
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_CRYPTO_INT EQU 23
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_DVS_GLB_INT EQU 24
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_DVS_CORE_INT EQU 25
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_USB_INT EQU 26
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_USB_DMA_INT EQU 27
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PIO_1_INT EQU 28
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PIO_2_INT EQU 29
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PIO_WAKEUP_INT EQU 30
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PWRCTRL_ERR_INT EQU 31
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PWRCTRL_INT EQU 32
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_BB_IPC_MBX_TX0 EQU 33
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_BB_IPC_MBX_TX1 EQU 34
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_BB_IPC_MBX_TX2 EQU 35
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_BB_IPC_MBX_RX0 EQU 36
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_BB_IPC_MBX_RX1 EQU 37
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_BB_IPC_MBX_RX2 EQU 38
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_GNSS_TIM EQU 39
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_OTP_FAULT EQU 40
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_ONFI_CAL EQU 41
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_PWRCTRL_WAKEUP EQU 42
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_ETR_LIMITER_THRESHOLD EQU 43
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_USB_WAKEUP_INT EQU 44
APP_SS_APP_SS_IRQ_CFG_APP_IRQ_AC_PWR_ALERT EQU 45
APP_SS_APP_SS_NMI_CFG_APP_WDG_INT EQU 2
APP_SS_KM_MEM_INSTANCES_MEM_ID_DEBUG_ETR EQU 0
APP_SS_KM_MEM_INSTANCES_MEM_ID_BOOTROM EQU 1
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_M7_ICACHE_DATA EQU 2
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_M7_ICACHE_TAG EQU 3
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_M7_DCACHE_DATA EQU 4
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_M7_DCACHE_TAG EQU 5
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_M7_ITCM EQU 6
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_M7_DTCM EQU 7
APP_SS_KM_MEM_INSTANCES_MEM_ID_APP_PERIPH EQU 8
APP_SS_KM_MEM_INSTANCES_MEM_ID_SECURITY EQU 9
APP_SS_KM_MEM_INSTANCES_MEM_ID_SDIO EQU 10
APP_SS_KM_MEM_INSTANCES_MEM_ID_OSPI EQU 11
APP_SS_KM_MEM_INSTANCES_MEM_ID_CRYPTO_PKA_RNG EQU 12
APP_SS_KM_MEM_INSTANCES_MEM_ID_DLBPE_A EQU 13
APP_SS_KM_MEM_INSTANCES_MEM_ID_DLBPE_B EQU 14
APP_SS_KM_MEM_INSTANCES_MEM_ID_DLBPE_C EQU 15
APP_SS_KM_MEM_INSTANCES_MEM_ID_DLBPE_D EQU 16
APP_SS_KM_MEM_INSTANCES_MEM_ID_DLBPE_HC EQU 17
APP_SS_KM_MEM_INSTANCES_MEM_ID_ULBPE EQU 18
APP_SS_KM_MEM_INSTANCES_MEM_ID_OFDM_DEMUX EQU 19
APP_SS_KM_MEM_INSTANCES_MEM_ID_CIRC_BUFFER EQU 20
APP_SS_KM_MEM_INSTANCES_MEM_ID_PSS EQU 21
APP_SS_KM_MEM_INSTANCES_MEM_ID_PSS_SCRATCH EQU 22
APP_SS_KM_MEM_INSTANCES_MEM_ID_SSS EQU 23
APP_SS_KM_MEM_INSTANCES_MEM_ID_SSS_FFT EQU 24
APP_SS_KM_MEM_INSTANCES_MEM_ID_MDM_M7_ICACHE_DATA EQU 25
APP_SS_KM_MEM_INSTANCES_MEM_ID_MDM_M7_ICACHE_TAG EQU 26
APP_SS_KM_MEM_INSTANCES_MEM_ID_MDM_M7_DCACHE_DATA EQU 27
APP_SS_KM_MEM_INSTANCES_MEM_ID_MDM_M7_DCACHE_TAG EQU 28
APP_SS_KM_MEM_INSTANCES_MEM_ID_MDM_M7_ITCM EQU 29
APP_SS_KM_MEM_INSTANCES_MEM_ID_MDM_M7_DTCM EQU 30
APP_SS_KM_MEM_INSTANCES_MEM_ID_VSP_ITCM EQU 31
APP_SS_KM_MEM_INSTANCES_MEM_ID_VSP_DTCM EQU 32
APP_SS_KM_MEM_INSTANCES_MEM_ID_VSP_DMEM0 EQU 33
APP_SS_KM_MEM_INSTANCES_MEM_ID_VSP_DMEM1 EQU 34
APP_SS_KM_MEM_INSTANCES_MEM_ID_VSP_DMEM2 EQU 35
APP_SS_KM_MEM_INSTANCES_MEM_ID_VSP_DMEM3 EQU 36
APP_SS_KM_MEM_INSTANCES_MEM_ID_PHY_M3_TCM EQU 37
APP_SS_KM_MEM_INSTANCES_MEM_ID_RFSS_M3_TCM EQU 38
APP_SS_KM_MEM_INSTANCES_MEM_ID_RFSS_SYSRAM EQU 39
APP_SS_KM_MEM_INSTANCES_MEM_ID_RFSS_RXSCRATCH EQU 40
APP_SS_KM_MEM_INSTANCES_MEM_ID_RFSS_TXSCRATCH EQU 41
APP_SS_KM_MEM_INSTANCES_MEM_ID_USB_BUF EQU 42
APP_SS_KM_MEM_INSTANCES_MEM_ID_USB_DMA EQU 43
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_LNB_D_PU EQU 0
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_LNB_D_PD EQU 1
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_UNB_D_PU EQU 2
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_UNB_D_PD EQU 3
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_D_BK EQU 4
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_D_ODT_SEL EQU 5
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_DQS_PU EQU 6
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_DQS_PD EQU 7
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_PU EQU 8
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_PD EQU 9
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_DRV0 EQU 10
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_DRV1 EQU 11
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_DRV2 EQU 12
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_BK EQU 13
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CTRL_ODT_SEL EQU 14
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_PU EQU 15
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_PD EQU 16
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_DRV0 EQU 17
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_DRV1 EQU 18
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_DRV2 EQU 19
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_BK EQU 20
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CLK_ODT_SEL EQU 21
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_PWRDN EQU 22
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CAL_PWRDN EQU 23
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_VREF_SEL EQU 24
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_WP_VAL EQU 25
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_OVERRIDE_RESET EQU 26
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_RESET_VAL EQU 27
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_OVERRIDE_CS EQU 28
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_OSPI_CS_VAL EQU 29
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_SEL18 EQU 30
APP_SS_OSPI_ONFI_GP_PAD_CONFIG_ONFI_GP_CONFIG_ID_UNUSED1 EQU 31
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_SEL18_DISP EQU 0
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_UNUSED EQU 1
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_SEL18_USIM EQU 2
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_SEL18_SDIO EQU 3
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_SGP_USIM EQU 4
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_SD_WP_POL EQU 5
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_SD_CDETECT_POL EQU 6
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_USIM_DET_POL EQU 7
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_USIM_DET_DEFAULT EQU 8
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_USIM_DET_SRC EQU 9
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSCL_PU EQU 10
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSCL_MDRV EQU 11
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSCL_LDRV EQU 12
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSCL_SR EQU 13
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSCL_ST EQU 14
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSDA_PU EQU 15
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSDA_MDRV EQU 16
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRSDA_LDRV EQU 17
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_LVDSCONTROL_MDRV EQU 18
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_LVDSCONTROL_LDRV EQU 19
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_LVDSCONTROL_SR EQU 20
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_REFCLKOUT_MDRV EQU 21
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_REFCLKOUT_LDRV EQU 22
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_REFCLKOUT_SR EQU 23
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRIDLE_MDRV EQU 24
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRIDLE_LDRV EQU 25
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_PWRIDLE_SR EQU 26
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_TMS_SRATE EQU 27
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_TMS_MDRV EQU 28
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_TMS_LDRV EQU 29
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_TDO_MDRV EQU 30
APP_SS_PIO_GP_CONFIG_PIO_GP_CONFIG_ID_TDO_LDRV EQU 31
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_PU EQU 0
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_PD EQU 1
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_DRV0 EQU 2
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_DRV1 EQU 3
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_DRV2 EQU 4
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_BK EQU 5
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_AD_ODT_SEL EQU 6
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_PU EQU 7
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_PD EQU 8
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_DRV0 EQU 9
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_DRV1 EQU 10
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_DRV2 EQU 11
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_BK EQU 12
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CTRL_ODT_SE EQU 13
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_PU EQU 14
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_PD EQU 15
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_DRV0 EQU 16
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_DRV1 EQU 17
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_DRV2 EQU 18
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_BK EQU 19
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CLK_ODT_SEL EQU 20
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_PWRDN EQU 21
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CAL_PWRDN EQU 22
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_VREF_SEL EQU 23
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_WAIT_PU EQU 24
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_WAIT_PD EQU 25
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_OVERRIDE_CS EQU 26
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_ID_PSRAM_CS_VAL EQU 27
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_PSRAM_DQS_PU EQU 28
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_PSRAM_DQS_PD EQU 29
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_UNUSED2 EQU 30
APP_SS_PSRAM_ONFI_GP_PAD_CONFIG_PSRAM_GP_CONFIG_UNUSED3 EQU 31
APP_SS_SDMA_HS_CFG_I2S_TX EQU 0
APP_SS_SDMA_HS_CFG_I2S_RX EQU 1
APP_SS_SDMA_HS_CFG_OSPI_RD EQU 2
APP_SS_SDMA_HS_CFG_OSPI_WR EQU 3
APP_SS_SDMA_HS_CFG_TCU0 EQU 4
APP_SS_SDMA_HS_CFG_TCU1 EQU 5
APP_SS_SDMA_HS_CFG_STM EQU 6
APP_SS_SDMA_HS_CFG_DISP EQU 7
APP_SS_STM_CFG_RFDMA_TX0_START EQU 0
APP_SS_STM_CFG_RFDMA_TX0_END EQU 1
APP_SS_STM_CFG_RFDMA_RX0_START EQU 2
APP_SS_STM_CFG_RFDMA_RX0_END EQU 3
APP_SS_STM_CFG_ULBPE_START EQU 4
APP_SS_STM_CFG_ULBPE_END EQU 5
APP_SS_STM_CFG_OFDMDEMUX0_START EQU 6
APP_SS_STM_CFG_OFDMDEMUX0_END EQU 7
APP_SS_STM_CFG_OFDMDEMUX1_START EQU 8
APP_SS_STM_CFG_OFDMDEMUX1_END EQU 9
APP_SS_STM_CFG_TCU0_FEVENT EQU 10
APP_SS_STM_CFG_TCU1_FEVENT EQU 11
APP_SS_STM_CFG_VSP0_VDMAC_QUEUE0_START EQU 12
APP_SS_STM_CFG_VSP0_VDMAC_QUEUE0_END EQU 13
APP_SS_STM_CFG_VSP0_VDMAC_QUEUE1_START EQU 14
APP_SS_STM_CFG_VSP0_VDMAC_QUEUE1_END EQU 15
APP_SS_STM_CFG_VSP0_DE0_TASK_START EQU 16
APP_SS_STM_CFG_VSP0_DE0_TASK_END EQU 17
APP_SS_STM_CFG_VSP0_DE1_TASK_START EQU 18
APP_SS_STM_CFG_VSP0_DE1_TASK_END EQU 19
APP_SS_STM_CFG_DLBPE_START EQU 20
APP_SS_STM_CFG_DLBPE_END EQU 21
APP_SS_STM_CFG_FBUF_START EQU 22
APP_SS_STM_CFG_PSS_START EQU 23
APP_SS_STM_CFG_PSS_END EQU 24
APP_SS_STM_CFG_SSS_START EQU 25
APP_SS_STM_CFG_SSS_END EQU 26
APP_SS_TCU0_FEVENT_CFG_MDM_0 EQU 0
APP_SS_TCU0_FEVENT_CFG_MDM_1 EQU 1
APP_SS_TCU0_FEVENT_CFG_MDM_2 EQU 2
APP_SS_TCU0_FEVENT_CFG_MDM_3 EQU 3
APP_SS_TCU0_FEVENT_CFG_MDM_4 EQU 4
APP_SS_TCU0_FEVENT_CFG_STM EQU 5
APP_SS_TCU0_FEVENT_CFG_PHY_SAMPLE_RATE EQU 6
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_7 EQU 7
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_8 EQU 8
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_9 EQU 9
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_10 EQU 10
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_11 EQU 11
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_12 EQU 12
APP_SS_TCU0_FEVENT_CFG_RF_TAS_0 EQU 13
APP_SS_TCU0_FEVENT_CFG_RF_TAS_1 EQU 14
APP_SS_TCU0_FEVENT_CFG_GNSS_TIM_0 EQU 15
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_16 EQU 16
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_17 EQU 17
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_18 EQU 18
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_19 EQU 19
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_20 EQU 20
APP_SS_TCU0_FEVENT_CFG_UNCONNECTED_21 EQU 21
APP_SS_TCU0_FEVENT_CFG_SCU_SLEEP_END EQU 22
APP_SS_TCU0_FEVENT_CFG_SCU_CALIBRATE_END EQU 23
APP_SS_TCU1_FEVENT_CFG_MDM_0 EQU 0
APP_SS_TCU1_FEVENT_CFG_MDM_1 EQU 1
APP_SS_TCU1_FEVENT_CFG_MDM_2 EQU 2
APP_SS_TCU1_FEVENT_CFG_MDM_3 EQU 3
APP_SS_TCU1_FEVENT_CFG_MDM_4 EQU 4
APP_SS_TCU1_FEVENT_CFG_STM EQU 5
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_6 EQU 6
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_7 EQU 7
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_8 EQU 8
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_9 EQU 9
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_10 EQU 10
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_11 EQU 11
APP_SS_TCU1_FEVENT_CFG_UNCONNECTED_12 EQU 12
APP_SS_TCU1_FEVENT_CFG_RF_TAS_2 EQU 13
APP_SS_TCU1_FEVENT_CFG_RF_TAS_3 EQU 14
APP_SS_TCU1_FEVENT_CFG_GNSS_TIM_1 EQU 15
APP_SS_TEST_DATA_REGS_APPS_IR_VALUES_TDR_APPS_IR_SCAN_LBIST EQU 10
APP_SS_TEST_DATA_REGS_APPS_IR_VALUES_TDR_APPS_IR_CLK EQU 14
APP_SS_TEST_DATA_REGS_APPS_IR_VALUES_TDR_APPS_IR_RF_DBG EQU 19
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_PIOPAD EQU 3
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_PWR EQU 4
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_RST EQU 5
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_CLK_AO EQU 6
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_FASTPAD EQU 16
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_ENABLES EQU 17
APP_SS_TEST_DATA_REGS_CORE_IR_VALUES_TDR_CORE_IR_FASTPAD_CALIB EQU 21
BB_MODEM_SS_HW_SEQ_CFG_VSP_DE0_TASK_END EQU 0
BB_MODEM_SS_HW_SEQ_CFG_VSP_DE1_TASK_END EQU 1
BB_MODEM_SS_HW_SEQ_CFG_VSP_VDMAC0_TRANSFER_END EQU 2
BB_MODEM_SS_HW_SEQ_CFG_VSP_VDMAC1_TRANSFER_END EQU 3
BB_MODEM_SS_HW_SEQ_CFG_HWACC_RFDMA_TX0_END EQU 4
BB_MODEM_SS_HW_SEQ_CFG_HWACC_RFDMA_RX0_END EQU 5
BB_MODEM_SS_HW_SEQ_CFG_HWACC_UL_BPE_END EQU 6
BB_MODEM_SS_HW_SEQ_CFG_HWACC_DL_BPE_END EQU 7
BB_MODEM_SS_HW_SEQ_CFG_HWACC_OFDM_DEMUX_IRQ_PULSE EQU 8
BB_MODEM_SS_HW_SEQ_CFG_HWACC_PSS_IRQ_PULSE EQU 9
BB_MODEM_SS_HW_SEQ_CFG_HWACC_SSS_IRQ_PULSE EQU 10
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU0_FEVENT_0 EQU 11
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU0_FEVENT_1 EQU 12
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU0_FEVENT_2 EQU 13
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU0_FEVENT_3 EQU 14
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU0_FEVENT_4 EQU 15
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU1_FEVENT_0 EQU 16
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU1_FEVENT_1 EQU 17
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU1_FEVENT_2 EQU 18
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU1_FEVENT_3 EQU 19
BB_MODEM_SS_HW_SEQ_CFG_TCU_TCU1_FEVENT_4 EQU 20
BB_MODEM_SS_MDM_CPU_IRQ_CFG_CTICPU_IRQ_0 EQU 0
BB_MODEM_SS_MDM_CPU_IRQ_CFG_CTICPU_IRQ_1 EQU 1
BB_MODEM_SS_MDM_CPU_IRQ_CFG_BB_IPC_MBX_TX0 EQU 2
BB_MODEM_SS_MDM_CPU_IRQ_CFG_BB_IPC_MBX_TX1 EQU 3
BB_MODEM_SS_MDM_CPU_IRQ_CFG_BB_IPC_MBX_TX2 EQU 4
BB_MODEM_SS_MDM_CPU_IRQ_CFG_BB_IPC_MBX_RX0 EQU 5
BB_MODEM_SS_MDM_CPU_IRQ_CFG_BB_IPC_MBX_RX1 EQU 6
BB_MODEM_SS_MDM_CPU_IRQ_CFG_BB_IPC_MBX_RX2 EQU 7
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_IPC_MBX_TX0 EQU 8
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_IPC_MBX_TX1 EQU 9
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_IPC_MBX_RX0 EQU 10
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_IPC_MBX_RX1 EQU 11
BB_MODEM_SS_MDM_CPU_IRQ_CFG_SCU_FCLK_SLEEPSTATE_ON EQU 12
BB_MODEM_SS_MDM_CPU_IRQ_CFG_SCU_TCU0_FAULT EQU 13
BB_MODEM_SS_MDM_CPU_IRQ_CFG_SCU_TCU1_FAULT EQU 14
BB_MODEM_SS_MDM_CPU_IRQ_CFG_SCU_CALIBRATE_END EQU 15
BB_MODEM_SS_MDM_CPU_IRQ_CFG_SCU_SLEEP_END EQU 16
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_SFIFO_NEAR_FULL EQU 17
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_SFIFO_NEAR_EMPTY EQU 18
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_SFIFO_NEAR_FULL EQU 19
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_SFIFO_NEAR_EMPTY EQU 20
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_FEVENT_0 EQU 21
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_FEVENT_1 EQU 22
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_FEVENT_2 EQU 23
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_FEVENT_3 EQU 24
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU0_FEVENT_4 EQU 25
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_FEVENT_0 EQU 26
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_FEVENT_1 EQU 27
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_FEVENT_2 EQU 28
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_FEVENT_3 EQU 29
BB_MODEM_SS_MDM_CPU_IRQ_CFG_TCU_TCU1_FEVENT_4 EQU 30
BB_MODEM_SS_MDM_CPU_IRQ_CFG_INTERRUPT EQU 31
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWSEQ_FLAG EQU 32
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWSEQ_JOB_EVENT_IRQ EQU 33
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWSEQ_JOB_FIFO_IRQ EQU 34
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_DE0_TASK_START EQU 35
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_DE1_TASK_START EQU 36
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_VDMAC0_TRANSFER_START EQU 37
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_VDMAC1_TRANSFER_START EQU 38
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_RFDMA_TX0_START EQU 39
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_RFDMA_RX0_START EQU 40
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_UL_BPE_START EQU 41
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_DL_BPE_START EQU 42
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_DE0_TASK_END EQU 43
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_DE1_TASK_END EQU 44
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_VDMAC0_TRANSFER_END EQU 45
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_VDMAC1_TRANSFER_END EQU 46
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_RFDMA_TX0_END EQU 47
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_RFDMA_RX0_END EQU 48
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_UL_BPE_END EQU 49
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_DL_BPE_END EQU 50
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_FAULT EQU 51
BB_MODEM_SS_MDM_CPU_IRQ_CFG_VSP_PMU_FAULT EQU 52
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_RFDMA_FAULT EQU 53
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_UL_BPE_FAULT EQU 54
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_DL_BPE_FAULT EQU 55
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_OFDMDEMUX_FAULT EQU 56
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_PSS_FAULT EQU 57
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_SSS_FAULT EQU 58
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_HWSEQ_FAULT EQU 59
BB_MODEM_SS_MDM_CPU_IRQ_CFG_SYS_CTRL_MDM_CPU_IRQ EQU 60
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX_SCR_INT EQU 61
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_TS_MGR_INT EQU 62
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SCH_INT EQU 63
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RFFE_INT EQU 64
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_DATA_I_FAULT_INT EQU 65
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_CONV_I_FAULT_INT EQU 66
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_DATA_Q_FAULT_INT EQU 67
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_CONV_Q_FAULT_INT EQU 68
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_ADC_CAL_DONE_INT EQU 69
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_DCOC_COUNT_DONE_INT EQU 70
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_CORR_COUNT_DONE_INT EQU 71
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_HIST_OVERFLOW_INT EQU 72
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_HIST_COUNT_DONE_INT EQU 73
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_DCOC_COUNT_NB_DONE_INT EQU 74
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_RX1_CORR_COUNT_NB_DONE_INT EQU 75
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_AUX_DATA_FAULT_INT EQU 76
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_AUX_CONV_FAULT_INT EQU 77
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_AUX_ADC_CAL_DONE_INT EQU 78
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_AUX_DCOC_COUNT_DONE_INT EQU 79
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_AUX_PWR_DONE_INT EQU 80
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_AUX_DCOC_COUNT_NB_DONE_INT EQU 81
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SMURF_FAULT_INT EQU 82
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_CCU_INT EQU 85
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SYN1_PLL_LOCK_ENTRY EQU 86
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SYN1_PLL_LOCK_EXIT EQU 87
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SYN2_PLL_LOCK_ENTRY EQU 88
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SYN2_PLL_LOCK_EXIT EQU 89
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SYN1_PLL_CAL_DONE EQU 90
BB_MODEM_SS_MDM_CPU_IRQ_CFG_RF_SYN2_PLL_CAL_DONE EQU 91
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_FBUF_IRQ EQU 93
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_0 EQU 94
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_1 EQU 95
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_2 EQU 96
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_3 EQU 97
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_PSS_IRQ EQU 98
BB_MODEM_SS_MDM_CPU_IRQ_CFG_HWACC_SSS_IRQ EQU 99
BB_MODEM_SS_MDM_CPU_NMI_CFG_WDG_NMI EQU 2
BB_MODEM_SS_PHY_CPU_IRQ_CFG_CTICPU_IRQ_0 EQU 0
BB_MODEM_SS_PHY_CPU_IRQ_CFG_CTICPU_IRQ_1 EQU 1
BB_MODEM_SS_PHY_CPU_IRQ_CFG_BB_IPC_MBX_TX0 EQU 2
BB_MODEM_SS_PHY_CPU_IRQ_CFG_BB_IPC_MBX_TX1 EQU 3
BB_MODEM_SS_PHY_CPU_IRQ_CFG_BB_IPC_MBX_TX2 EQU 4
BB_MODEM_SS_PHY_CPU_IRQ_CFG_BB_IPC_MBX_RX0 EQU 5
BB_MODEM_SS_PHY_CPU_IRQ_CFG_BB_IPC_MBX_RX1 EQU 6
BB_MODEM_SS_PHY_CPU_IRQ_CFG_BB_IPC_MBX_RX2 EQU 7
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_IPC_MBX_TX0 EQU 8
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_IPC_MBX_TX1 EQU 9
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_IPC_MBX_RX0 EQU 10
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_IPC_MBX_RX1 EQU 11
BB_MODEM_SS_PHY_CPU_IRQ_CFG_SCU_FCLK_SLEEPSTATE_ON EQU 12
BB_MODEM_SS_PHY_CPU_IRQ_CFG_SCU_TCU0_FAULT EQU 13
BB_MODEM_SS_PHY_CPU_IRQ_CFG_SCU_TCU1_FAULT EQU 14
BB_MODEM_SS_PHY_CPU_IRQ_CFG_SCU_CALIBRATE_END EQU 15
BB_MODEM_SS_PHY_CPU_IRQ_CFG_SCU_SLEEP_END EQU 16
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_SFIFO_NEAR_FULL EQU 17
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_SFIFO_NEAR_EMPTY EQU 18
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_SFIFO_NEAR_FULL EQU 19
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_SFIFO_NEAR_EMPTY EQU 20
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_FEVENT_0 EQU 21
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_FEVENT_1 EQU 22
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_FEVENT_2 EQU 23
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_FEVENT_3 EQU 24
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU0_FEVENT_4 EQU 25
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_FEVENT_0 EQU 26
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_FEVENT_1 EQU 27
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_FEVENT_2 EQU 28
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_FEVENT_3 EQU 29
BB_MODEM_SS_PHY_CPU_IRQ_CFG_TCU_TCU1_FEVENT_4 EQU 30
BB_MODEM_SS_PHY_CPU_IRQ_CFG_INTERRUPT EQU 31
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWSEQ_FLAG EQU 32
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWSEQ_JOB_EVENT_IRQ EQU 33
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWSEQ_JOB_FIFO_IRQ EQU 34
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_DE0_TASK_START EQU 35
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_DE1_TASK_START EQU 36
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_VDMAC0_TRANSFER_START EQU 37
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_VDMAC1_TRANSFER_START EQU 38
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_RFDMA_TX0_START EQU 39
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_RFDMA_RX0_START EQU 40
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_UL_BPE_START EQU 41
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_DL_BPE_START EQU 42
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_DE0_TASK_END EQU 43
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_DE1_TASK_END EQU 44
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_VDMAC0_TRANSFER_END EQU 45
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_VDMAC1_TRANSFER_END EQU 46
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_RFDMA_TX0_END EQU 47
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_RFDMA_RX0_END EQU 48
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_UL_BPE_END EQU 49
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_DL_BPE_END EQU 50
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_FAULT EQU 51
BB_MODEM_SS_PHY_CPU_IRQ_CFG_VSP_PMU_FAULT EQU 52
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_RFDMA_FAULT EQU 53
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_UL_BPE_FAULT EQU 54
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_DL_BPE_FAULT EQU 55
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_OFDMDEMUX_FAULT EQU 56
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_PSS_FAULT EQU 57
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_SSS_FAULT EQU 58
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_HWSEQ_FAULT EQU 59
BB_MODEM_SS_PHY_CPU_IRQ_CFG_SYS_CTRL_MDM_CPU_IRQ EQU 60
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX_SCR_INT EQU 61
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_TS_MGR_INT EQU 62
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SCH_INT EQU 63
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RFFE_INT EQU 64
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_DATA_I_FAULT_INT EQU 65
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_CONV_I_FAULT_INT EQU 66
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_DATA_Q_FAULT_INT EQU 67
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_CONV_Q_FAULT_INT EQU 68
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_ADC_CAL_DONE_INT EQU 69
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_DCOC_COUNT_DONE_INT EQU 70
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_CORR_COUNT_DONE_INT EQU 71
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_HIST_OVERFLOW_INT EQU 72
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_HIST_COUNT_DONE_INT EQU 73
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_DCOC_COUNT_NB_DONE_INT EQU 74
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_RX1_CORR_COUNT_NB_DONE_INT EQU 75
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_AUX_DATA_FAULT_INT EQU 76
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_AUX_CONV_FAULT_INT EQU 77
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_AUX_ADC_CAL_DONE_INT EQU 78
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_AUX_DCOC_COUNT_DONE_INT EQU 79
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_AUX_PWR_DONE_INT EQU 80
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_AUX_DCOC_COUNT_NB_DONE_INT EQU 81
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SMURF_FAULT_INT EQU 82
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_CCU_INT EQU 85
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SYN1_PLL_LOCK_ENTRY EQU 86
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SYN1_PLL_LOCK_EXIT EQU 87
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SYN2_PLL_LOCK_ENTRY EQU 88
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SYN2_PLL_LOCK_EXIT EQU 89
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SYN1_PLL_CAL_DONE EQU 90
BB_MODEM_SS_PHY_CPU_IRQ_CFG_RF_SYN2_PLL_CAL_DONE EQU 91
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_FBUF_IRQ EQU 93
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_0 EQU 94
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_1 EQU 95
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_2 EQU 96
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_OFDMDEMUX_IRQ_3 EQU 97
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_PSS_IRQ EQU 98
BB_MODEM_SS_PHY_CPU_IRQ_CFG_HWACC_SSS_IRQ EQU 99
BB_MODEM_SS_PHY_CPU_NMI_CFG_WDG_NMI EQU 2
HAL_PROC_ID_MDM_CPU EQU 0
HAL_PROC_ID_RF_CPU EQU 1
HAL_PROC_ID_APPS_CPU EQU 2
HAL_PROC_ID_PHY_CPU EQU 3
HAL_PROC_ID_SDMA EQU 4
HAL_PROC_ID_VSP0_DE0 EQU 5
HAL_PROC_ID_VSP0_VDMA EQU 6
HAL_PROC_ID_CRYPTOCELL310 EQU 7
HAL_PROC_ID_HW_SEQUENCER EQU 8
HAL_PROC_ID_LTE_ACCEL_DMA EQU 9
HAL_PROC_ID_USB_DMA EQU 10
HAL_PROC_ID_SDIO_DMA EQU 11
PIO_CH_GPIO0 EQU 0
PIO_CH_GPIO1 EQU 1
PIO_CH_GPIO2 EQU 2
PIO_CH_GPIO3 EQU 3
PIO_CH_GPIO4 EQU 4
PIO_CH_GPIO5 EQU 5
PIO_CH_GPIO6 EQU 6
PIO_CH_PWRGPIO0 EQU 7
PIO_CH_PWRGPIO1 EQU 8
PIO_CH_HWTESTMODE EQU 9
PIO_CH_TRCCLK EQU 10
PIO_CH_TRCCTL EQU 11
PIO_CH_TRCDATA0 EQU 12
PIO_CH_TRCDATA1 EQU 13
PIO_CH_TRCDATA2 EQU 14
PIO_CH_TRCDATA3 EQU 15
PIO_CH_SDDAT0 EQU 16
PIO_CH_SDDAT1 EQU 17
PIO_CH_SDDAT2 EQU 18
PIO_CH_SDDAT3 EQU 19
PIO_CH_SDCLK EQU 20
PIO_CH_SDCMD EQU 21
PIO_CH_DISPIO0 EQU 22
PIO_CH_DISPIO1 EQU 23
PIO_CH_DISPIO2 EQU 24
PIO_CH_DISPIO3 EQU 25
PIO_CH_DISPIO4 EQU 26
PIO_CH_DISPIO5 EQU 27
PIO_CH_DISPIO6 EQU 28
PIO_CH_DISPIO7 EQU 29
PIO_CH_DISPGPIO0 EQU 30
PIO_CH_DISPGPIO1 EQU 31
PIO_CH_DISPGPIO2 EQU 32
PIO_CH_DISPGPIO3 EQU 33
PIO_CH_DISPGPIO4 EQU 34
PIO_CH_I2SSDI EQU 35
PIO_CH_I2SSCK EQU 36
PIO_CH_I2SSDO EQU 37
PIO_CH_I2SWS EQU 38
PIO_CH_USIMRSTB EQU 39
PIO_CH_USIMDAT EQU 40
PIO_CH_USIMCLK EQU 41
PIO_CH_UART1RXD EQU 42
PIO_CH_UART1TXD EQU 43
PIO_CH_UART1CTS EQU 44
PIO_CH_UART1RTS EQU 45
PIO_CH_UART2RXD EQU 46
PIO_CH_UART2TXD EQU 47
PIO_CH_UART2CTS EQU 48
PIO_CH_UART2RTS EQU 49
PIO_CH_I2C1SCL EQU 50
PIO_CH_I2C1SDA EQU 51
PIO_CH_I2C2SCL EQU 52
PIO_CH_I2C2SDA EQU 53
PIO_CH_VBUSVALID EQU 54
PIO_CH_ACTIMEBASESYNC EQU 55
PIO_CH_RFFECLK EQU 56
PIO_CH_RFFEDATA EQU 57
PIO_CH_RFGPIO2 EQU 58
PIO_CH_RFGPIO3 EQU 59
RF_DIG_SS_RF_CPU_IRQ_CFG_RX_SCR_INT EQU 0
RF_DIG_SS_RF_CPU_IRQ_CFG_TS_MGR_INT EQU 1
RF_DIG_SS_RF_CPU_IRQ_CFG_SCH_INT EQU 2
RF_DIG_SS_RF_CPU_IRQ_CFG_RFFE_INT EQU 3
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_DATA_I_FAULT_INT EQU 4
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_CONV_I_FAULT_INT EQU 5
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_DATA_Q_FAULT_INT EQU 6
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_CONV_Q_FAULT_INT EQU 7
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_ADC_CAL_DONE_INT EQU 8
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_DCOC_COUNT_DONE_INT EQU 9
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_CORR_COUNT_DONE_INT EQU 10
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_HIST_OVERFLOW_INT EQU 11
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_HIST_COUNT_DONE_INT EQU 12
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_DCOC_COUNT_NB_DONE_INT EQU 13
RF_DIG_SS_RF_CPU_IRQ_CFG_RX1_CORR_COUNT_NB_DONE_INT EQU 14
RF_DIG_SS_RF_CPU_IRQ_CFG_AUX_DATA_FAULT_INT EQU 15
RF_DIG_SS_RF_CPU_IRQ_CFG_AUX_CONV_FAULT_INT EQU 16
RF_DIG_SS_RF_CPU_IRQ_CFG_AUX_ADC_CAL_DONE_INT EQU 17
RF_DIG_SS_RF_CPU_IRQ_CFG_AUX_DCOC_COUNT_DONE_INT EQU 18
RF_DIG_SS_RF_CPU_IRQ_CFG_AUX_PWR_DONE_INT EQU 19
RF_DIG_SS_RF_CPU_IRQ_CFG_AUX_DCOC_COUNT_NB_DONE_INT EQU 20
RF_DIG_SS_RF_CPU_IRQ_CFG_SMURF_FAULT_INT EQU 21
RF_DIG_SS_RF_CPU_IRQ_CFG_CCU_INT EQU 24
RF_DIG_SS_RF_CPU_IRQ_CFG_SYN1_PLL_LOCK_INT EQU 25
RF_DIG_SS_RF_CPU_IRQ_CFG_SYN1_PLL_UNLOCK_INT EQU 26
RF_DIG_SS_RF_CPU_IRQ_CFG_SYN2_PLL_LOCK_INT EQU 27
RF_DIG_SS_RF_CPU_IRQ_CFG_SYN2_PLL_UNLOCK_INT EQU 28
RF_DIG_SS_RF_CPU_IRQ_CFG_SYN2_PLL_CAL_DONE_INT EQU 29
RF_DIG_SS_RF_CPU_IRQ_CFG_SYN1_PLL_CAL_DONE_INT EQU 30
RF_DIG_SS_RF_CPU_IRQ_CFG_TIMER1_INT EQU 31
RF_DIG_SS_RF_CPU_IRQ_CFG_TIMER1_OVF_INT EQU 32
RF_DIG_SS_RF_CPU_IRQ_CFG_TIMER2_INT EQU 33
RF_DIG_SS_RF_CPU_IRQ_CFG_TIMER2_OVF_INT EQU 34
RF_DIG_SS_RF_CPU_IRQ_CFG_RX_MBX1_INT EQU 35
RF_DIG_SS_RF_CPU_IRQ_CFG_RX_MBX2_INT EQU 36
RF_DIG_SS_RF_CPU_IRQ_CFG_TX_MBX1_INT EQU 37
RF_DIG_SS_RF_CPU_IRQ_CFG_TX_MBX2_INT EQU 38
RF_DIG_SS_RF_CPU_IRQ_CFG_CTI1_INT EQU 39
RF_DIG_SS_RF_CPU_IRQ_CFG_CTI2_INT EQU 40
RF_DIG_SS_RF_CPU_IRQ_CFG_UART_INT EQU 41
RF_DIG_SS_RF_CPU_NMI_CFG_WDG_INT EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_PLL2 EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_PLL1 EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_TX2 EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_TX1 EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_AUX EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_MSTR EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_RX1 EQU 8
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_RX2 EQU 8
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_GPIO EQU 16
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_CLK EQU 16
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_CPU EQU 16
RF_DIG_SS_RF_DIG_SCH_Q_DEPTH_RF_SCH_Q_DEPTH_RFFE EQU 16
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_TX1 EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_TX2 EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_RX1 EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_RX2 EQU 3
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_PLL1 EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_PLL2 EQU 5
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_AUX EQU 6
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_MSTR EQU 6
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_CLK EQU 13
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_GPIO EQU 14
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_RFFE EQU 14
RF_DIG_SS_RF_DIG_SCH_Q_ID_RF_SCH_Q_CPU EQU 15
RF_DIG_SS_RF_DIG_SCH_Q_POS_AUX_Q6_AUXLD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_AUX_Q6_AUXSTART EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_AUX_Q6_AUXDIGIFLD EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_CLK_Q13_UNUSED0 EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_CLK_Q13_UNUSED1 EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_CLK_Q13_UNUSED2 EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_CLK_Q13_UNUSED3 EQU 3
RF_DIG_SS_RF_DIG_SCH_Q_POS_CLK_Q13_TS_MGR EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_UNUSED0 EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO0 EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO1 EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO2 EQU 3
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO3 EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO4 EQU 5
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO5 EQU 6
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO6 EQU 7
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO7 EQU 8
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO8 EQU 9
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO9 EQU 10
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO10 EQU 11
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO11 EQU 12
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO12 EQU 13
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO13 EQU 14
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO14 EQU 15
RF_DIG_SS_RF_DIG_SCH_Q_POS_GPIO_RFFE_Q14_GPIO15 EQU 15
RF_DIG_SS_RF_DIG_SCH_Q_POS_MSTR_Q7_MASLD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_MSTR_Q7_TXSCRTRIG EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_MSTR_Q7_RXSCRTRIG EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_PLL1_Q4_PLL1LD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_PLL2_Q5_PLL2LD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX1_Q2_RX1DFELD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX1_Q2_RX1DFESTART EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX1_Q2_RX1BBLD EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX1_Q2_RX1RFLD EQU 3
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX1_Q2_RX1ADCLD EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX2_Q3_RX2DFELD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX2_Q3_RX2DFESTART EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX2_Q3_RX2BBLD EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX2_Q3_RX2RFLD EQU 3
RF_DIG_SS_RF_DIG_SCH_Q_POS_RX2_Q3_RX2ADCLD EQU 4
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX1_Q0_TX1DFELD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX1_Q0_TX1DFESTART EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX1_Q0_TX1BBLD EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX1_Q0_TX1RFLD EQU 3
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX2_Q1_TX2DFELD EQU 0
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX2_Q1_TX2DFESTART EQU 1
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX2_Q1_TX2BBLD EQU 2
RF_DIG_SS_RF_DIG_SCH_Q_POS_TX2_Q1_TX2RFLD EQU 3
RF_DIG_SS_RF_DIG_SS_MEM_ID_RF_TCM_ID EQU 0
RF_DIG_SS_RF_DIG_SS_MEM_ID_RF_SYSRAM_ID EQU 1
RF_DIG_SS_RF_DIG_SS_MEM_ID_TX_SCRATCHPAD_ID EQU 2
RF_DIG_SS_RF_DIG_SS_MEM_ID_RX_SCRATCHPAD_ID EQU 3
RF_DIG_SS_RF_HAL_PROC_ID_RF_CPU EQU 0
RF_DIG_SS_RF_HAL_PROC_ID_BB_CTRL_IF EQU 1
WAKEUP_CH_WKUP_USB EQU 0
WAKEUP_CH_WKUP_PWRCTRL_WDG EQU 1
WAKEUP_CH_WKUP_SCU EQU 2
WAKEUP_CH_WKUP_PWR_ALERT EQU 3
WAKEUP_CH_WKUP_APP_CPU_IRQ EQU 4
WAKEUP_CH_WKUP_SDIO EQU 5
WAKEUP_CH_WKUP_UART2_TXD EQU 6
WAKEUP_CH_WKUP_UART2_RTS EQU 7
WAKEUP_CH_WKUP_SPI1_SEL EQU 8
WAKEUP_CH_WKUP_SPI2_SEL EQU 9
WAKEUP_CH_WKUP_GNSS_TIME_SYNC EQU 10
WAKEUP_CH_WKUP_TIMER1 EQU 11
WAKEUP_CH_WKUP_TIMER2 EQU 12
WAKEUP_CH_WKUP_USIM_DETECT EQU 13
WAKEUP_CH_WKUP_SDCARD_DETECT EQU 14
WAKEUP_CH_WKUP_GPIO0 EQU 15
WAKEUP_CH_WKUP_GPIO1 EQU 16
WAKEUP_CH_WKUP_GPIO2 EQU 17
WAKEUP_CH_WKUP_GPIO3 EQU 18
WAKEUP_CH_WKUP_GPIO4 EQU 19
WAKEUP_CH_WKUP_GPIO5 EQU 20
WAKEUP_CH_WKUP_GPIO6 EQU 21
WAKEUP_CH_WKUP_UART1_TXD EQU 22
WAKEUP_CH_WKUP_UART1_RTS EQU 23
APP_SS_SYS_CTRL EQU (+0x49000000)
APP_SS_PWR_CTRL EQU (+0x49001000)
APP_SS_SECURITY EQU (+0x49002000)
APP_SS_LETI_CVP EQU (+0x49003000)
APP_SS_USB_CFGS EQU (+0x49004000)
APP_SS_KM_SF EQU (+0x49005000)
APP_SS_OSPI_CTRL EQU (+0x49006000)
APP_SS_APP_WDG EQU (+0x49007000)
APP_SS_APP_TIMER EQU (+0x49008000)
APP_SS_I2C3 EQU (+0x49009000)
APP_SS_PIO_ONFI_WRAP_MAPS_PIO EQU (+0x4900a000)
APP_SS_PIO_ONFI_WRAP_MAPS_PIO_ONFI_CAL_1 EQU (+0x4900a800)
APP_SS_PIO_ONFI_WRAP_MAPS_PIO_ONFI_CAL_2 EQU (+0x4900ac00)
APP_SS_OTP_CTRL EQU (+0x4900b000)
APP_SS_KM_GNSS_APPS_TIM EQU (+0x4900c000)
APP_SS_TDR_ACCESS_UNIT EQU (+0x4900d000)
APP_SS_APP_UART1 EQU (+0x49100000)
APP_SS_APP_UART2 EQU (+0x49101000)
APP_SS_APP_SPI1 EQU (+0x49102000)
APP_SS_APP_SPI2 EQU (+0x49103000)
APP_SS_I2C1 EQU (+0x49105000)
APP_SS_I2C2 EQU (+0x49106000)
APP_SS_I2S EQU (+0x49107000)
APP_SS_DISP_IF EQU (+0x49108000)
APP_SS_PWM EQU (+0x49109000)
APP_SS_SCU EQU (+0x49200000)
APP_SS_MDM_WDG EQU (+0x49201000)
APP_SS_PHY_WDG EQU (+0x49202000)
APP_SS_SDMA_PL081 EQU (+0x49400000)
APP_SS_USB_CTRL EQU (+0x49401000)
APP_SS_PSRAM_CTRL EQU (+0x49600000)
APP_SS_CRYPTOCELL_310_CTRL EQU (+0x49601000)
APP_SS_SDIO_CTRL EQU (+0x49602000)
APP_SS_APP_IC_CTRL EQU (+0x49900000)
BB_MODEM_SS_VSP0_VCU EQU (+0x40000000)
BB_MODEM_SS_VSP0_VDMA0 EQU (+0x40002000)
BB_MODEM_SS_VSP0_VDMA1 EQU (+0x40003000)
BB_MODEM_SS_VSP0_DE0_CR EQU (+0x40004000)
BB_MODEM_SS_VSP0_DE1_CR EQU (+0x40005000)
BB_MODEM_SS_MDM_HWACC_RFDMA EQU (+0x40008000)
BB_MODEM_SS_MDM_HWACC_BBPHY EQU (+0x40009000)
BB_MODEM_SS_MDM_HWACC_DLBPE EQU (+0x4000a000)
BB_MODEM_SS_MDM_HWACC_ULBPE EQU (+0x4000b000)
BB_MODEM_SS_MDM_HWACC_OFDMDM EQU (+0x4000c000)
BB_MODEM_SS_MDM_HWACC_CIRBUF EQU (+0x4000d000)
BB_MODEM_SS_MDM_HWACC_PSS EQU (+0x4000e000)
BB_MODEM_SS_MDM_HWACC_SSS EQU (+0x4000f000)
BB_MODEM_SS_USIM EQU (+0x40010000)
BB_MODEM_SS_IPC_MBX EQU (+0x41001000)
BB_MODEM_SS_HW_SEQ EQU (+0x48000000)
BB_MODEM_SS_TCUSEQFIFOS EQU (+0x48010000)
RF_ANA_SS_RF_RX1_DIGIF_RX_APB_MMAP_RXADC_MAPS EQU (+0x44003400)
RF_ANA_SS_RF_RX1_DIGIF_RX_APB_MMAP_RXRF_MAPS EQU (+0x44003800)
RF_ANA_SS_RF_RX1_DIGIF_RX_APB_MMAP_RXBB_MAPS EQU (+0x44003c00)
RF_ANA_SS_RF_TX1_DIGIF_TX_APB_MMAP_TXRF_MAPS EQU (+0x44007400)
RF_ANA_SS_RF_TX1_DIGIF_TX_APB_MMAP_TXBB_MAPS EQU (+0x44007600)
RF_ANA_SS_RF_PLL1 EQU (+0x4400a000)
RF_ANA_SS_RF_PLL2 EQU (+0x4400b000)
RF_ANA_SS_RF_AUX_DIGIF EQU (+0x4400d000)
RF_DIG_SS_KM_GO_CONFIG_REGS EQU (+0x44000000)
RF_DIG_SS_KMGO_RF_DIG_CCU EQU (+0x44001000)
RF_DIG_SS_RX_DIG_TOP EQU (+0x44002000)
RF_DIG_SS_TX_DIG_TOP_TX_DIG_TOP_TXDFE1 EQU (+0x44006000)
RF_DIG_SS_TX_DIG_TOP_TX_DIG_TOP_TXDFE2 EQU (+0x44006200)
RF_DIG_SS_AUX_DIG_TOP EQU (+0x4400c000)
RF_DIG_SS_RF_RFFE EQU (+0x4400e000)
RF_DIG_SS_RX_SCRATCHPAD EQU (+0x44010000)
RF_DIG_SS_TX_SCRATCHPAD EQU (+0x44011000)
RF_DIG_SS_RF_SCH EQU (+0x44012000)
RF_DIG_SS_RF_TS_MGR EQU (+0x44013000)
RF_DIG_SS_RF_WDG EQU (+0x44014000)
RF_DIG_SS_RF_TIMER EQU (+0x44015000)
RF_DIG_SS_RF_UART EQU (+0x44016000)
RF_DIG_SS_RF_SMURF EQU (+0x44018000)
RF_DIG_SS_RF_IPC_MBX EQU (+0x44100000)
; EOF: outputs/asm/hal_device.hs
   END
