{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632762153919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632762153919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 22:02:33 2021 " "Processing started: Mon Sep 27 22:02:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632762153919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762153919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device -c device " "Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762153920 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632762154059 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1632762154059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632762154599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632762154600 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "qsys.qsys " "Elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762168411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:54 Progress: Loading qsys/qsys.qsys " "2021.09.27.22:02:54 Progress: Loading qsys/qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762174499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:55 Progress: Reading input file " "2021.09.27.22:02:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762175062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:55 Progress: Adding I2C_EEPROM \[altera_avalon_i2c 20.1\] " "2021.09.27.22:02:55 Progress: Adding I2C_EEPROM \[altera_avalon_i2c 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762175188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module I2C_EEPROM " "2021.09.27.22:02:57 Progress: Parameterizing module I2C_EEPROM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding I2C_TEMP \[altera_avalon_i2c 20.1\] " "2021.09.27.22:02:57 Progress: Adding I2C_TEMP \[altera_avalon_i2c 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module I2C_TEMP " "2021.09.27.22:02:57 Progress: Parameterizing module I2C_TEMP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 20.1\] " "2021.09.27.22:02:57 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module JTAG_UART " "2021.09.27.22:02:57 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding NIOSII \[altera_nios2_gen2 20.1\] " "2021.09.27.22:02:57 Progress: Adding NIOSII \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module NIOSII " "2021.09.27.22:02:57 Progress: Parameterizing module NIOSII" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding PIO_BTN \[altera_avalon_pio 20.1\] " "2021.09.27.22:02:57 Progress: Adding PIO_BTN \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module PIO_BTN " "2021.09.27.22:02:57 Progress: Parameterizing module PIO_BTN" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding PIO_D7SEG \[altera_avalon_pio 20.1\] " "2021.09.27.22:02:57 Progress: Adding PIO_D7SEG \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module PIO_D7SEG " "2021.09.27.22:02:57 Progress: Parameterizing module PIO_D7SEG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding PIO_LED \[altera_avalon_pio 20.1\] " "2021.09.27.22:02:57 Progress: Adding PIO_LED \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module PIO_LED " "2021.09.27.22:02:57 Progress: Parameterizing module PIO_LED" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding RAM \[altera_avalon_new_sdram_controller 20.1\] " "2021.09.27.22:02:57 Progress: Adding RAM \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module RAM " "2021.09.27.22:02:57 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding SPI_MASTER \[altera_avalon_spi 20.1\] " "2021.09.27.22:02:57 Progress: Adding SPI_MASTER \[altera_avalon_spi 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module SPI_MASTER " "2021.09.27.22:02:57 Progress: Parameterizing module SPI_MASTER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding SYSID \[altera_avalon_sysid_qsys 20.1\] " "2021.09.27.22:02:57 Progress: Adding SYSID \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module SYSID " "2021.09.27.22:02:57 Progress: Parameterizing module SYSID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding SYS_TIMER \[altera_avalon_timer 20.1\] " "2021.09.27.22:02:57 Progress: Adding SYS_TIMER \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module SYS_TIMER " "2021.09.27.22:02:57 Progress: Parameterizing module SYS_TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding TS_TIMER \[altera_avalon_timer 20.1\] " "2021.09.27.22:02:57 Progress: Adding TS_TIMER \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module TS_TIMER " "2021.09.27.22:02:57 Progress: Parameterizing module TS_TIMER" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Adding clk_0 \[clock_source 20.1\] " "2021.09.27.22:02:57 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Parameterizing module clk_0 " "2021.09.27.22:02:57 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:57 Progress: Building connections " "2021.09.27.22:02:57 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762177944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:58 Progress: Parameterizing connections " "2021.09.27.22:02:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762178000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:58 Progress: Validating " "2021.09.27.22:02:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762178009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.09.27.22:02:59 Progress: Done reading input file " "2021.09.27.22:02:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.PIO_BTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.PIO_BTN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.RAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.RAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.SYSID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.SYSID: Time stamp will be automatically updated when this component is generated. " "Qsys.SYSID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179666 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.I2C_EEPROM: Interrupt sender I2C_EEPROM.interrupt_sender is not connected to an interrupt receiver " "Qsys.I2C_EEPROM: Interrupt sender I2C_EEPROM.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179678 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.I2C_TEMP: Interrupt sender I2C_TEMP.interrupt_sender is not connected to an interrupt receiver " "Qsys.I2C_TEMP: Interrupt sender I2C_TEMP.interrupt_sender is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179680 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.PIO_BTN: Interrupt sender PIO_BTN.irq is not connected to an interrupt receiver " "Qsys.PIO_BTN: Interrupt sender PIO_BTN.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179681 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.SPI_MASTER: Interrupt sender SPI_MASTER.irq is not connected to an interrupt receiver " "Qsys.SPI_MASTER: Interrupt sender SPI_MASTER.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179681 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Qsys.TS_TIMER: Interrupt sender TS_TIMER.irq is not connected to an interrupt receiver " "Qsys.TS_TIMER: Interrupt sender TS_TIMER.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762179682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH " "Qsys: Generating qsys \"qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762181709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2C_EEPROM: \"qsys\" instantiated altera_avalon_i2c \"I2C_EEPROM\" " "I2C_EEPROM: \"qsys\" instantiated altera_avalon_i2c \"I2C_EEPROM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762190899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'qsys_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'qsys_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762190995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_JTAG_UART --dir=/tmp/alt8897_7117422990107024878.dir/0003_JTAG_UART_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0003_JTAG_UART_gen//qsys_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_JTAG_UART --dir=/tmp/alt8897_7117422990107024878.dir/0003_JTAG_UART_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0003_JTAG_UART_gen//qsys_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762190995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'qsys_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'qsys_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"qsys\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"qsys\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII: \"qsys\" instantiated altera_nios2_gen2 \"NIOSII\" " "NIOSII: \"qsys\" instantiated altera_nios2_gen2 \"NIOSII\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_BTN: Starting RTL generation for module 'qsys_PIO_BTN' " "PIO_BTN: Starting RTL generation for module 'qsys_PIO_BTN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_BTN:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_PIO_BTN --dir=/tmp/alt8897_7117422990107024878.dir/0004_PIO_BTN_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0004_PIO_BTN_gen//qsys_PIO_BTN_component_configuration.pl  --do_build_sim=0  \] " "PIO_BTN:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_PIO_BTN --dir=/tmp/alt8897_7117422990107024878.dir/0004_PIO_BTN_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0004_PIO_BTN_gen//qsys_PIO_BTN_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_BTN: Done RTL generation for module 'qsys_PIO_BTN' " "PIO_BTN: Done RTL generation for module 'qsys_PIO_BTN'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_BTN: \"qsys\" instantiated altera_avalon_pio \"PIO_BTN\" " "PIO_BTN: \"qsys\" instantiated altera_avalon_pio \"PIO_BTN\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_D7SEG: Starting RTL generation for module 'qsys_PIO_D7SEG' " "PIO_D7SEG: Starting RTL generation for module 'qsys_PIO_D7SEG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_D7SEG:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_PIO_D7SEG --dir=/tmp/alt8897_7117422990107024878.dir/0005_PIO_D7SEG_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0005_PIO_D7SEG_gen//qsys_PIO_D7SEG_component_configuration.pl  --do_build_sim=0  \] " "PIO_D7SEG:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_PIO_D7SEG --dir=/tmp/alt8897_7117422990107024878.dir/0005_PIO_D7SEG_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0005_PIO_D7SEG_gen//qsys_PIO_D7SEG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762191985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_D7SEG: Done RTL generation for module 'qsys_PIO_D7SEG' " "PIO_D7SEG: Done RTL generation for module 'qsys_PIO_D7SEG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_D7SEG: \"qsys\" instantiated altera_avalon_pio \"PIO_D7SEG\" " "PIO_D7SEG: \"qsys\" instantiated altera_avalon_pio \"PIO_D7SEG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_LED: Starting RTL generation for module 'qsys_PIO_LED' " "PIO_LED: Starting RTL generation for module 'qsys_PIO_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_LED:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_PIO_LED --dir=/tmp/alt8897_7117422990107024878.dir/0006_PIO_LED_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0006_PIO_LED_gen//qsys_PIO_LED_component_configuration.pl  --do_build_sim=0  \] " "PIO_LED:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_PIO_LED --dir=/tmp/alt8897_7117422990107024878.dir/0006_PIO_LED_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0006_PIO_LED_gen//qsys_PIO_LED_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_LED: Done RTL generation for module 'qsys_PIO_LED' " "PIO_LED: Done RTL generation for module 'qsys_PIO_LED'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PIO_LED: \"qsys\" instantiated altera_avalon_pio \"PIO_LED\" " "PIO_LED: \"qsys\" instantiated altera_avalon_pio \"PIO_LED\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'qsys_RAM' " "RAM: Starting RTL generation for module 'qsys_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_RAM --dir=/tmp/alt8897_7117422990107024878.dir/0007_RAM_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0007_RAM_gen//qsys_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_RAM --dir=/tmp/alt8897_7117422990107024878.dir/0007_RAM_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0007_RAM_gen//qsys_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762192675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'qsys_RAM' " "RAM: Done RTL generation for module 'qsys_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"qsys\" instantiated altera_avalon_new_sdram_controller \"RAM\" " "RAM: \"qsys\" instantiated altera_avalon_new_sdram_controller \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI_MASTER: Starting RTL generation for module 'qsys_SPI_MASTER' " "SPI_MASTER: Starting RTL generation for module 'qsys_SPI_MASTER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI_MASTER:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=qsys_SPI_MASTER --dir=/tmp/alt8897_7117422990107024878.dir/0008_SPI_MASTER_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0008_SPI_MASTER_gen//qsys_SPI_MASTER_component_configuration.pl  --do_build_sim=0  \] " "SPI_MASTER:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=qsys_SPI_MASTER --dir=/tmp/alt8897_7117422990107024878.dir/0008_SPI_MASTER_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0008_SPI_MASTER_gen//qsys_SPI_MASTER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI_MASTER: Done RTL generation for module 'qsys_SPI_MASTER' " "SPI_MASTER: Done RTL generation for module 'qsys_SPI_MASTER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI_MASTER: \"qsys\" instantiated altera_avalon_spi \"SPI_MASTER\" " "SPI_MASTER: \"qsys\" instantiated altera_avalon_spi \"SPI_MASTER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYSID: \"qsys\" instantiated altera_avalon_sysid_qsys \"SYSID\" " "SYSID: \"qsys\" instantiated altera_avalon_sysid_qsys \"SYSID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYS_TIMER: Starting RTL generation for module 'qsys_SYS_TIMER' " "SYS_TIMER: Starting RTL generation for module 'qsys_SYS_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYS_TIMER:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_SYS_TIMER --dir=/tmp/alt8897_7117422990107024878.dir/0010_SYS_TIMER_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0010_SYS_TIMER_gen//qsys_SYS_TIMER_component_configuration.pl  --do_build_sim=0  \] " "SYS_TIMER:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_SYS_TIMER --dir=/tmp/alt8897_7117422990107024878.dir/0010_SYS_TIMER_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0010_SYS_TIMER_gen//qsys_SYS_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762193752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYS_TIMER: Done RTL generation for module 'qsys_SYS_TIMER' " "SYS_TIMER: Done RTL generation for module 'qsys_SYS_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762194183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SYS_TIMER: \"qsys\" instantiated altera_avalon_timer \"SYS_TIMER\" " "SYS_TIMER: \"qsys\" instantiated altera_avalon_timer \"SYS_TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762194184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TS_TIMER: Starting RTL generation for module 'qsys_TS_TIMER' " "TS_TIMER: Starting RTL generation for module 'qsys_TS_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762194192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TS_TIMER:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_TS_TIMER --dir=/tmp/alt8897_7117422990107024878.dir/0011_TS_TIMER_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0011_TS_TIMER_gen//qsys_TS_TIMER_component_configuration.pl  --do_build_sim=0  \] " "TS_TIMER:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_TS_TIMER --dir=/tmp/alt8897_7117422990107024878.dir/0011_TS_TIMER_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8897_7117422990107024878.dir/0011_TS_TIMER_gen//qsys_TS_TIMER_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762194192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TS_TIMER: Done RTL generation for module 'qsys_TS_TIMER' " "TS_TIMER: Done RTL generation for module 'qsys_TS_TIMER'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762194635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TS_TIMER: \"qsys\" instantiated altera_avalon_timer \"TS_TIMER\" " "TS_TIMER: \"qsys\" instantiated altera_avalon_timer \"TS_TIMER\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762194638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762196961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762197153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762197316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762197474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762197633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762197786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762199305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762199316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762199323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'qsys_NIOSII_cpu' " "Cpu: Starting RTL generation for module 'qsys_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762199351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_NIOSII_cpu --dir=/tmp/alt8897_7117422990107024878.dir/0014_cpu_gen/ --quartus_bindir=/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8897_7117422990107024878.dir/0014_cpu_gen//qsys_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/efesxzc/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/efesxzc/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=qsys_NIOSII_cpu --dir=/tmp/alt8897_7117422990107024878.dir/0014_cpu_gen/ --quartus_bindir=/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8897_7117422990107024878.dir/0014_cpu_gen//qsys_NIOSII_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762199352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.27 22:03:19 (*) Starting Nios II generation " "Cpu: # 2021.09.27 22:03:19 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.27 22:03:19 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.09.27 22:03:19 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.27 22:03:20 (*)   Creating all objects for CPU " "Cpu: # 2021.09.27 22:03:20 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.27 22:03:21 (*)   Generating RTL from CPU objects " "Cpu: # 2021.09.27 22:03:21 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.27 22:03:21 (*)   Creating plain-text RTL " "Cpu: # 2021.09.27 22:03:21 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.09.27 22:03:22 (*) Done Nios II generation " "Cpu: # 2021.09.27 22:03:22 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'qsys_NIOSII_cpu' " "Cpu: Done RTL generation for module 'qsys_NIOSII_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOSII\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\" " "NIOSII_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOSII_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\" " "NIOSII_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOSII_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"RAM_s1_burst_adapter\" " "RAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"RAM_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"RAM_s1_rsp_width_adapter\" " "RAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"RAM_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"qsys\" with 39 modules, 70 files " "Qsys: Done \"qsys\" with 39 modules, 70 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762202854 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "qsys.qsys " "Finished elaborating Platform Designer system entity \"qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762204557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/device.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/device.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-dev_bhv " "Found design unit 1: device-dev_bhv" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205504 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-multiplexer_behav " "Found design unit 1: multiplexer-multiplexer_behav" {  } { { "vhdl/7Seg/multiplexer.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/multiplexer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205506 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "vhdl/7Seg/multiplexer.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/multiplexer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divider_behav " "Found design unit 1: divider-divider_behav" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205507 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/disp_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/disp_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_7_seg-disp_7_seg_struct " "Found design unit 1: disp_7_seg-disp_7_seg_struct" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205508 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_7_seg " "Found entity 1: disp_7_seg" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit-digit_behav " "Found design unit 1: digit-digit_behav" {  } { { "vhdl/7Seg/digit.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/digit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205509 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit " "Found entity 1: digit" {  } { { "vhdl/7Seg/digit.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/digit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/7Seg/bin_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/7Seg/bin_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-bin_to_bcd_behav " "Found design unit 1: bin_to_bcd-bin_to_bcd_behav" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205510 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "device.vhd " "Can't analyze file -- file device.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1632762205511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pll_core/pll_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pll_core/pll_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_core-SYN " "Found design unit 1: pll_core-SYN" {  } { { "vhdl/pll_core/pll_core.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/pll_core/pll_core.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205512 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_core " "Found entity 1: pll_core" {  } { { "vhdl/pll_core/pll_core.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/pll_core/pll_core.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys " "Found entity 1: qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632762205521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205522 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632762205523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632762205523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632762205523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205530 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632762205531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_txout.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205534 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632762205535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205550 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205557 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205557 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205557 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205557 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_JTAG_UART_sim_scfifo_w " "Found entity 1: qsys_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205593 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_JTAG_UART_scfifo_w " "Found entity 2: qsys_JTAG_UART_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205593 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_JTAG_UART_sim_scfifo_r " "Found entity 3: qsys_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205593 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_JTAG_UART_scfifo_r " "Found entity 4: qsys_JTAG_UART_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205593 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_JTAG_UART " "Found entity 5: qsys_JTAG_UART" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_NIOSII.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_NIOSII.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_NIOSII " "Found entity 1: qsys_NIOSII" {  } { { "db/ip/qsys/submodules/qsys_NIOSII.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_NIOSII_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/qsys/submodules/qsys_NIOSII_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_NIOSII_cpu_register_bank_a_module " "Found entity 1: qsys_NIOSII_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_NIOSII_cpu_register_bank_b_module " "Found entity 2: qsys_NIOSII_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_NIOSII_cpu_nios2_oci_debug " "Found entity 3: qsys_NIOSII_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_NIOSII_cpu_nios2_oci_break " "Found entity 4: qsys_NIOSII_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_NIOSII_cpu_nios2_oci_xbrk " "Found entity 5: qsys_NIOSII_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_NIOSII_cpu_nios2_oci_dbrk " "Found entity 6: qsys_NIOSII_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_NIOSII_cpu_nios2_oci_itrace " "Found entity 7: qsys_NIOSII_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_NIOSII_cpu_nios2_oci_td_mode " "Found entity 8: qsys_NIOSII_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_NIOSII_cpu_nios2_oci_dtrace " "Found entity 9: qsys_NIOSII_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_NIOSII_cpu_nios2_oci_fifo " "Found entity 13: qsys_NIOSII_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_NIOSII_cpu_nios2_oci_pib " "Found entity 14: qsys_NIOSII_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_NIOSII_cpu_nios2_oci_im " "Found entity 15: qsys_NIOSII_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_NIOSII_cpu_nios2_performance_monitors " "Found entity 16: qsys_NIOSII_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_NIOSII_cpu_nios2_avalon_reg " "Found entity 17: qsys_NIOSII_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_NIOSII_cpu_ociram_sp_ram_module " "Found entity 18: qsys_NIOSII_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_NIOSII_cpu_nios2_ocimem " "Found entity 19: qsys_NIOSII_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_NIOSII_cpu_nios2_oci " "Found entity 20: qsys_NIOSII_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_NIOSII_cpu " "Found entity 21: qsys_NIOSII_cpu" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_NIOSII_cpu_debug_slave_sysclk " "Found entity 1: qsys_NIOSII_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_sysclk.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_NIOSII_cpu_debug_slave_tck " "Found entity 1: qsys_NIOSII_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_tck.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_NIOSII_cpu_debug_slave_wrapper " "Found entity 1: qsys_NIOSII_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_NIOSII_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_NIOSII_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_NIOSII_cpu_test_bench " "Found entity 1: qsys_NIOSII_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_test_bench.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_PIO_BTN.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_PIO_BTN.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_PIO_BTN " "Found entity 1: qsys_PIO_BTN" {  } { { "db/ip/qsys/submodules/qsys_PIO_BTN.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_PIO_BTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_PIO_D7SEG.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_PIO_D7SEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_PIO_D7SEG " "Found entity 1: qsys_PIO_D7SEG" {  } { { "db/ip/qsys/submodules/qsys_PIO_D7SEG.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_PIO_D7SEG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_PIO_LED.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_PIO_LED.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_PIO_LED " "Found entity 1: qsys_PIO_LED" {  } { { "db/ip/qsys/submodules/qsys_PIO_LED.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_PIO_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_RAM.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_RAM_input_efifo_module " "Found entity 1: qsys_RAM_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205649 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_RAM " "Found entity 2: qsys_RAM" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_SPI_MASTER.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_SPI_MASTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_SPI_MASTER " "Found entity 1: qsys_SPI_MASTER" {  } { { "db/ip/qsys/submodules/qsys_SPI_MASTER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SPI_MASTER.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_SYSID.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_SYSID.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_SYSID " "Found entity 1: qsys_SYSID" {  } { { "db/ip/qsys/submodules/qsys_SYSID.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SYSID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_SYS_TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_SYS_TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_SYS_TIMER " "Found entity 1: qsys_SYS_TIMER" {  } { { "db/ip/qsys/submodules/qsys_SYS_TIMER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SYS_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_TS_TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_TS_TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_TS_TIMER " "Found entity 1: qsys_TS_TIMER" {  } { { "db/ip/qsys/submodules/qsys_TS_TIMER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_TS_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_irq_mapper " "Found entity 1: qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0 " "Found entity 1: qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205697 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router " "Found entity 2: qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205699 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_001 " "Found entity 2: qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205702 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_002 " "Found entity 2: qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205704 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_006 " "Found entity 2: qsys_mm_interconnect_0_router_006" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632762205705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: qsys_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205706 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_mm_interconnect_0_router_007 " "Found entity 2: qsys_mm_interconnect_0_router_007" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762205713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762205713 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_RAM.v(318) " "Verilog HDL or VHDL warning at qsys_RAM.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1632762205757 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_RAM.v(328) " "Verilog HDL or VHDL warning at qsys_RAM.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1632762205757 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_RAM.v(338) " "Verilog HDL or VHDL warning at qsys_RAM.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1632762205757 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_RAM.v(678) " "Verilog HDL or VHDL warning at qsys_RAM.v(678): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 678 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1632762205760 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_SPI_MASTER.v(402) " "Verilog HDL or VHDL warning at qsys_SPI_MASTER.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_SPI_MASTER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SPI_MASTER.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1632762205761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device " "Elaborating entity \"device\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632762205948 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buzzer device.vhd(29) " "VHDL Signal Declaration warning at device.vhd(29): used explicit default value for signal \"buzzer\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205950 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uart_tx device.vhd(31) " "VHDL Signal Declaration warning at device.vhd(31): used explicit default value for signal \"uart_tx\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205950 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_hsync device.vhd(42) " "VHDL Signal Declaration warning at device.vhd(42): used explicit default value for signal \"vga_hsync\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205951 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_vsync device.vhd(43) " "VHDL Signal Declaration warning at device.vhd(43): used explicit default value for signal \"vga_vsync\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205951 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_r device.vhd(44) " "VHDL Signal Declaration warning at device.vhd(44): used explicit default value for signal \"vga_r\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205951 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_g device.vhd(45) " "VHDL Signal Declaration warning at device.vhd(45): used explicit default value for signal \"vga_g\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205951 "|device"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_b device.vhd(46) " "VHDL Signal Declaration warning at device.vhd(46): used explicit default value for signal \"vga_b\" because signal was never assigned a value" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632762205951 "|device"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_temp_sda_in device.vhd(121) " "Verilog HDL or VHDL warning at device.vhd(121): object \"s_temp_sda_in\" assigned a value but never read" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762205951 "|device"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_temp_scl_in device.vhd(122) " "Verilog HDL or VHDL warning at device.vhd(122): object \"s_temp_scl_in\" assigned a value but never read" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_temp_sda_oe device.vhd(123) " "VHDL Signal Declaration warning at device.vhd(123): used implicit default value for signal \"s_temp_sda_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_temp_scl_oe device.vhd(124) " "VHDL Signal Declaration warning at device.vhd(124): used implicit default value for signal \"s_temp_scl_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_eeprom_sda_in device.vhd(126) " "Verilog HDL or VHDL warning at device.vhd(126): object \"s_eeprom_sda_in\" assigned a value but never read" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_eeprom_scl_in device.vhd(127) " "Verilog HDL or VHDL warning at device.vhd(127): object \"s_eeprom_scl_in\" assigned a value but never read" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_eeprom_sda_oe device.vhd(128) " "VHDL Signal Declaration warning at device.vhd(128): used implicit default value for signal \"s_eeprom_sda_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_eeprom_scl_oe device.vhd(129) " "VHDL Signal Declaration warning at device.vhd(129): used implicit default value for signal \"s_eeprom_scl_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632762205952 "|device"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys qsys:qsys_unit " "Elaborating entity \"qsys\" for hierarchy \"qsys:qsys_unit\"" {  } { { "vhdl/device.vhd" "qsys_unit" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762205965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\"" {  } { { "db/ip/qsys/qsys.v" "i2c_eeprom" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_csr" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632762206051 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632762206051 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632762206051 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632762206052 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632762206052 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632762206052 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_txout" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206222 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1632762206225 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206331 ""}  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762206331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nob1 " "Found entity 1: altsyncram_nob1" {  } { { "db/altsyncram_nob1.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/altsyncram_nob1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762206415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762206415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nob1 qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_nob1:auto_generated " "Elaborating entity \"altsyncram_nob1\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_nob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206441 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1632762206443 "|device|qsys:qsys_unit|altera_avalon_i2c:i2c_eeprom|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762206533 ""}  } { { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762206533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mb1 " "Found entity 1: altsyncram_5mb1" {  } { { "db/altsyncram_5mb1.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/altsyncram_5mb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762206690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762206690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mb1 qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_5mb1:auto_generated " "Elaborating entity \"altsyncram_5mb1\" for hierarchy \"qsys:qsys_unit\|altera_avalon_i2c:i2c_eeprom\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_5mb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_JTAG_UART qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart " "Elaborating entity \"qsys_JTAG_UART\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\"" {  } { { "db/ip/qsys/qsys.v" "jtag_uart" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_JTAG_UART_scfifo_w qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w " "Elaborating entity \"qsys_JTAG_UART_scfifo_w\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\"" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "the_qsys_JTAG_UART_scfifo_w" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762206815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "wfifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762207266 ""}  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762207266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762207340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762207340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762207350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762207350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762207361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762207361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762207434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762207434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762207517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762207517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762207598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762207598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_w:the_qsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_JTAG_UART_scfifo_r qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_r:the_qsys_JTAG_UART_scfifo_r " "Elaborating entity \"qsys_JTAG_UART_scfifo_r\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|qsys_JTAG_UART_scfifo_r:the_qsys_JTAG_UART_scfifo_r\"" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "the_qsys_JTAG_UART_scfifo_r" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762207613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "qsys_JTAG_UART_alt_jtag_atlantic" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762208205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762208256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762208256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762208256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762208256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762208256 ""}  } { { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762208256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762208598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:qsys_unit\|qsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:qsys_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762208944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII qsys:qsys_unit\|qsys_NIOSII:niosii " "Elaborating entity \"qsys_NIOSII\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\"" {  } { { "db/ip/qsys/qsys.v" "niosii" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu " "Elaborating entity \"qsys_NIOSII_cpu\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII.v" "cpu" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_test_bench qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_test_bench:the_qsys_NIOSII_cpu_test_bench " "Elaborating entity \"qsys_NIOSII_cpu_test_bench\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_test_bench:the_qsys_NIOSII_cpu_test_bench\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_test_bench" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_register_bank_a_module qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a " "Elaborating entity \"qsys_NIOSII_cpu_register_bank_a_module\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "qsys_NIOSII_cpu_register_bank_a" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_altsyncram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209356 ""}  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762209356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762209438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762209438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_a_module:qsys_NIOSII_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_register_bank_b_module qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_b_module:qsys_NIOSII_cpu_register_bank_b " "Elaborating entity \"qsys_NIOSII_cpu_register_bank_b_module\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_register_bank_b_module:qsys_NIOSII_cpu_register_bank_b\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "qsys_NIOSII_cpu_register_bank_b" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_debug qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_debug\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_debug" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_altera_std_synchronizer" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762209585 ""}  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762209585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_break qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_break:the_qsys_NIOSII_cpu_nios2_oci_break " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_break\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_break:the_qsys_NIOSII_cpu_nios2_oci_break\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_break" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_xbrk qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_xbrk:the_qsys_NIOSII_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_xbrk\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_xbrk:the_qsys_NIOSII_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_xbrk" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_dbrk qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_dbrk:the_qsys_NIOSII_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_dbrk\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_dbrk:the_qsys_NIOSII_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_dbrk" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_itrace qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_itrace:the_qsys_NIOSII_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_itrace\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_itrace:the_qsys_NIOSII_cpu_nios2_oci_itrace\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_itrace" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_dtrace qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_dtrace:the_qsys_NIOSII_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_dtrace\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_dtrace:the_qsys_NIOSII_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_dtrace" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_td_mode qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_dtrace:the_qsys_NIOSII_cpu_nios2_oci_dtrace\|qsys_NIOSII_cpu_nios2_oci_td_mode:qsys_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_td_mode\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_dtrace:the_qsys_NIOSII_cpu_nios2_oci_dtrace\|qsys_NIOSII_cpu_nios2_oci_td_mode:qsys_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "qsys_NIOSII_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_fifo qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_fifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\|qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\|qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\|qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\|qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\|qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_fifo:the_qsys_NIOSII_cpu_nios2_oci_fifo\|qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc:the_qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_pib qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_pib:the_qsys_NIOSII_cpu_nios2_oci_pib " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_pib\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_pib:the_qsys_NIOSII_cpu_nios2_oci_pib\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_pib" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_oci_im qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_im:the_qsys_NIOSII_cpu_nios2_oci_im " "Elaborating entity \"qsys_NIOSII_cpu_nios2_oci_im\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_im:the_qsys_NIOSII_cpu_nios2_oci_im\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_oci_im" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762209977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_avalon_reg qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_avalon_reg:the_qsys_NIOSII_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_NIOSII_cpu_nios2_avalon_reg\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_avalon_reg:the_qsys_NIOSII_cpu_nios2_avalon_reg\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_avalon_reg" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_nios2_ocimem qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem " "Elaborating entity \"qsys_NIOSII_cpu_nios2_ocimem\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_nios2_ocimem" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_ociram_sp_ram_module qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram " "Elaborating entity \"qsys_NIOSII_cpu_ociram_sp_ram_module\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "qsys_NIOSII_cpu_ociram_sp_ram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_altsyncram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210150 ""}  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762210150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762210234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762210234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_ocimem:the_qsys_NIOSII_cpu_nios2_ocimem\|qsys_NIOSII_cpu_ociram_sp_ram_module:qsys_NIOSII_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_debug_slave_wrapper qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_NIOSII_cpu_debug_slave_wrapper\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "the_qsys_NIOSII_cpu_debug_slave_wrapper" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_debug_slave_tck qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|qsys_NIOSII_cpu_debug_slave_tck:the_qsys_NIOSII_cpu_debug_slave_tck " "Elaborating entity \"qsys_NIOSII_cpu_debug_slave_tck\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|qsys_NIOSII_cpu_debug_slave_tck:the_qsys_NIOSII_cpu_debug_slave_tck\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "the_qsys_NIOSII_cpu_debug_slave_tck" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_NIOSII_cpu_debug_slave_sysclk qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|qsys_NIOSII_cpu_debug_slave_sysclk:the_qsys_NIOSII_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_NIOSII_cpu_debug_slave_sysclk\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|qsys_NIOSII_cpu_debug_slave_sysclk:the_qsys_NIOSII_cpu_debug_slave_sysclk\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "the_qsys_NIOSII_cpu_debug_slave_sysclk" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "qsys_NIOSII_cpu_debug_slave_phy" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\"" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy " "Instantiated megafunction \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762210500 ""}  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762210500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210503 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_debug_slave_wrapper:the_qsys_NIOSII_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_NIOSII_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_PIO_BTN qsys:qsys_unit\|qsys_PIO_BTN:pio_btn " "Elaborating entity \"qsys_PIO_BTN\" for hierarchy \"qsys:qsys_unit\|qsys_PIO_BTN:pio_btn\"" {  } { { "db/ip/qsys/qsys.v" "pio_btn" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_PIO_D7SEG qsys:qsys_unit\|qsys_PIO_D7SEG:pio_d7seg " "Elaborating entity \"qsys_PIO_D7SEG\" for hierarchy \"qsys:qsys_unit\|qsys_PIO_D7SEG:pio_d7seg\"" {  } { { "db/ip/qsys/qsys.v" "pio_d7seg" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_PIO_LED qsys:qsys_unit\|qsys_PIO_LED:pio_led " "Elaborating entity \"qsys_PIO_LED\" for hierarchy \"qsys:qsys_unit\|qsys_PIO_LED:pio_led\"" {  } { { "db/ip/qsys/qsys.v" "pio_led" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_RAM qsys:qsys_unit\|qsys_RAM:ram " "Elaborating entity \"qsys_RAM\" for hierarchy \"qsys:qsys_unit\|qsys_RAM:ram\"" {  } { { "db/ip/qsys/qsys.v" "ram" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_RAM_input_efifo_module qsys:qsys_unit\|qsys_RAM:ram\|qsys_RAM_input_efifo_module:the_qsys_RAM_input_efifo_module " "Elaborating entity \"qsys_RAM_input_efifo_module\" for hierarchy \"qsys:qsys_unit\|qsys_RAM:ram\|qsys_RAM_input_efifo_module:the_qsys_RAM_input_efifo_module\"" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "the_qsys_RAM_input_efifo_module" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_SPI_MASTER qsys:qsys_unit\|qsys_SPI_MASTER:spi_master " "Elaborating entity \"qsys_SPI_MASTER\" for hierarchy \"qsys:qsys_unit\|qsys_SPI_MASTER:spi_master\"" {  } { { "db/ip/qsys/qsys.v" "spi_master" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_SYSID qsys:qsys_unit\|qsys_SYSID:sysid " "Elaborating entity \"qsys_SYSID\" for hierarchy \"qsys:qsys_unit\|qsys_SYSID:sysid\"" {  } { { "db/ip/qsys/qsys.v" "sysid" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_SYS_TIMER qsys:qsys_unit\|qsys_SYS_TIMER:sys_timer " "Elaborating entity \"qsys_SYS_TIMER\" for hierarchy \"qsys:qsys_unit\|qsys_SYS_TIMER:sys_timer\"" {  } { { "db/ip/qsys/qsys.v" "sys_timer" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_TS_TIMER qsys:qsys_unit\|qsys_TS_TIMER:ts_timer " "Elaborating entity \"qsys_TS_TIMER\" for hierarchy \"qsys:qsys_unit\|qsys_TS_TIMER:ts_timer\"" {  } { { "db/ip/qsys/qsys.v" "ts_timer" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_mm_interconnect_0\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/qsys/qsys.v" "mm_interconnect_0" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762210926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_data_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "niosii_data_master_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_instruction_master_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "niosii_instruction_master_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_temp_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_temp_csr_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "i2c_temp_csr_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosii_debug_mem_slave_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "niosii_debug_mem_slave_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "pio_led_s1_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_timer_s1_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "sys_timer_s1_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_master_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_master_spi_control_port_translator\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "spi_master_spi_control_port_translator" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_data_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "niosii_data_master_agent" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:niosii_instruction_master_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "niosii_instruction_master_agent" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762211996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_temp_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_temp_csr_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "i2c_temp_csr_agent_rsp_fifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_agent" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_agent_rsp_fifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_agent_rdata_fifo" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router " "Elaborating entity \"qsys_mm_interconnect_0_router\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router:router\|qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_mm_interconnect_0_router_001\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_001" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_001_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_001:router_001\|qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_mm_interconnect_0_router_002\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_002" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_002_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_002:router_002\|qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_006 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_mm_interconnect_0_router_006\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_006" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_006_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006\|qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_006:router_006\|qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_007 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"qsys_mm_interconnect_0_router_007\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "router_007" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_router_007_default_decode qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_007:router_007\|qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_router_007:router_007\|qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_burst_adapter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:ram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_demux_001 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_cmd_mux_004 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"qsys_mm_interconnect_0_cmd_mux_004\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 3939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762212974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_demux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_rsp_mux_001 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_rsp_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_rsp_width_adapter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762213369 "|device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762213371 "|device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632762213372 "|device|qsys:qsys_unit|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ram_s1_cmd_width_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "ram_s1_cmd_width_adapter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_005 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_irq_mapper qsys:qsys_unit\|qsys_irq_mapper:irq_mapper " "Elaborating entity \"qsys_irq_mapper\" for hierarchy \"qsys:qsys_unit\|qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/qsys/qsys.v" "irq_mapper" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys:qsys_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys:qsys_unit\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/qsys/qsys.v" "rst_controller" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys:qsys_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_7_seg disp_7_seg:disp_7_seg_unit " "Elaborating entity \"disp_7_seg\" for hierarchy \"disp_7_seg:disp_7_seg_unit\"" {  } { { "vhdl/device.vhd" "disp_7_seg_unit" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd " "Elaborating entity \"bin_to_bcd\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "bin2bcd" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit disp_7_seg:disp_7_seg_unit\|digit:digit_1 " "Elaborating entity \"digit\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|digit:digit_1\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "digit_1" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer disp_7_seg:disp_7_seg_unit\|multiplexer:mult " "Elaborating entity \"multiplexer\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|multiplexer:mult\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "mult" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider disp_7_seg:disp_7_seg_unit\|divider:div " "Elaborating entity \"divider\" for hierarchy \"disp_7_seg:disp_7_seg_unit\|divider:div\"" {  } { { "vhdl/7Seg/disp_7_seg.vhd" "div" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762213629 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632762217744 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.27.22:03:44 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl " "2021.09.27.22:03:44 Progress: Loading sld841b482d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762224156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762227435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762227697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762229526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762229919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762230230 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762230578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762230585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762230587 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1632762231281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld841b482d/alt_sld_fab.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762231864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762231864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762232118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762232118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762232120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762232120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762232324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762232324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762232571 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762232571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762232571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/sld841b482d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762232790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762232790 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\|mem " "RAM logic \"qsys:qsys_unit\|qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632762239336 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1632762239336 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Div0" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762243642 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Mod0" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762243642 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Mod1" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762243642 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Div2" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762243642 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Mod2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Mod2" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762243642 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|Div1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "Div1" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762243642 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1632762243642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762243707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762243707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762243707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762243707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762243707 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762243707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/lpm_divide_bkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762243779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762243779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762243790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762243790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q9f " "Found entity 1: alt_u_div_q9f" {  } { { "db/alt_u_div_q9f.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/alt_u_div_q9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762243815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762243815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762243966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762243966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762244091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244091 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762244091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762244372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244372 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762244372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762244431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244431 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762244431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762244689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244689 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762244689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1\"" {  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762244717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1 " "Instantiated megafunction \"disp_7_seg:disp_7_seg_unit\|bin_to_bcd:bin2bcd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1632762244717 ""}  } { { "vhdl/7Seg/bin_to_bcd.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1632762244717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/lpm_divide_1jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632762244884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762244884 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632762246175 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 442 -1 0 } } { "db/ip/qsys/submodules/qsys_SPI_MASTER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SPI_MASTER.v" 243 -1 0 } } { "db/ip/qsys/submodules/qsys_SPI_MASTER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SPI_MASTER.v" 132 -1 0 } } { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 356 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "db/ip/qsys/submodules/qsys_SPI_MASTER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SPI_MASTER.v" 253 -1 0 } } { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2878 -1 0 } } { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 3878 -1 0 } } { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 306 -1 0 } } { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 3500 -1 0 } } { "db/ip/qsys/submodules/qsys_JTAG_UART.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_JTAG_UART.v" 398 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 2099 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_mstfsm.v" 73 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_csr.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "db/ip/qsys/submodules/qsys_SYS_TIMER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SYS_TIMER.v" 167 -1 0 } } { "db/ip/qsys/submodules/qsys_SYS_TIMER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_SYS_TIMER.v" 176 -1 0 } } { "db/ip/qsys/submodules/qsys_TS_TIMER.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_TS_TIMER.v" 167 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1632762246538 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1632762246539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_cke VCC " "Pin \"ram_cke\" is stuck at VCC" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|ram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx GND " "Pin \"uart_tx\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|uart_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hsync GND " "Pin \"vga_hsync\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|vga_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vsync GND " "Pin \"vga_vsync\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|vga_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r GND " "Pin \"vga_r\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|vga_r"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g GND " "Pin \"vga_g\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|vga_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b GND " "Pin \"vga_b\" is stuck at GND" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632762257860 "|device|vga_b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632762257860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762258463 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "400 " "400 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632762264603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/efesxzc/projects/fpga/cycloneiv_eth/output_files/device.map.smsg " "Generated suppressed messages file /home/efesxzc/projects/fpga/cycloneiv_eth/output_files/device.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762265770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632762268665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632762268665 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762269650 "|device|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762269650 "|device|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762269650 "|device|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762269650 "|device|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762269650 "|device|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir " "No output dependent on input pin \"ir\"" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632762269650 "|device|ir"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632762269650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5595 " "Implemented 5595 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632762269651 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632762269651 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1632762269651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5359 " "Implemented 5359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632762269651 ""} { "Info" "ICUT_CUT_TM_RAMS" "148 " "Implemented 148 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1632762269651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632762269651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632762269781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 22:04:29 2021 " "Processing ended: Mon Sep 27 22:04:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632762269781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632762269781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632762269781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632762269781 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632762271441 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1632762271441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632762271453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632762271453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 22:04:30 2021 " "Processing started: Mon Sep 27 22:04:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632762271453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632762271453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_fit --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632762271453 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632762271520 ""}
{ "Info" "0" "" "Project  = device" {  } {  } 0 0 "Project  = device" 0 0 "Fitter" 0 0 1632762271521 ""}
{ "Info" "0" "" "Revision = device" {  } {  } 0 0 "Revision = device" 0 0 "Fitter" 0 0 1632762271521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632762271789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632762271790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "device EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"device\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632762271869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632762272002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632762272002 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632762272362 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632762272371 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632762272852 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632762272852 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632762272852 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632762272852 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632762272890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632762272890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632762272890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632762272890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632762272890 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632762272890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632762272910 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1632762273123 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 83 " "No exact pin location assignment(s) for 9 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1632762273977 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632762275651 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1632762275651 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1632762275768 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.sdc " "Reading SDC File: '/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1632762275798 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] clock " "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762275858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1632762275858 "|device|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Node: disp_7_seg:disp_7_seg_unit\|divider:div\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] is being clocked by disp_7_seg:disp_7_seg_unit\|divider:div\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762275858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1632762275858 "|device|disp_7_seg:disp_7_seg_unit|divider:div|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762275981 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762275981 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762275981 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1632762275981 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1632762275982 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632762275983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632762275983 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1632762275983 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1632762275983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632762277633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_clk~output " "Destination node ram_clk~output" {  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1632762277633 ""}  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632762277633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632762277633 ""}  } { { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632762277633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disp_7_seg:disp_7_seg_unit\|divider:div\|clk  " "Automatically promoted node disp_7_seg:disp_7_seg_unit\|divider:div\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632762277633 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "disp_7_seg:disp_7_seg_unit\|divider:div\|clk~0 " "Destination node disp_7_seg:disp_7_seg_unit\|divider:div\|clk~0" {  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 6945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277633 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1632762277633 ""}  } { { "vhdl/7Seg/divider.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632762277633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632762277634 ""}  } { { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 12569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632762277634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys:qsys_unit\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node qsys:qsys_unit\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_RAM:ram\|active_rnw~3 " "Destination node qsys:qsys_unit\|qsys_RAM:ram\|active_rnw~3" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 6683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_RAM:ram\|active_cs_n~0 " "Destination node qsys:qsys_unit\|qsys_RAM:ram\|active_cs_n~0" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 6729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node qsys:qsys_unit\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 6744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|W_rf_wren " "Destination node qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|W_rf_wren" {  } { { "db/ip/qsys/submodules/qsys_NIOSII_cpu.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 3028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_RAM:ram\|i_refs\[0\] " "Destination node qsys:qsys_unit\|qsys_RAM:ram\|i_refs\[0\]" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_RAM:ram\|i_refs\[2\] " "Destination node qsys:qsys_unit\|qsys_RAM:ram\|i_refs\[2\]" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_RAM:ram\|i_refs\[1\] " "Destination node qsys:qsys_unit\|qsys_RAM:ram\|i_refs\[1\]" {  } { { "db/ip/qsys/submodules/qsys_RAM.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_RAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 1625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/efesxzc/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "qsys:qsys_unit\|qsys_NIOSII:niosii\|qsys_NIOSII_cpu:cpu\|qsys_NIOSII_cpu_nios2_oci:the_qsys_NIOSII_cpu_nios2_oci\|qsys_NIOSII_cpu_nios2_oci_debug:the_qsys_NIOSII_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1632762277634 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1632762277634 ""}  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632762277634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632762279221 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632762279240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632762279242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632762279268 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1632762279345 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1632762279346 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1632762279346 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632762279347 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632762279391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632762279391 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632762279412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632762280938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1632762280960 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1632762280960 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1632762280960 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1632762280960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632762280960 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 4 5 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 4 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1632762281062 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1632762281062 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1632762281062 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 15 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 13 0 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 4 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 3 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632762281063 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1632762281063 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1632762281063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632762281520 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632762281553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632762283674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632762287225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632762287348 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632762290706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632762290706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632762292984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632762297077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632762297077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632762298078 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1632762298078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632762298078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632762298080 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632762298570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632762298675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632762300284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632762300291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632762302424 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632762305044 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1632762305944 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 2.5 V 106 " "Pin sw\[0\] uses I/O standard 2.5 V at 106" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw[0] } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 2.5 V 119 " "Pin sw\[1\] uses I/O standard 2.5 V at 119" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw[1] } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 2.5 V 120 " "Pin sw\[2\] uses I/O standard 2.5 V at 120" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw[2] } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 2.5 V 111 " "Pin sw\[3\] uses I/O standard 2.5 V at 111" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sw[3] } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVTTL 115 " "Pin uart_rx uses I/O standard 3.3-V LVTTL at 115" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { uart_rx } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ir 2.5 V 100 " "Pin ir uses I/O standard 2.5 V at 100" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ir } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ir" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "scl 3.3-V LVTTL 112 " "Pin scl uses I/O standard 3.3-V LVTTL at 112" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { scl } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sda 3.3-V LVTTL 113 " "Pin sda uses I/O standard 3.3-V LVTTL at 113" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sda } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_scl 3.3-V LVTTL 99 " "Pin i2c_scl uses I/O standard 3.3-V LVTTL at 99" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { i2c_scl } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL 98 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at 98" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { i2c_sda } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 2.5 V 23 " "Pin clock uses I/O standard 2.5 V at 23" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clock } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn\[2\] 2.5 V 90 " "Pin btn\[2\] uses I/O standard 2.5 V at 90" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { btn[2] } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn\[2\]" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn\[3\] 2.5 V 91 " "Pin btn\[3\] uses I/O standard 2.5 V at 91" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { btn[3] } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "btn\[3\]" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_irq 3.3-V LVTTL 1 " "Pin enc_irq uses I/O standard 3.3-V LVTTL at 1" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { enc_irq } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "enc_irq" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enc_spi_MISO 3.3-V LVTTL 2 " "Pin enc_spi_MISO uses I/O standard 3.3-V LVTTL at 2" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { enc_spi_MISO } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "enc_spi_MISO" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1632762305995 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1632762305995 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "scl a permanently disabled " "Pin scl has a permanently disabled output enable" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { scl } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632762305997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sda a permanently disabled " "Pin sda has a permanently disabled output enable" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { sda } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sda" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632762305997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_scl a permanently disabled " "Pin i2c_scl has a permanently disabled output enable" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { i2c_scl } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632762305997 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_sda a permanently disabled " "Pin i2c_sda has a permanently disabled output enable" {  } { { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { i2c_sda } } } { "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/efesxzc/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } } { "vhdl/device.vhd" "" { Text "/home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/efesxzc/projects/fpga/cycloneiv_eth/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1632762305997 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1632762305997 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/efesxzc/projects/fpga/cycloneiv_eth/output_files/device.fit.smsg " "Generated suppressed messages file /home/efesxzc/projects/fpga/cycloneiv_eth/output_files/device.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632762306761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632762309330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 22:05:09 2021 " "Processing ended: Mon Sep 27 22:05:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632762309330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632762309330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632762309330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632762309330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632762310997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632762310998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 22:05:10 2021 " "Processing started: Mon Sep 27 22:05:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632762310998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632762310998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_asm --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632762310999 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632762311119 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1632762311119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1632762311531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632762313614 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632762313650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632762313950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 22:05:13 2021 " "Processing ended: Mon Sep 27 22:05:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632762313950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632762313950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632762313950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632762313950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632762314301 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632762315609 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1632762315609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632762315625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632762315626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 22:05:15 2021 " "Processing started: Mon Sep 27 22:05:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632762315626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632762315626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta device -c device " "Command: quartus_sta device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632762315626 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1632762315706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632762316084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632762316085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762316201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762316201 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632762317132 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1632762317132 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632762317255 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.sdc " "Reading SDC File: '/home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/submodules/qsys_NIOSII_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632762317288 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] clock " "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762317384 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632762317384 "|device|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Node: disp_7_seg:disp_7_seg_unit\|divider:div\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] is being clocked by disp_7_seg:disp_7_seg_unit\|divider:div\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762317395 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632762317395 "|device|disp_7_seg:disp_7_seg_unit|divider:div|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762317473 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762317473 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762317473 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632762317473 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632762317485 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632762317516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.279 " "Worst-case setup slack is 45.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.279               0.000 altera_reserved_tck  " "   45.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762317568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762317573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.787 " "Worst-case recovery slack is 47.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.787               0.000 altera_reserved_tck  " "   47.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762317575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.620 " "Worst-case removal slack is 1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.620               0.000 altera_reserved_tck  " "    1.620               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762317577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448               0.000 altera_reserved_tck  " "   49.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762317578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762317578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.743 ns " "Worst Case Available Settling Time: 196.743 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762317696 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632762317696 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632762317715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632762317803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632762320100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] clock " "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762320796 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632762320796 "|device|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Node: disp_7_seg:disp_7_seg_unit\|divider:div\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] is being clocked by disp_7_seg:disp_7_seg_unit\|divider:div\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762320797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632762320797 "|device|disp_7_seg:disp_7_seg_unit|divider:div|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762320809 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762320809 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762320809 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632762320809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.777 " "Worst-case setup slack is 45.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.777               0.000 altera_reserved_tck  " "   45.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762320843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762320855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.091 " "Worst-case recovery slack is 48.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.091               0.000 altera_reserved_tck  " "   48.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762320873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.443 " "Worst-case removal slack is 1.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.443               0.000 altera_reserved_tck  " "    1.443               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762320883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.320 " "Worst-case minimum pulse width slack is 49.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.320               0.000 altera_reserved_tck  " "   49.320               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762320885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762320885 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.989 ns " "Worst Case Available Settling Time: 196.989 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321027 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632762321027 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632762321041 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] clock " "Register qsys:qsys_unit\|qsys_RAM:ram\|m_addr\[0\] is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762321581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632762321581 "|device|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Node: disp_7_seg:disp_7_seg_unit\|divider:div\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] disp_7_seg:disp_7_seg_unit\|divider:div\|clk " "Register disp_7_seg:disp_7_seg_unit\|multiplexer:mult\|cs\[0\] is being clocked by disp_7_seg:disp_7_seg_unit\|divider:div\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632762321581 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632762321581 "|device|disp_7_seg:disp_7_seg_unit|divider:div|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762321591 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762321591 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632762321591 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632762321591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.365 " "Worst-case setup slack is 48.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.365               0.000 altera_reserved_tck  " "   48.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762321609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762321624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.285 " "Worst-case recovery slack is 49.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.285               0.000 altera_reserved_tck  " "   49.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762321629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.672 " "Worst-case removal slack is 0.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 altera_reserved_tck  " "    0.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762321643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.293 " "Worst-case minimum pulse width slack is 49.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632762321647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632762321647 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.619 ns " "Worst Case Available Settling Time: 198.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632762321747 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632762321747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632762322643 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632762322647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632762322842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 22:05:22 2021 " "Processing ended: Mon Sep 27 22:05:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632762322842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632762322842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632762322842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632762322842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1632762324610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632762324611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 22:05:24 2021 " "Processing started: Mon Sep 27 22:05:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632762324611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632762324611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off device -c device " "Command: quartus_eda --read_settings_files=off --write_settings_files=off device -c device" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632762324613 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632762324829 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1632762324829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1632762325437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_85c_slow.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_85c_slow.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762328357 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_0c_slow.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_0c_slow.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762329460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_min_1200mv_0c_fast.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_min_1200mv_0c_fast.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762330634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device.vho /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device.vho in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762331759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_85c_vhd_slow.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_85c_vhd_slow.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762332669 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_8_1200mv_0c_vhd_slow.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_8_1200mv_0c_vhd_slow.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762333585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_min_1200mv_0c_vhd_fast.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_min_1200mv_0c_vhd_fast.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762334523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "device_vhd.sdo /home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/ simulation " "Generated file device_vhd.sdo in folder \"/home/efesxzc/projects/fpga/cycloneiv_eth/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632762335521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632762338003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 22:05:37 2021 " "Processing ended: Mon Sep 27 22:05:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632762338003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632762338003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632762338003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632762338003 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 94 s " "Quartus Prime Full Compilation was successful. 0 errors, 94 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632762338307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632763350926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632763350928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 22:22:30 2021 " "Processing started: Mon Sep 27 22:22:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632763350928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1632763350928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp device -c device --netlist_type=sgate " "Command: quartus_npp device -c device --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1632763350928 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lvds_buf.qip " "Tcl Script File lvds_buf.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lvds_buf.qip " "set_global_assignment -name QIP_FILE lvds_buf.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1632763351059 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1632763351059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1632763351249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 2 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632763354444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 22:22:34 2021 " "Processing ended: Mon Sep 27 22:22:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632763354444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632763354444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632763354444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1632763354444 ""}
