

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1'
================================================================
* Date:           Wed Jan 17 08:24:26 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       36|  50.000 ns|  0.360 us|    5|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_377_1  |        3|       33|         2|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       9|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        0|    -|       4|       1|    -|
|Multiplexer      |        -|    -|       -|      34|    -|
|Register         |        -|    -|      20|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      24|      44|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |               Memory               |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |placement_static_Tile2Level_keys_U  |dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_placement_static_Tile2LevkbM  |        0|  4|   1|    0|    16|    4|     1|           64|
    +------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                               |                                                                                  |        0|  4|   1|    0|    16|    4|     1|           64|
    +------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |tileID_2_fu_92_p2     |         +|   0|  0|   7|           5|           1|
    |icmp_ln378_fu_103_p2  |      icmp|   0|  0|   2|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|   9|           9|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          6|    1|          6|
    |tileID_fu_42  |   9|          2|    5|         10|
    +--------------+----+-----------+-----+-----------+
    |Total         |  34|          8|    6|         16|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  5|   0|    5|          0|
    |empty_reg_124     |  4|   0|    4|          0|
    |tileID_2_reg_133  |  5|   0|    5|          0|
    |tileID_fu_42      |  5|   0|    5|          0|
    |tmp_reg_129       |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 20|   0|   20|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1|  return value|
|curTileStatic      |   in|    4|     ap_none|                                        curTileStatic|        scalar|
|tileID_out         |  out|    4|      ap_vld|                                           tileID_out|       pointer|
|tileID_out_ap_vld  |  out|    1|      ap_vld|                                           tileID_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

