// Seed: 3398512712
module module_0;
  generate
    wire id_1;
  endgenerate
  if (1) begin : LABEL_0
    uwire id_2, id_3 = -1;
  end
  always $display(-1);
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri1  id_2
);
  wire id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    output uwire   id_1,
    output supply1 id_2,
    input  supply1 id_3,
    input  supply1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
