-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_DIT_RN_FFT_stage_spatial_unroll_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_DIT_RN_FFT_stage_spatial_unroll_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln413_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal icmp_ln413_reg_939 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln413_reg_939_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_943_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln423_fu_656_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln423_reg_950_pp0_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_660_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter11_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter12_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter13_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter14_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter15_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter16_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter17_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter18_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter19_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter20_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter21_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter22_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter23_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter24_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter25_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter26_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter27_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter28_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter29_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter30_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter31_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter32_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter33_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter34_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter35_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter36_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter37_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter38_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_955_pp0_iter39_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_reg_960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_960_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_690_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter14_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter15_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter16_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter17_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter18_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter19_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter20_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter21_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter22_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter23_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter24_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter25_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter26_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter27_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter28_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter29_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter30_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter31_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter32_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter33_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter34_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter35_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter36_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter37_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter38_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter39_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_967_pp0_iter40_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln416_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_reg_1052 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_761_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_1057 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_768_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_1063 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_reg_1069 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1074 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln11_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_reg_1079 : STD_LOGIC_VECTOR (0 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_reg_1087 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1092 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1_reg_1097 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1_reg_1102 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1_reg_1107 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1_reg_1112 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1117 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1122 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1_reg_1127 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1_reg_1132 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1137 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1_reg_1147 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1_reg_1152 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_fu_780_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1157_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_fu_785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1163_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_fu_790_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1169_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_fu_797_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_1177_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_804_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1185 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_fu_824_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_1191_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_fu_830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1197 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_fu_836_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_1203_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_22_fu_842_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_22_reg_1209 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_551_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_reg_1215 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_1220 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ad_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_5_reg_1235 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_5_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ad_5_reg_1245 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_581_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_5_reg_1250 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_1260 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_13_fu_877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_15_reg_1270 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_15_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_real_reg_1282 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_imag_reg_1287 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_525_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_1292 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_1292_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_1297 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_1297_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_real_5_reg_1302 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_539_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_imag_5_reg_1307 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_5_reg_1312 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_5_reg_1312_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_547_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_5_reg_1317 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_5_reg_1317_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln416145_phi_fu_468_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_d1_real_14_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln426_1_fu_678_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_1_fu_708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln426_fu_887_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten142_fu_148 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln413_4_fu_608_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten142_load : STD_LOGIC_VECTOR (4 downto 0);
    signal m143_fu_152 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal m_fu_642_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k144_fu_156 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal k_fu_720_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln413146_fu_160 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln413_fu_740_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local : STD_LOGIC;
    signal select_ln413_fu_634_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln8_1_fu_700_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_726_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln_fu_811_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln11_1_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln17_fu_848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_851_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln17_fu_865_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_869_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_881_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln8_fu_895_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_499_ce : STD_LOGIC;
    signal grp_fu_503_ce : STD_LOGIC;
    signal grp_fu_507_ce : STD_LOGIC;
    signal grp_fu_511_ce : STD_LOGIC;
    signal grp_fu_515_ce : STD_LOGIC;
    signal grp_fu_520_ce : STD_LOGIC;
    signal grp_fu_525_ce : STD_LOGIC;
    signal grp_fu_530_ce : STD_LOGIC;
    signal grp_fu_535_ce : STD_LOGIC;
    signal grp_fu_539_ce : STD_LOGIC;
    signal grp_fu_543_ce : STD_LOGIC;
    signal grp_fu_547_ce : STD_LOGIC;
    signal grp_fu_551_ce : STD_LOGIC;
    signal grp_fu_555_ce : STD_LOGIC;
    signal grp_fu_559_ce : STD_LOGIC;
    signal grp_fu_563_ce : STD_LOGIC;
    signal grp_fu_567_ce : STD_LOGIC;
    signal grp_fu_571_ce : STD_LOGIC;
    signal grp_fu_576_ce : STD_LOGIC;
    signal grp_fu_581_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_1069 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_14_no_dsp_1_U78 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ac_reg_1215,
        din1 => bd_reg_1220,
        ce => grp_fu_499_ce,
        dout => grp_fu_499_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U79 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ad_reg_1225,
        din1 => bc_reg_1230,
        ce => grp_fu_503_ce,
        dout => grp_fu_503_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U80 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ac_5_reg_1235,
        din1 => bd_5_reg_1240,
        ce => grp_fu_507_ce,
        dout => grp_fu_507_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U81 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ad_5_reg_1245,
        din1 => bc_5_reg_1250,
        ce => grp_fu_511_ce,
        dout => grp_fu_511_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U82 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_real_reg_1157_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_real_14_reg_475,
        ce => grp_fu_515_ce,
        dout => grp_fu_515_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U83 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_imag_reg_1163_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_imag_14_reg_487,
        ce => grp_fu_520_ce,
        dout => grp_fu_520_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U84 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_real_reg_1157_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_real_14_reg_475,
        ce => grp_fu_525_ce,
        dout => grp_fu_525_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U85 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_imag_reg_1163_pp0_iter25_reg,
        din1 => ap_phi_reg_pp0_iter26_d1_imag_14_reg_487,
        ce => grp_fu_530_ce,
        dout => grp_fu_530_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U86 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln11_reg_1191_pp0_iter25_reg,
        din1 => d1_real_15_reg_1270,
        ce => grp_fu_535_ce,
        dout => grp_fu_535_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U87 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln11_2_reg_1203_pp0_iter25_reg,
        din1 => d1_imag_15_reg_1276,
        ce => grp_fu_539_ce,
        dout => grp_fu_539_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U88 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln11_reg_1191_pp0_iter25_reg,
        din1 => d1_real_15_reg_1270,
        ce => grp_fu_543_ce,
        dout => grp_fu_543_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U89 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln11_2_reg_1203_pp0_iter25_reg,
        din1 => d1_imag_15_reg_1276,
        ce => grp_fu_547_ce,
        dout => grp_fu_547_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U90 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_fu_790_p3,
        din1 => c_reg_1057,
        ce => grp_fu_551_ce,
        dout => grp_fu_551_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U91 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_real_13_fu_797_p3,
        din1 => d_reg_1063,
        ce => grp_fu_555_ce,
        dout => grp_fu_555_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U92 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => a_fu_790_p3,
        din1 => d_reg_1063,
        ce => grp_fu_559_ce,
        dout => grp_fu_559_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U93 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_real_13_fu_797_p3,
        din1 => c_reg_1057,
        ce => grp_fu_563_ce,
        dout => grp_fu_563_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U94 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_reg_1197,
        din1 => tw_reg_1185,
        ce => grp_fu_567_ce,
        dout => grp_fu_567_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U95 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_22_reg_1209,
        din1 => ap_const_lv32_BF3504F3,
        ce => grp_fu_571_ce,
        dout => grp_fu_571_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U96 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_reg_1197,
        din1 => ap_const_lv32_BF3504F3,
        ce => grp_fu_576_ce,
        dout => grp_fu_576_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U97 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_22_reg_1209,
        din1 => tw_reg_1185,
        ce => grp_fu_581_ce,
        dout => grp_fu_581_p2);

    flow_control_loop_delay_pipe_U : component FFT_DIT_RN_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter41_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    add_ln413146_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1))) then 
                    add_ln413146_fu_160 <= ap_const_lv8_8;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add_ln413146_fu_160 <= add_ln413_fu_740_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter41_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter40_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter41_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter26_d1_imag_14_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((not((trunc_ln423_reg_950_pp0_iter24_reg = ap_const_lv2_0)) and not((trunc_ln423_reg_950_pp0_iter24_reg = ap_const_lv2_2)))) then 
                    ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 <= d1_imag_reg_1260;
                elsif ((trunc_ln423_reg_950_pp0_iter24_reg = ap_const_lv2_2)) then 
                    ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 <= d1_imag_13_fu_877_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter26_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter25_d1_imag_14_reg_487;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter26_d1_real_14_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((not((trunc_ln423_reg_950_pp0_iter24_reg = ap_const_lv2_0)) and not((trunc_ln423_reg_950_pp0_iter24_reg = ap_const_lv2_2)))) then 
                    ap_phi_reg_pp0_iter26_d1_real_14_reg_475 <= d1_real_reg_1255;
                elsif ((trunc_ln423_reg_950_pp0_iter24_reg = ap_const_lv2_2)) then 
                    ap_phi_reg_pp0_iter26_d1_real_14_reg_475 <= d1_real_13_reg_1177_pp0_iter24_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter26_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter25_d1_real_14_reg_475;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_imag_14_reg_487_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((trunc_ln423_reg_950_pp0_iter2_reg = ap_const_lv2_0)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_14_reg_487 <= d1_real_13_fu_797_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter3_d1_imag_14_reg_487;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_real_14_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((trunc_ln423_reg_950_pp0_iter2_reg = ap_const_lv2_0)) then 
                    ap_phi_reg_pp0_iter4_d1_real_14_reg_475 <= a_fu_790_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter3_d1_real_14_reg_475;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten142_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1069)) then
                indvar_flatten142_fu_148 <= add_ln413_4_fu_608_p2;
            end if;
        end if;
    end process;

    k144_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1))) then 
                    k144_fu_156 <= ap_const_lv3_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    k144_fu_156 <= k_fu_720_p2;
                end if;
            end if; 
        end if;
    end process;

    m143_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_start_int = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1))) then 
                    m143_fu_152 <= ap_const_lv8_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    m143_fu_152 <= m_fu_642_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1_reg_1097 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_reg_1069 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1_reg_1127 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1117 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1_reg_1102 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1074 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1_reg_1132 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1122 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1_reg_1107 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_reg_1087 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1_reg_1147 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1137 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1_reg_1112 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1092 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1_reg_1152 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1142 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_q1;
                ap_phi_reg_pp0_iter3_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter2_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter3_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter2_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                a_reg_1169 <= a_fu_790_p3;
                a_reg_1169_pp0_iter10_reg <= a_reg_1169_pp0_iter9_reg;
                a_reg_1169_pp0_iter11_reg <= a_reg_1169_pp0_iter10_reg;
                a_reg_1169_pp0_iter12_reg <= a_reg_1169_pp0_iter11_reg;
                a_reg_1169_pp0_iter13_reg <= a_reg_1169_pp0_iter12_reg;
                a_reg_1169_pp0_iter14_reg <= a_reg_1169_pp0_iter13_reg;
                a_reg_1169_pp0_iter15_reg <= a_reg_1169_pp0_iter14_reg;
                a_reg_1169_pp0_iter16_reg <= a_reg_1169_pp0_iter15_reg;
                a_reg_1169_pp0_iter17_reg <= a_reg_1169_pp0_iter16_reg;
                a_reg_1169_pp0_iter18_reg <= a_reg_1169_pp0_iter17_reg;
                a_reg_1169_pp0_iter19_reg <= a_reg_1169_pp0_iter18_reg;
                a_reg_1169_pp0_iter20_reg <= a_reg_1169_pp0_iter19_reg;
                a_reg_1169_pp0_iter21_reg <= a_reg_1169_pp0_iter20_reg;
                a_reg_1169_pp0_iter22_reg <= a_reg_1169_pp0_iter21_reg;
                a_reg_1169_pp0_iter23_reg <= a_reg_1169_pp0_iter22_reg;
                a_reg_1169_pp0_iter24_reg <= a_reg_1169_pp0_iter23_reg;
                a_reg_1169_pp0_iter4_reg <= a_reg_1169;
                a_reg_1169_pp0_iter5_reg <= a_reg_1169_pp0_iter4_reg;
                a_reg_1169_pp0_iter6_reg <= a_reg_1169_pp0_iter5_reg;
                a_reg_1169_pp0_iter7_reg <= a_reg_1169_pp0_iter6_reg;
                a_reg_1169_pp0_iter8_reg <= a_reg_1169_pp0_iter7_reg;
                a_reg_1169_pp0_iter9_reg <= a_reg_1169_pp0_iter8_reg;
                ac_5_reg_1235 <= grp_fu_567_p2;
                ac_reg_1215 <= grp_fu_551_p2;
                ad_5_reg_1245 <= grp_fu_576_p2;
                ad_reg_1225 <= grp_fu_559_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bc_5_reg_1250 <= grp_fu_581_p2;
                bc_reg_1230 <= grp_fu_563_p2;
                bd_5_reg_1240 <= grp_fu_571_p2;
                bd_reg_1220 <= grp_fu_555_p2;
                    c_reg_1057(1) <= c_fu_761_p3(1);    c_reg_1057(5 downto 4) <= c_fu_761_p3(5 downto 4);    c_reg_1057(8) <= c_fu_761_p3(8);    c_reg_1057(13 downto 12) <= c_fu_761_p3(13 downto 12);    c_reg_1057(16) <= c_fu_761_p3(16);    c_reg_1057(19 downto 18) <= c_fu_761_p3(19 downto 18);    c_reg_1057(25 downto 24) <= c_fu_761_p3(25 downto 24);    c_reg_1057(28 downto 27) <= c_fu_761_p3(28 downto 27);
                d0_imag_reg_1163 <= d0_imag_fu_785_p3;
                d0_imag_reg_1163_pp0_iter10_reg <= d0_imag_reg_1163_pp0_iter9_reg;
                d0_imag_reg_1163_pp0_iter11_reg <= d0_imag_reg_1163_pp0_iter10_reg;
                d0_imag_reg_1163_pp0_iter12_reg <= d0_imag_reg_1163_pp0_iter11_reg;
                d0_imag_reg_1163_pp0_iter13_reg <= d0_imag_reg_1163_pp0_iter12_reg;
                d0_imag_reg_1163_pp0_iter14_reg <= d0_imag_reg_1163_pp0_iter13_reg;
                d0_imag_reg_1163_pp0_iter15_reg <= d0_imag_reg_1163_pp0_iter14_reg;
                d0_imag_reg_1163_pp0_iter16_reg <= d0_imag_reg_1163_pp0_iter15_reg;
                d0_imag_reg_1163_pp0_iter17_reg <= d0_imag_reg_1163_pp0_iter16_reg;
                d0_imag_reg_1163_pp0_iter18_reg <= d0_imag_reg_1163_pp0_iter17_reg;
                d0_imag_reg_1163_pp0_iter19_reg <= d0_imag_reg_1163_pp0_iter18_reg;
                d0_imag_reg_1163_pp0_iter20_reg <= d0_imag_reg_1163_pp0_iter19_reg;
                d0_imag_reg_1163_pp0_iter21_reg <= d0_imag_reg_1163_pp0_iter20_reg;
                d0_imag_reg_1163_pp0_iter22_reg <= d0_imag_reg_1163_pp0_iter21_reg;
                d0_imag_reg_1163_pp0_iter23_reg <= d0_imag_reg_1163_pp0_iter22_reg;
                d0_imag_reg_1163_pp0_iter24_reg <= d0_imag_reg_1163_pp0_iter23_reg;
                d0_imag_reg_1163_pp0_iter25_reg <= d0_imag_reg_1163_pp0_iter24_reg;
                d0_imag_reg_1163_pp0_iter4_reg <= d0_imag_reg_1163;
                d0_imag_reg_1163_pp0_iter5_reg <= d0_imag_reg_1163_pp0_iter4_reg;
                d0_imag_reg_1163_pp0_iter6_reg <= d0_imag_reg_1163_pp0_iter5_reg;
                d0_imag_reg_1163_pp0_iter7_reg <= d0_imag_reg_1163_pp0_iter6_reg;
                d0_imag_reg_1163_pp0_iter8_reg <= d0_imag_reg_1163_pp0_iter7_reg;
                d0_imag_reg_1163_pp0_iter9_reg <= d0_imag_reg_1163_pp0_iter8_reg;
                d0_real_reg_1157 <= d0_real_fu_780_p3;
                d0_real_reg_1157_pp0_iter10_reg <= d0_real_reg_1157_pp0_iter9_reg;
                d0_real_reg_1157_pp0_iter11_reg <= d0_real_reg_1157_pp0_iter10_reg;
                d0_real_reg_1157_pp0_iter12_reg <= d0_real_reg_1157_pp0_iter11_reg;
                d0_real_reg_1157_pp0_iter13_reg <= d0_real_reg_1157_pp0_iter12_reg;
                d0_real_reg_1157_pp0_iter14_reg <= d0_real_reg_1157_pp0_iter13_reg;
                d0_real_reg_1157_pp0_iter15_reg <= d0_real_reg_1157_pp0_iter14_reg;
                d0_real_reg_1157_pp0_iter16_reg <= d0_real_reg_1157_pp0_iter15_reg;
                d0_real_reg_1157_pp0_iter17_reg <= d0_real_reg_1157_pp0_iter16_reg;
                d0_real_reg_1157_pp0_iter18_reg <= d0_real_reg_1157_pp0_iter17_reg;
                d0_real_reg_1157_pp0_iter19_reg <= d0_real_reg_1157_pp0_iter18_reg;
                d0_real_reg_1157_pp0_iter20_reg <= d0_real_reg_1157_pp0_iter19_reg;
                d0_real_reg_1157_pp0_iter21_reg <= d0_real_reg_1157_pp0_iter20_reg;
                d0_real_reg_1157_pp0_iter22_reg <= d0_real_reg_1157_pp0_iter21_reg;
                d0_real_reg_1157_pp0_iter23_reg <= d0_real_reg_1157_pp0_iter22_reg;
                d0_real_reg_1157_pp0_iter24_reg <= d0_real_reg_1157_pp0_iter23_reg;
                d0_real_reg_1157_pp0_iter25_reg <= d0_real_reg_1157_pp0_iter24_reg;
                d0_real_reg_1157_pp0_iter4_reg <= d0_real_reg_1157;
                d0_real_reg_1157_pp0_iter5_reg <= d0_real_reg_1157_pp0_iter4_reg;
                d0_real_reg_1157_pp0_iter6_reg <= d0_real_reg_1157_pp0_iter5_reg;
                d0_real_reg_1157_pp0_iter7_reg <= d0_real_reg_1157_pp0_iter6_reg;
                d0_real_reg_1157_pp0_iter8_reg <= d0_real_reg_1157_pp0_iter7_reg;
                d0_real_reg_1157_pp0_iter9_reg <= d0_real_reg_1157_pp0_iter8_reg;
                d1_22_reg_1209 <= d1_22_fu_842_p3;
                d1_imag_15_reg_1276 <= grp_fu_511_p2;
                d1_imag_reg_1260 <= grp_fu_503_p2;
                d1_real_13_reg_1177 <= d1_real_13_fu_797_p3;
                d1_real_13_reg_1177_pp0_iter10_reg <= d1_real_13_reg_1177_pp0_iter9_reg;
                d1_real_13_reg_1177_pp0_iter11_reg <= d1_real_13_reg_1177_pp0_iter10_reg;
                d1_real_13_reg_1177_pp0_iter12_reg <= d1_real_13_reg_1177_pp0_iter11_reg;
                d1_real_13_reg_1177_pp0_iter13_reg <= d1_real_13_reg_1177_pp0_iter12_reg;
                d1_real_13_reg_1177_pp0_iter14_reg <= d1_real_13_reg_1177_pp0_iter13_reg;
                d1_real_13_reg_1177_pp0_iter15_reg <= d1_real_13_reg_1177_pp0_iter14_reg;
                d1_real_13_reg_1177_pp0_iter16_reg <= d1_real_13_reg_1177_pp0_iter15_reg;
                d1_real_13_reg_1177_pp0_iter17_reg <= d1_real_13_reg_1177_pp0_iter16_reg;
                d1_real_13_reg_1177_pp0_iter18_reg <= d1_real_13_reg_1177_pp0_iter17_reg;
                d1_real_13_reg_1177_pp0_iter19_reg <= d1_real_13_reg_1177_pp0_iter18_reg;
                d1_real_13_reg_1177_pp0_iter20_reg <= d1_real_13_reg_1177_pp0_iter19_reg;
                d1_real_13_reg_1177_pp0_iter21_reg <= d1_real_13_reg_1177_pp0_iter20_reg;
                d1_real_13_reg_1177_pp0_iter22_reg <= d1_real_13_reg_1177_pp0_iter21_reg;
                d1_real_13_reg_1177_pp0_iter23_reg <= d1_real_13_reg_1177_pp0_iter22_reg;
                d1_real_13_reg_1177_pp0_iter24_reg <= d1_real_13_reg_1177_pp0_iter23_reg;
                d1_real_13_reg_1177_pp0_iter4_reg <= d1_real_13_reg_1177;
                d1_real_13_reg_1177_pp0_iter5_reg <= d1_real_13_reg_1177_pp0_iter4_reg;
                d1_real_13_reg_1177_pp0_iter6_reg <= d1_real_13_reg_1177_pp0_iter5_reg;
                d1_real_13_reg_1177_pp0_iter7_reg <= d1_real_13_reg_1177_pp0_iter6_reg;
                d1_real_13_reg_1177_pp0_iter8_reg <= d1_real_13_reg_1177_pp0_iter7_reg;
                d1_real_13_reg_1177_pp0_iter9_reg <= d1_real_13_reg_1177_pp0_iter8_reg;
                d1_real_15_reg_1270 <= grp_fu_507_p2;
                d1_real_reg_1255 <= grp_fu_499_p2;
                d1_reg_1197 <= d1_fu_830_p3;
                d2_imag_5_reg_1307 <= grp_fu_539_p2;
                d2_imag_reg_1287 <= grp_fu_520_p2;
                d2_real_5_reg_1302 <= grp_fu_535_p2;
                d2_real_reg_1282 <= grp_fu_515_p2;
                d3_imag_5_reg_1317 <= grp_fu_547_p2;
                d3_imag_5_reg_1317_pp0_iter40_reg <= d3_imag_5_reg_1317;
                d3_imag_reg_1297 <= grp_fu_530_p2;
                d3_imag_reg_1297_pp0_iter40_reg <= d3_imag_reg_1297;
                d3_real_5_reg_1312 <= grp_fu_543_p2;
                d3_real_5_reg_1312_pp0_iter40_reg <= d3_real_5_reg_1312;
                d3_real_reg_1292 <= grp_fu_525_p2;
                d3_real_reg_1292_pp0_iter40_reg <= d3_real_reg_1292;
                    d_reg_1063(29 downto 23) <= d_fu_768_p3(29 downto 23);
                empty_reg_943_pp0_iter2_reg <= empty_reg_943;
                icmp_ln11_reg_1079 <= icmp_ln11_fu_775_p2;
                select_ln11_2_reg_1203 <= select_ln11_2_fu_836_p3;
                select_ln11_2_reg_1203_pp0_iter10_reg <= select_ln11_2_reg_1203_pp0_iter9_reg;
                select_ln11_2_reg_1203_pp0_iter11_reg <= select_ln11_2_reg_1203_pp0_iter10_reg;
                select_ln11_2_reg_1203_pp0_iter12_reg <= select_ln11_2_reg_1203_pp0_iter11_reg;
                select_ln11_2_reg_1203_pp0_iter13_reg <= select_ln11_2_reg_1203_pp0_iter12_reg;
                select_ln11_2_reg_1203_pp0_iter14_reg <= select_ln11_2_reg_1203_pp0_iter13_reg;
                select_ln11_2_reg_1203_pp0_iter15_reg <= select_ln11_2_reg_1203_pp0_iter14_reg;
                select_ln11_2_reg_1203_pp0_iter16_reg <= select_ln11_2_reg_1203_pp0_iter15_reg;
                select_ln11_2_reg_1203_pp0_iter17_reg <= select_ln11_2_reg_1203_pp0_iter16_reg;
                select_ln11_2_reg_1203_pp0_iter18_reg <= select_ln11_2_reg_1203_pp0_iter17_reg;
                select_ln11_2_reg_1203_pp0_iter19_reg <= select_ln11_2_reg_1203_pp0_iter18_reg;
                select_ln11_2_reg_1203_pp0_iter20_reg <= select_ln11_2_reg_1203_pp0_iter19_reg;
                select_ln11_2_reg_1203_pp0_iter21_reg <= select_ln11_2_reg_1203_pp0_iter20_reg;
                select_ln11_2_reg_1203_pp0_iter22_reg <= select_ln11_2_reg_1203_pp0_iter21_reg;
                select_ln11_2_reg_1203_pp0_iter23_reg <= select_ln11_2_reg_1203_pp0_iter22_reg;
                select_ln11_2_reg_1203_pp0_iter24_reg <= select_ln11_2_reg_1203_pp0_iter23_reg;
                select_ln11_2_reg_1203_pp0_iter25_reg <= select_ln11_2_reg_1203_pp0_iter24_reg;
                select_ln11_2_reg_1203_pp0_iter4_reg <= select_ln11_2_reg_1203;
                select_ln11_2_reg_1203_pp0_iter5_reg <= select_ln11_2_reg_1203_pp0_iter4_reg;
                select_ln11_2_reg_1203_pp0_iter6_reg <= select_ln11_2_reg_1203_pp0_iter5_reg;
                select_ln11_2_reg_1203_pp0_iter7_reg <= select_ln11_2_reg_1203_pp0_iter6_reg;
                select_ln11_2_reg_1203_pp0_iter8_reg <= select_ln11_2_reg_1203_pp0_iter7_reg;
                select_ln11_2_reg_1203_pp0_iter9_reg <= select_ln11_2_reg_1203_pp0_iter8_reg;
                select_ln11_reg_1191 <= select_ln11_fu_824_p3;
                select_ln11_reg_1191_pp0_iter10_reg <= select_ln11_reg_1191_pp0_iter9_reg;
                select_ln11_reg_1191_pp0_iter11_reg <= select_ln11_reg_1191_pp0_iter10_reg;
                select_ln11_reg_1191_pp0_iter12_reg <= select_ln11_reg_1191_pp0_iter11_reg;
                select_ln11_reg_1191_pp0_iter13_reg <= select_ln11_reg_1191_pp0_iter12_reg;
                select_ln11_reg_1191_pp0_iter14_reg <= select_ln11_reg_1191_pp0_iter13_reg;
                select_ln11_reg_1191_pp0_iter15_reg <= select_ln11_reg_1191_pp0_iter14_reg;
                select_ln11_reg_1191_pp0_iter16_reg <= select_ln11_reg_1191_pp0_iter15_reg;
                select_ln11_reg_1191_pp0_iter17_reg <= select_ln11_reg_1191_pp0_iter16_reg;
                select_ln11_reg_1191_pp0_iter18_reg <= select_ln11_reg_1191_pp0_iter17_reg;
                select_ln11_reg_1191_pp0_iter19_reg <= select_ln11_reg_1191_pp0_iter18_reg;
                select_ln11_reg_1191_pp0_iter20_reg <= select_ln11_reg_1191_pp0_iter19_reg;
                select_ln11_reg_1191_pp0_iter21_reg <= select_ln11_reg_1191_pp0_iter20_reg;
                select_ln11_reg_1191_pp0_iter22_reg <= select_ln11_reg_1191_pp0_iter21_reg;
                select_ln11_reg_1191_pp0_iter23_reg <= select_ln11_reg_1191_pp0_iter22_reg;
                select_ln11_reg_1191_pp0_iter24_reg <= select_ln11_reg_1191_pp0_iter23_reg;
                select_ln11_reg_1191_pp0_iter25_reg <= select_ln11_reg_1191_pp0_iter24_reg;
                select_ln11_reg_1191_pp0_iter4_reg <= select_ln11_reg_1191;
                select_ln11_reg_1191_pp0_iter5_reg <= select_ln11_reg_1191_pp0_iter4_reg;
                select_ln11_reg_1191_pp0_iter6_reg <= select_ln11_reg_1191_pp0_iter5_reg;
                select_ln11_reg_1191_pp0_iter7_reg <= select_ln11_reg_1191_pp0_iter6_reg;
                select_ln11_reg_1191_pp0_iter8_reg <= select_ln11_reg_1191_pp0_iter7_reg;
                select_ln11_reg_1191_pp0_iter9_reg <= select_ln11_reg_1191_pp0_iter8_reg;
                tmp_5_reg_960_pp0_iter10_reg <= tmp_5_reg_960_pp0_iter9_reg;
                tmp_5_reg_960_pp0_iter11_reg <= tmp_5_reg_960_pp0_iter10_reg;
                tmp_5_reg_960_pp0_iter12_reg <= tmp_5_reg_960_pp0_iter11_reg;
                tmp_5_reg_960_pp0_iter13_reg <= tmp_5_reg_960_pp0_iter12_reg;
                tmp_5_reg_960_pp0_iter14_reg <= tmp_5_reg_960_pp0_iter13_reg;
                tmp_5_reg_960_pp0_iter15_reg <= tmp_5_reg_960_pp0_iter14_reg;
                tmp_5_reg_960_pp0_iter16_reg <= tmp_5_reg_960_pp0_iter15_reg;
                tmp_5_reg_960_pp0_iter17_reg <= tmp_5_reg_960_pp0_iter16_reg;
                tmp_5_reg_960_pp0_iter18_reg <= tmp_5_reg_960_pp0_iter17_reg;
                tmp_5_reg_960_pp0_iter19_reg <= tmp_5_reg_960_pp0_iter18_reg;
                tmp_5_reg_960_pp0_iter20_reg <= tmp_5_reg_960_pp0_iter19_reg;
                tmp_5_reg_960_pp0_iter21_reg <= tmp_5_reg_960_pp0_iter20_reg;
                tmp_5_reg_960_pp0_iter22_reg <= tmp_5_reg_960_pp0_iter21_reg;
                tmp_5_reg_960_pp0_iter23_reg <= tmp_5_reg_960_pp0_iter22_reg;
                tmp_5_reg_960_pp0_iter24_reg <= tmp_5_reg_960_pp0_iter23_reg;
                tmp_5_reg_960_pp0_iter25_reg <= tmp_5_reg_960_pp0_iter24_reg;
                tmp_5_reg_960_pp0_iter26_reg <= tmp_5_reg_960_pp0_iter25_reg;
                tmp_5_reg_960_pp0_iter27_reg <= tmp_5_reg_960_pp0_iter26_reg;
                tmp_5_reg_960_pp0_iter28_reg <= tmp_5_reg_960_pp0_iter27_reg;
                tmp_5_reg_960_pp0_iter29_reg <= tmp_5_reg_960_pp0_iter28_reg;
                tmp_5_reg_960_pp0_iter2_reg <= tmp_5_reg_960;
                tmp_5_reg_960_pp0_iter30_reg <= tmp_5_reg_960_pp0_iter29_reg;
                tmp_5_reg_960_pp0_iter31_reg <= tmp_5_reg_960_pp0_iter30_reg;
                tmp_5_reg_960_pp0_iter32_reg <= tmp_5_reg_960_pp0_iter31_reg;
                tmp_5_reg_960_pp0_iter33_reg <= tmp_5_reg_960_pp0_iter32_reg;
                tmp_5_reg_960_pp0_iter34_reg <= tmp_5_reg_960_pp0_iter33_reg;
                tmp_5_reg_960_pp0_iter35_reg <= tmp_5_reg_960_pp0_iter34_reg;
                tmp_5_reg_960_pp0_iter36_reg <= tmp_5_reg_960_pp0_iter35_reg;
                tmp_5_reg_960_pp0_iter37_reg <= tmp_5_reg_960_pp0_iter36_reg;
                tmp_5_reg_960_pp0_iter38_reg <= tmp_5_reg_960_pp0_iter37_reg;
                tmp_5_reg_960_pp0_iter39_reg <= tmp_5_reg_960_pp0_iter38_reg;
                tmp_5_reg_960_pp0_iter3_reg <= tmp_5_reg_960_pp0_iter2_reg;
                tmp_5_reg_960_pp0_iter40_reg <= tmp_5_reg_960_pp0_iter39_reg;
                tmp_5_reg_960_pp0_iter4_reg <= tmp_5_reg_960_pp0_iter3_reg;
                tmp_5_reg_960_pp0_iter5_reg <= tmp_5_reg_960_pp0_iter4_reg;
                tmp_5_reg_960_pp0_iter6_reg <= tmp_5_reg_960_pp0_iter5_reg;
                tmp_5_reg_960_pp0_iter7_reg <= tmp_5_reg_960_pp0_iter6_reg;
                tmp_5_reg_960_pp0_iter8_reg <= tmp_5_reg_960_pp0_iter7_reg;
                tmp_5_reg_960_pp0_iter9_reg <= tmp_5_reg_960_pp0_iter8_reg;
                tmp_reg_955_pp0_iter10_reg <= tmp_reg_955_pp0_iter9_reg;
                tmp_reg_955_pp0_iter11_reg <= tmp_reg_955_pp0_iter10_reg;
                tmp_reg_955_pp0_iter12_reg <= tmp_reg_955_pp0_iter11_reg;
                tmp_reg_955_pp0_iter13_reg <= tmp_reg_955_pp0_iter12_reg;
                tmp_reg_955_pp0_iter14_reg <= tmp_reg_955_pp0_iter13_reg;
                tmp_reg_955_pp0_iter15_reg <= tmp_reg_955_pp0_iter14_reg;
                tmp_reg_955_pp0_iter16_reg <= tmp_reg_955_pp0_iter15_reg;
                tmp_reg_955_pp0_iter17_reg <= tmp_reg_955_pp0_iter16_reg;
                tmp_reg_955_pp0_iter18_reg <= tmp_reg_955_pp0_iter17_reg;
                tmp_reg_955_pp0_iter19_reg <= tmp_reg_955_pp0_iter18_reg;
                tmp_reg_955_pp0_iter20_reg <= tmp_reg_955_pp0_iter19_reg;
                tmp_reg_955_pp0_iter21_reg <= tmp_reg_955_pp0_iter20_reg;
                tmp_reg_955_pp0_iter22_reg <= tmp_reg_955_pp0_iter21_reg;
                tmp_reg_955_pp0_iter23_reg <= tmp_reg_955_pp0_iter22_reg;
                tmp_reg_955_pp0_iter24_reg <= tmp_reg_955_pp0_iter23_reg;
                tmp_reg_955_pp0_iter25_reg <= tmp_reg_955_pp0_iter24_reg;
                tmp_reg_955_pp0_iter26_reg <= tmp_reg_955_pp0_iter25_reg;
                tmp_reg_955_pp0_iter27_reg <= tmp_reg_955_pp0_iter26_reg;
                tmp_reg_955_pp0_iter28_reg <= tmp_reg_955_pp0_iter27_reg;
                tmp_reg_955_pp0_iter29_reg <= tmp_reg_955_pp0_iter28_reg;
                tmp_reg_955_pp0_iter2_reg <= tmp_reg_955;
                tmp_reg_955_pp0_iter30_reg <= tmp_reg_955_pp0_iter29_reg;
                tmp_reg_955_pp0_iter31_reg <= tmp_reg_955_pp0_iter30_reg;
                tmp_reg_955_pp0_iter32_reg <= tmp_reg_955_pp0_iter31_reg;
                tmp_reg_955_pp0_iter33_reg <= tmp_reg_955_pp0_iter32_reg;
                tmp_reg_955_pp0_iter34_reg <= tmp_reg_955_pp0_iter33_reg;
                tmp_reg_955_pp0_iter35_reg <= tmp_reg_955_pp0_iter34_reg;
                tmp_reg_955_pp0_iter36_reg <= tmp_reg_955_pp0_iter35_reg;
                tmp_reg_955_pp0_iter37_reg <= tmp_reg_955_pp0_iter36_reg;
                tmp_reg_955_pp0_iter38_reg <= tmp_reg_955_pp0_iter37_reg;
                tmp_reg_955_pp0_iter39_reg <= tmp_reg_955_pp0_iter38_reg;
                tmp_reg_955_pp0_iter3_reg <= tmp_reg_955_pp0_iter2_reg;
                tmp_reg_955_pp0_iter4_reg <= tmp_reg_955_pp0_iter3_reg;
                tmp_reg_955_pp0_iter5_reg <= tmp_reg_955_pp0_iter4_reg;
                tmp_reg_955_pp0_iter6_reg <= tmp_reg_955_pp0_iter5_reg;
                tmp_reg_955_pp0_iter7_reg <= tmp_reg_955_pp0_iter6_reg;
                tmp_reg_955_pp0_iter8_reg <= tmp_reg_955_pp0_iter7_reg;
                tmp_reg_955_pp0_iter9_reg <= tmp_reg_955_pp0_iter8_reg;
                tmp_s_reg_967_pp0_iter10_reg <= tmp_s_reg_967_pp0_iter9_reg;
                tmp_s_reg_967_pp0_iter11_reg <= tmp_s_reg_967_pp0_iter10_reg;
                tmp_s_reg_967_pp0_iter12_reg <= tmp_s_reg_967_pp0_iter11_reg;
                tmp_s_reg_967_pp0_iter13_reg <= tmp_s_reg_967_pp0_iter12_reg;
                tmp_s_reg_967_pp0_iter14_reg <= tmp_s_reg_967_pp0_iter13_reg;
                tmp_s_reg_967_pp0_iter15_reg <= tmp_s_reg_967_pp0_iter14_reg;
                tmp_s_reg_967_pp0_iter16_reg <= tmp_s_reg_967_pp0_iter15_reg;
                tmp_s_reg_967_pp0_iter17_reg <= tmp_s_reg_967_pp0_iter16_reg;
                tmp_s_reg_967_pp0_iter18_reg <= tmp_s_reg_967_pp0_iter17_reg;
                tmp_s_reg_967_pp0_iter19_reg <= tmp_s_reg_967_pp0_iter18_reg;
                tmp_s_reg_967_pp0_iter20_reg <= tmp_s_reg_967_pp0_iter19_reg;
                tmp_s_reg_967_pp0_iter21_reg <= tmp_s_reg_967_pp0_iter20_reg;
                tmp_s_reg_967_pp0_iter22_reg <= tmp_s_reg_967_pp0_iter21_reg;
                tmp_s_reg_967_pp0_iter23_reg <= tmp_s_reg_967_pp0_iter22_reg;
                tmp_s_reg_967_pp0_iter24_reg <= tmp_s_reg_967_pp0_iter23_reg;
                tmp_s_reg_967_pp0_iter25_reg <= tmp_s_reg_967_pp0_iter24_reg;
                tmp_s_reg_967_pp0_iter26_reg <= tmp_s_reg_967_pp0_iter25_reg;
                tmp_s_reg_967_pp0_iter27_reg <= tmp_s_reg_967_pp0_iter26_reg;
                tmp_s_reg_967_pp0_iter28_reg <= tmp_s_reg_967_pp0_iter27_reg;
                tmp_s_reg_967_pp0_iter29_reg <= tmp_s_reg_967_pp0_iter28_reg;
                tmp_s_reg_967_pp0_iter2_reg <= tmp_s_reg_967;
                tmp_s_reg_967_pp0_iter30_reg <= tmp_s_reg_967_pp0_iter29_reg;
                tmp_s_reg_967_pp0_iter31_reg <= tmp_s_reg_967_pp0_iter30_reg;
                tmp_s_reg_967_pp0_iter32_reg <= tmp_s_reg_967_pp0_iter31_reg;
                tmp_s_reg_967_pp0_iter33_reg <= tmp_s_reg_967_pp0_iter32_reg;
                tmp_s_reg_967_pp0_iter34_reg <= tmp_s_reg_967_pp0_iter33_reg;
                tmp_s_reg_967_pp0_iter35_reg <= tmp_s_reg_967_pp0_iter34_reg;
                tmp_s_reg_967_pp0_iter36_reg <= tmp_s_reg_967_pp0_iter35_reg;
                tmp_s_reg_967_pp0_iter37_reg <= tmp_s_reg_967_pp0_iter36_reg;
                tmp_s_reg_967_pp0_iter38_reg <= tmp_s_reg_967_pp0_iter37_reg;
                tmp_s_reg_967_pp0_iter39_reg <= tmp_s_reg_967_pp0_iter38_reg;
                tmp_s_reg_967_pp0_iter3_reg <= tmp_s_reg_967_pp0_iter2_reg;
                tmp_s_reg_967_pp0_iter40_reg <= tmp_s_reg_967_pp0_iter39_reg;
                tmp_s_reg_967_pp0_iter4_reg <= tmp_s_reg_967_pp0_iter3_reg;
                tmp_s_reg_967_pp0_iter5_reg <= tmp_s_reg_967_pp0_iter4_reg;
                tmp_s_reg_967_pp0_iter6_reg <= tmp_s_reg_967_pp0_iter5_reg;
                tmp_s_reg_967_pp0_iter7_reg <= tmp_s_reg_967_pp0_iter6_reg;
                tmp_s_reg_967_pp0_iter8_reg <= tmp_s_reg_967_pp0_iter7_reg;
                tmp_s_reg_967_pp0_iter9_reg <= tmp_s_reg_967_pp0_iter8_reg;
                trunc_ln423_reg_950_pp0_iter10_reg <= trunc_ln423_reg_950_pp0_iter9_reg;
                trunc_ln423_reg_950_pp0_iter11_reg <= trunc_ln423_reg_950_pp0_iter10_reg;
                trunc_ln423_reg_950_pp0_iter12_reg <= trunc_ln423_reg_950_pp0_iter11_reg;
                trunc_ln423_reg_950_pp0_iter13_reg <= trunc_ln423_reg_950_pp0_iter12_reg;
                trunc_ln423_reg_950_pp0_iter14_reg <= trunc_ln423_reg_950_pp0_iter13_reg;
                trunc_ln423_reg_950_pp0_iter15_reg <= trunc_ln423_reg_950_pp0_iter14_reg;
                trunc_ln423_reg_950_pp0_iter16_reg <= trunc_ln423_reg_950_pp0_iter15_reg;
                trunc_ln423_reg_950_pp0_iter17_reg <= trunc_ln423_reg_950_pp0_iter16_reg;
                trunc_ln423_reg_950_pp0_iter18_reg <= trunc_ln423_reg_950_pp0_iter17_reg;
                trunc_ln423_reg_950_pp0_iter19_reg <= trunc_ln423_reg_950_pp0_iter18_reg;
                trunc_ln423_reg_950_pp0_iter20_reg <= trunc_ln423_reg_950_pp0_iter19_reg;
                trunc_ln423_reg_950_pp0_iter21_reg <= trunc_ln423_reg_950_pp0_iter20_reg;
                trunc_ln423_reg_950_pp0_iter22_reg <= trunc_ln423_reg_950_pp0_iter21_reg;
                trunc_ln423_reg_950_pp0_iter23_reg <= trunc_ln423_reg_950_pp0_iter22_reg;
                trunc_ln423_reg_950_pp0_iter24_reg <= trunc_ln423_reg_950_pp0_iter23_reg;
                trunc_ln423_reg_950_pp0_iter2_reg <= trunc_ln423_reg_950;
                trunc_ln423_reg_950_pp0_iter3_reg <= trunc_ln423_reg_950_pp0_iter2_reg;
                trunc_ln423_reg_950_pp0_iter4_reg <= trunc_ln423_reg_950_pp0_iter3_reg;
                trunc_ln423_reg_950_pp0_iter5_reg <= trunc_ln423_reg_950_pp0_iter4_reg;
                trunc_ln423_reg_950_pp0_iter6_reg <= trunc_ln423_reg_950_pp0_iter5_reg;
                trunc_ln423_reg_950_pp0_iter7_reg <= trunc_ln423_reg_950_pp0_iter6_reg;
                trunc_ln423_reg_950_pp0_iter8_reg <= trunc_ln423_reg_950_pp0_iter7_reg;
                trunc_ln423_reg_950_pp0_iter9_reg <= trunc_ln423_reg_950_pp0_iter8_reg;
                    tw_reg_1185(31) <= tw_fu_804_p3(31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                empty_reg_943 <= empty_fu_650_p2;
                icmp_ln413_reg_939 <= icmp_ln413_fu_614_p2;
                icmp_ln413_reg_939_pp0_iter1_reg <= icmp_ln413_reg_939;
                tmp_5_reg_960 <= select_ln413_fu_634_p3(1 downto 1);
                tmp_reg_955 <= m_fu_642_p3(6 downto 2);
                tmp_s_reg_967 <= m_fu_642_p3(6 downto 3);
                trunc_ln423_reg_950 <= trunc_ln423_fu_656_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter9_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter10_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter9_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter10_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter11_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter10_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter11_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter12_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter11_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter12_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter13_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter12_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter13_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter14_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter13_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter14_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter15_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter14_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter15_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter16_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter15_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter16_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter17_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter16_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter17_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter18_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter17_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter18_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter19_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter18_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter0_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter1_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter0_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter19_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter20_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter19_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter20_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter21_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter20_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter21_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter22_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter21_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter22_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter23_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter22_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter23_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter24_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter23_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter24_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter25_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter24_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter1_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter2_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter1_d1_real_14_reg_475;
                xor_ln416_reg_1052 <= xor_ln416_fu_734_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter4_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter5_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter4_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter5_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter6_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter5_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter6_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter7_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter6_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter7_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter8_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter7_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_d1_imag_14_reg_487 <= ap_phi_reg_pp0_iter8_d1_imag_14_reg_487;
                ap_phi_reg_pp0_iter9_d1_real_14_reg_475 <= ap_phi_reg_pp0_iter8_d1_real_14_reg_475;
            end if;
        end if;
    end process;
    c_reg_1057(0) <= '0';
    c_reg_1057(3 downto 2) <= "00";
    c_reg_1057(7 downto 6) <= "00";
    c_reg_1057(11 downto 9) <= "000";
    c_reg_1057(15 downto 14) <= "00";
    c_reg_1057(17 downto 17) <= "0";
    c_reg_1057(23 downto 20) <= "1000";
    c_reg_1057(26 downto 26) <= "1";
    c_reg_1057(31 downto 29) <= "001";
    d_reg_1063(22 downto 0) <= "00000000000000000000000";
    d_reg_1063(31 downto 30) <= "10";
    tw_reg_1185(30 downto 0) <= "0111111001101010000010011110011";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address0 <= zext_ln8_1_fu_708_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_address1 <= zext_ln426_1_fu_678_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address0 <= zext_ln8_fu_903_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_address1 <= zext_ln426_fu_887_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d0 <= d3_real_reg_1292_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_d1 <= d2_real_reg_1282;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address0 <= zext_ln8_fu_903_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_address1 <= zext_ln426_fu_887_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d0 <= d3_real_5_reg_1312_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_d1 <= d2_real_5_reg_1302;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address0 <= zext_ln8_fu_903_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_address1 <= zext_ln426_fu_887_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d0 <= d3_imag_reg_1297_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_d1 <= d2_imag_reg_1287;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address0 <= zext_ln8_fu_903_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_address1 <= zext_ln426_fu_887_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d0 <= d3_imag_5_reg_1317_pp0_iter40_reg;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_d1 <= d2_imag_5_reg_1307;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter41, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter40, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_1_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    a_fu_790_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_1_reg_1102 when (icmp_ln11_reg_1079(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_1_reg_1097;
    add_ln413_4_fu_608_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten142_load) + unsigned(ap_const_lv5_1));
    add_ln413_fu_740_p2 <= std_logic_vector(unsigned(m_fu_642_p3) + unsigned(ap_const_lv8_8));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1069_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_1069 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln413_fu_614_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln413_fu_614_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter41_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter41_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 
    = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_icmp_ln416145_phi_fu_468_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, icmp_ln413_reg_939_pp0_iter1_reg, xor_ln416_reg_1052, ap_loop_init_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln413_reg_939_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_icmp_ln416145_phi_fu_468_p4 <= xor_ln416_reg_1052;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_phi_mux_icmp_ln416145_phi_fu_468_p4 <= ap_const_lv1_1;
        else 
            ap_phi_mux_icmp_ln416145_phi_fu_468_p4 <= xor_ln416_reg_1052;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_14_reg_487 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_14_reg_475 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten142_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten142_fu_148, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten142_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten142_load <= indvar_flatten142_fu_148;
        end if; 
    end process;

    bit_sel_fu_851_p3 <= bitcast_ln17_fu_848_p1(31 downto 31);
    bitcast_ln17_fu_848_p1 <= a_reg_1169_pp0_iter24_reg;
    c_fu_761_p3 <= 
        ap_const_lv32_248D3132 when (empty_reg_943(0) = '1') else 
        ap_const_lv32_3F800000;
    d0_imag_fu_785_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_reg_1092 when (icmp_ln11_reg_1079(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_reg_1087;
    d0_real_fu_780_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_2_load_reg_1074 when (icmp_ln11_reg_1079(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_0_load_reg_1069;
    d1_22_fu_842_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_1_reg_1152 when (icmp_ln11_1_fu_818_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_1_reg_1147;
    d1_fu_830_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_1_reg_1132 when (icmp_ln11_1_fu_818_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_1_reg_1127;
    d1_imag_13_fu_877_p1 <= xor_ln_fu_869_p3;
    d1_real_13_fu_797_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_2_load_1_reg_1112 when (icmp_ln11_reg_1079(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_0_load_1_reg_1107;
    d_fu_768_p3 <= 
        ap_const_lv32_BF800000 when (empty_reg_943(0) = '1') else 
        ap_const_lv32_80000000;
    empty_fu_650_p2 <= "1" when (select_ln413_fu_634_p3 = ap_const_lv3_2) else "0";

    grp_fu_499_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_499_ce <= ap_const_logic_1;
        else 
            grp_fu_499_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_503_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_503_ce <= ap_const_logic_1;
        else 
            grp_fu_503_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_507_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_507_ce <= ap_const_logic_1;
        else 
            grp_fu_507_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_511_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_511_ce <= ap_const_logic_1;
        else 
            grp_fu_511_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_515_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_515_ce <= ap_const_logic_1;
        else 
            grp_fu_515_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_520_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_520_ce <= ap_const_logic_1;
        else 
            grp_fu_520_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_525_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_525_ce <= ap_const_logic_1;
        else 
            grp_fu_525_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_530_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_530_ce <= ap_const_logic_1;
        else 
            grp_fu_530_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_535_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_535_ce <= ap_const_logic_1;
        else 
            grp_fu_535_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_539_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_539_ce <= ap_const_logic_1;
        else 
            grp_fu_539_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_543_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_543_ce <= ap_const_logic_1;
        else 
            grp_fu_543_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_547_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_547_ce <= ap_const_logic_1;
        else 
            grp_fu_547_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_551_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_551_ce <= ap_const_logic_1;
        else 
            grp_fu_551_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_555_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_555_ce <= ap_const_logic_1;
        else 
            grp_fu_555_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_559_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_559_ce <= ap_const_logic_1;
        else 
            grp_fu_559_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_563_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_563_ce <= ap_const_logic_1;
        else 
            grp_fu_563_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_567_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_567_ce <= ap_const_logic_1;
        else 
            grp_fu_567_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_571_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_571_ce <= ap_const_logic_1;
        else 
            grp_fu_571_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_576_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_576_ce <= ap_const_logic_1;
        else 
            grp_fu_576_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_581_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_581_ce <= ap_const_logic_1;
        else 
            grp_fu_581_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln11_1_fu_818_p2 <= "1" when (or_ln_fu_811_p3 = ap_const_lv2_3) else "0";
    icmp_ln11_fu_775_p2 <= "0" when (trunc_ln423_reg_950 = ap_const_lv2_0) else "1";
    icmp_ln413_fu_614_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten142_load = ap_const_lv5_1F) else "0";
    k_fu_720_p2 <= std_logic_vector(unsigned(select_ln413_fu_634_p3) + unsigned(ap_const_lv3_2));
    lshr_ln8_1_fu_700_p3 <= (tmp_s_fu_690_p4 & ap_const_lv1_1);
    lshr_ln8_fu_895_p4 <= ((tmp_s_reg_967_pp0_iter40_reg & ap_const_lv1_1) & tmp_5_reg_960_pp0_iter40_reg);
    lshr_ln_fu_881_p3 <= (tmp_reg_955_pp0_iter39_reg & tmp_5_reg_960_pp0_iter39_reg);
    m_fu_642_p3 <= 
        m143_fu_152 when (ap_phi_mux_icmp_ln416145_phi_fu_468_p4(0) = '1') else 
        add_ln413146_fu_160;
    or_ln_fu_811_p3 <= (tmp_5_reg_960_pp0_iter2_reg & ap_const_lv1_1);
    select_ln11_2_fu_836_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_3_load_reg_1142 when (icmp_ln11_1_fu_818_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_1_1_load_reg_1137;
    select_ln11_fu_824_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_3_load_reg_1122 when (icmp_ln11_1_fu_818_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_0_0_1_load_reg_1117;
    select_ln413_fu_634_p3 <= 
        k144_fu_156 when (ap_phi_mux_icmp_ln416145_phi_fu_468_p4(0) = '1') else 
        ap_const_lv3_0;
    tmp_6_fu_726_p3 <= k_fu_720_p2(2 downto 2);
    tmp_fu_660_p4 <= m_fu_642_p3(6 downto 2);
    tmp_s_fu_690_p4 <= m_fu_642_p3(6 downto 3);
    trunc_ln17_fu_865_p1 <= bitcast_ln17_fu_848_p1(31 - 1 downto 0);
    trunc_ln423_fu_656_p1 <= select_ln413_fu_634_p3(2 - 1 downto 0);
    tw_fu_804_p3 <= 
        ap_const_lv32_BF3504F3 when (empty_reg_943_pp0_iter2_reg(0) = '1') else 
        ap_const_lv32_3F3504F3;
    xor_ln17_fu_859_p2 <= (bit_sel_fu_851_p3 xor ap_const_lv1_1);
    xor_ln416_fu_734_p2 <= (tmp_6_fu_726_p3 xor ap_const_lv1_1);
    xor_ln_fu_869_p3 <= (xor_ln17_fu_859_p2 & trunc_ln17_fu_865_p1);
    zext_ln426_1_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_660_p4),64));
    zext_ln426_fu_887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_881_p3),64));
    zext_ln8_1_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln8_1_fu_700_p3),64));
    zext_ln8_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln8_fu_895_p4),64));
end behav;
