

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 13:05:03 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   38|   38|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_13" [dfg_199.c:16]   --->   Operation 39 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i32 %p_13_read" [dfg_199.c:22]   --->   Operation 40 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (6.91ns)   --->   "%mul_ln22 = mul i65 %sext_ln22, i65 4526630612" [dfg_199.c:22]   --->   Operation 41 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_13_read, i32 31" [dfg_199.c:22]   --->   Operation 42 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln22 = mul i65 %sext_ln22, i65 4526630612" [dfg_199.c:22]   --->   Operation 43 'mul' 'mul_ln22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i65.i32.i32, i65 %mul_ln22, i32 61, i32 64" [dfg_199.c:22]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.28>
ST_3 : Operation 45 [1/1] (3.54ns)   --->   "%sub_ln22 = sub i65 0, i65 %mul_ln22" [dfg_199.c:22]   --->   Operation 45 'sub' 'sub_ln22' <Predicate = (tmp_7)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i65.i32.i32, i65 %sub_ln22, i32 61, i32 64" [dfg_199.c:22]   --->   Operation 46 'partselect' 'tmp_8' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%sext_ln22_1 = sext i4 %tmp_8" [dfg_199.c:22]   --->   Operation 47 'sext' 'sext_ln22_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i4 %tmp" [dfg_199.c:22]   --->   Operation 48 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln22_1)   --->   "%select_ln22 = select i1 %tmp_7, i32 %sext_ln22_1, i32 %sext_ln22_2" [dfg_199.c:22]   --->   Operation 49 'select' 'select_ln22' <Predicate = (tmp_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln22_1 = sub i32 0, i32 %select_ln22" [dfg_199.c:22]   --->   Operation 50 'sub' 'sub_ln22_1' <Predicate = (tmp_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:16]   --->   Operation 51 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_11_addr = getelementptr i32 %p_11, i64 0, i64 11" [dfg_199.c:16]   --->   Operation 52 'getelementptr' 'p_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (2.32ns)   --->   "%data_V = load i4 %p_11_addr" [dfg_199.c:16]   --->   Operation 53 'load' 'data_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%select_ln22_1 = select i1 %tmp_7, i32 %sub_ln22_1, i32 %sext_ln22_2" [dfg_199.c:22]   --->   Operation 54 'select' 'select_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%sext_ln23 = sext i32 %select_ln22_1" [dfg_199.c:23]   --->   Operation 55 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%zext_ln23 = zext i32 %p_read" [dfg_199.c:23]   --->   Operation 56 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%xor_ln23 = xor i33 %sext_ln23, i33 %zext_ln23" [dfg_199.c:23]   --->   Operation 57 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln23)   --->   "%sext_ln23_1 = sext i33 %xor_ln23" [dfg_199.c:23]   --->   Operation 58 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.59ns) (out node of the LUT)   --->   "%add_ln23 = add i34 %sext_ln23_1, i34 367" [dfg_199.c:23]   --->   Operation 59 'add' 'add_ln23' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%data_V = load i4 %p_11_addr" [dfg_199.c:16]   --->   Operation 60 'load' 'data_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i34 %add_ln23" [dfg_199.c:23]   --->   Operation 61 'sext' 'sext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [6/6] (6.41ns)   --->   "%add1 = sitofp i64 %sext_ln23_4" [dfg_199.c:23]   --->   Operation 62 'sitofp' 'add1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%dc = bitcast i32 %data_V" [dfg_199.c:16]   --->   Operation 63 'bitcast' 'dc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [5/5] (7.25ns)   --->   "%add = fadd i32 %dc, i32 5.09394e+08" [dfg_199.c:22]   --->   Operation 64 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [5/6] (6.41ns)   --->   "%add1 = sitofp i64 %sext_ln23_4" [dfg_199.c:23]   --->   Operation 65 'sitofp' 'add1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 66 [4/5] (7.25ns)   --->   "%add = fadd i32 %dc, i32 5.09394e+08" [dfg_199.c:22]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [4/6] (6.41ns)   --->   "%add1 = sitofp i64 %sext_ln23_4" [dfg_199.c:23]   --->   Operation 67 'sitofp' 'add1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 68 [3/5] (7.25ns)   --->   "%add = fadd i32 %dc, i32 5.09394e+08" [dfg_199.c:22]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [3/6] (6.41ns)   --->   "%add1 = sitofp i64 %sext_ln23_4" [dfg_199.c:23]   --->   Operation 69 'sitofp' 'add1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 70 [2/5] (7.25ns)   --->   "%add = fadd i32 %dc, i32 5.09394e+08" [dfg_199.c:22]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [2/6] (6.41ns)   --->   "%add1 = sitofp i64 %sext_ln23_4" [dfg_199.c:23]   --->   Operation 71 'sitofp' 'add1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 72 [1/5] (7.25ns)   --->   "%add = fadd i32 %dc, i32 5.09394e+08" [dfg_199.c:22]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/6] (6.41ns)   --->   "%add1 = sitofp i64 %sext_ln23_4" [dfg_199.c:23]   --->   Operation 73 'sitofp' 'add1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.06>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %add" [dfg_199.c:22]   --->   Operation 74 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln22 = xor i32 %bitcast_ln22, i32 2147483648" [dfg_199.c:22]   --->   Operation 75 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %xor_ln22" [dfg_199.c:22]   --->   Operation 76 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [16/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 77 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 78 [15/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 78 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 79 [14/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 79 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 80 [13/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 80 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 81 [12/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 81 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 82 [11/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 82 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 83 [10/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 83 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 84 [9/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 84 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 85 [8/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 85 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 86 [7/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 86 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 87 [6/6] (6.41ns)   --->   "%v = sitofp i32 %p_13_read" [dfg_199.c:17]   --->   Operation 87 'sitofp' 'v' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 88 [6/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 88 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_eq  i32 %p_13_read, i32 0" [dfg_199.c:24]   --->   Operation 89 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 90 [5/6] (6.41ns)   --->   "%v = sitofp i32 %p_13_read" [dfg_199.c:17]   --->   Operation 90 'sitofp' 'v' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 91 [5/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 91 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 92 [4/6] (6.41ns)   --->   "%v = sitofp i32 %p_13_read" [dfg_199.c:17]   --->   Operation 92 'sitofp' 'v' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 93 [4/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 93 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 94 [3/6] (6.41ns)   --->   "%v = sitofp i32 %p_13_read" [dfg_199.c:17]   --->   Operation 94 'sitofp' 'v' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 95 [3/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 95 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 96 [2/6] (6.41ns)   --->   "%v = sitofp i32 %p_13_read" [dfg_199.c:17]   --->   Operation 96 'sitofp' 'v' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 97 [2/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 97 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.41>
ST_26 : Operation 98 [1/6] (6.41ns)   --->   "%v = sitofp i32 %p_13_read" [dfg_199.c:17]   --->   Operation 98 'sitofp' 'v' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 99 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %v" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 99 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 100 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %data_V_1"   --->   Operation 101 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 102 [1/16] (6.07ns)   --->   "%dc_2 = fdiv i32 %bitcast_ln22_1, i32 %add1" [dfg_199.c:22]   --->   Operation 102 'fdiv' 'dc_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 103 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 104 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %data_V_2"   --->   Operation 105 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.88>
ST_27 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_22" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 106 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 107 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 107 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 108 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 108 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 109 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_22"   --->   Operation 109 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 110 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 111 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_24" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 112 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (1.91ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 113 'add' 'add_ln341_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 114 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (1.91ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_24"   --->   Operation 115 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 116 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (0.96ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 117 'select' 'ush_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.41>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "%p_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_15" [dfg_199.c:16]   --->   Operation 118 'read' 'p_15_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 119 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_23, i1 0"   --->   Operation 119 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 120 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_25, i1 0"   --->   Operation 120 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 121 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 122 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i83_cast_cast_cast = sext i9 %ush_1"   --->   Operation 122 'sext' 'sh_prom_i_i_i_i_i83_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 123 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i83_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i83_cast_cast_cast"   --->   Operation 123 'zext' 'sh_prom_i_i_i_i_i83_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i83_cast_cast_cast_cast"   --->   Operation 124 'lshr' 'r_V' <Predicate = (isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln68, i79 %sh_prom_i_i_i_i_i83_cast_cast_cast_cast"   --->   Operation 125 'shl' 'r_V_1' <Predicate = (!isNeg_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 126 'bitselect' 'tmp_15' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_28 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_15"   --->   Operation 127 'zext' 'zext_ln662' <Predicate = (isNeg_1)> <Delay = 0.00>
ST_28 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 128 'partselect' 'tmp_6' <Predicate = (!isNeg_1)> <Delay = 0.00>
ST_28 : Operation 129 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg_1, i32 %zext_ln662, i32 %tmp_6"   --->   Operation 129 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node v_7)   --->   "%zext_ln24 = zext i1 %icmp_ln24" [dfg_199.c:24]   --->   Operation 130 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node v_7)   --->   "%xor_ln24 = xor i2 %zext_ln24, i2 3" [dfg_199.c:24]   --->   Operation 131 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (2.47ns)   --->   "%icmp_ln24_1 = icmp_eq  i32 %p_15_read, i32 0" [dfg_199.c:24]   --->   Operation 132 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node v_7)   --->   "%select_ln23 = select i1 %icmp_ln24_1, i2 3, i2 0" [dfg_199.c:23]   --->   Operation 133 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node v_7)   --->   "%and_ln23 = and i2 %select_ln23, i2 %xor_ln24" [dfg_199.c:23]   --->   Operation 134 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node v_7)   --->   "%sext_ln23_3 = sext i2 %and_ln23" [dfg_199.c:23]   --->   Operation 135 'sext' 'sext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%v_7 = and i32 %sext_ln23_3, i32 %val" [dfg_199.c:23]   --->   Operation 136 'and' 'v_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 137 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 138 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i113_cast_cast_cast = sext i9 %ush"   --->   Operation 138 'sext' 'sh_prom_i_i_i_i_i113_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 139 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i113_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i113_cast_cast_cast"   --->   Operation 139 'zext' 'sh_prom_i_i_i_i_i113_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i113_cast_cast_cast_cast"   --->   Operation 140 'lshr' 'r_V_2' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i113_cast_cast_cast_cast"   --->   Operation 141 'shl' 'r_V_3' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 142 'bitselect' 'tmp_16' <Predicate = (isNeg)> <Delay = 0.00>
ST_28 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_16"   --->   Operation 143 'zext' 'zext_ln662_1' <Predicate = (isNeg)> <Delay = 0.00>
ST_28 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 144 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_28 : Operation 145 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg, i32 %zext_ln662_1, i32 %tmp_s"   --->   Operation 145 'select' 'val_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.37>
ST_29 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln25 = sub i32 %p_read, i32 %v_7" [dfg_199.c:25]   --->   Operation 146 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_29 : Operation 147 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln25 = add i32 %sub_ln25, i32 %val_1" [dfg_199.c:25]   --->   Operation 147 'add' 'add_ln25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 30 <SV = 29> <Delay = 6.41>
ST_30 : Operation 148 [6/6] (6.41ns)   --->   "%v_1 = uitofp i32 %add_ln25" [dfg_199.c:25]   --->   Operation 148 'uitofp' 'v_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.41>
ST_31 : Operation 149 [5/6] (6.41ns)   --->   "%v_1 = uitofp i32 %add_ln25" [dfg_199.c:25]   --->   Operation 149 'uitofp' 'v_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.41>
ST_32 : Operation 150 [4/6] (6.41ns)   --->   "%v_1 = uitofp i32 %add_ln25" [dfg_199.c:25]   --->   Operation 150 'uitofp' 'v_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.41>
ST_33 : Operation 151 [3/6] (6.41ns)   --->   "%v_1 = uitofp i32 %add_ln25" [dfg_199.c:25]   --->   Operation 151 'uitofp' 'v_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.41>
ST_34 : Operation 152 [2/6] (6.41ns)   --->   "%v_1 = uitofp i32 %add_ln25" [dfg_199.c:25]   --->   Operation 152 'uitofp' 'v_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.41>
ST_35 : Operation 153 [1/6] (6.41ns)   --->   "%v_1 = uitofp i32 %add_ln25" [dfg_199.c:25]   --->   Operation 153 'uitofp' 'v_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %v_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 154 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 155 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 156 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %data_V_3"   --->   Operation 157 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.88>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_26" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 158 'zext' 'zext_ln341_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 159 [1/1] (1.91ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 159 'add' 'add_ln341_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 160 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (1.91ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_26"   --->   Operation 161 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 162 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2"   --->   Operation 163 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.42>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_27, i1 0"   --->   Operation 164 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 165 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 166 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i140_cast_cast_cast = sext i9 %ush_2"   --->   Operation 166 'sext' 'sh_prom_i_i_i_i_i140_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 167 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i140_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i140_cast_cast_cast"   --->   Operation 167 'zext' 'sh_prom_i_i_i_i_i140_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_4 = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i140_cast_cast_cast_cast"   --->   Operation 168 'lshr' 'r_V_4' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i140_cast_cast_cast_cast"   --->   Operation 169 'shl' 'r_V_5' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_4, i32 24"   --->   Operation 170 'bitselect' 'tmp_21' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_2 = zext i1 %tmp_21"   --->   Operation 171 'zext' 'zext_ln662_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_5, i32 24, i32 87"   --->   Operation 172 'partselect' 'tmp_2' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_37 : Operation 173 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i64 %zext_ln662_2, i64 %tmp_2"   --->   Operation 173 'select' 'val_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.00>
ST_38 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 175 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_15"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val_2"   --->   Operation 186 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 187 [1/1] (1.48ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 187 'select' 'result_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i64 %result_V" [dfg_199.c:27]   --->   Operation 188 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:16) [7]  (0 ns)
	'mul' operation ('mul_ln22', dfg_199.c:22) [40]  (6.91 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', dfg_199.c:22) [40]  (6.91 ns)

 <State 3>: 5.28ns
The critical path consists of the following:
	'sub' operation ('sub_ln22', dfg_199.c:22) [41]  (3.55 ns)
	'select' operation ('select_ln22', dfg_199.c:22) [47]  (0 ns)
	'sub' operation ('sub_ln22_1', dfg_199.c:22) [48]  (1.74 ns)

 <State 4>: 2.59ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:16) [8]  (0 ns)
	'xor' operation ('xor_ln23', dfg_199.c:23) [52]  (0 ns)
	'add' operation ('add_ln23', dfg_199.c:23) [54]  (2.59 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('add1', dfg_199.c:23) [56]  (6.41 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:22) [35]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:22) [35]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:22) [35]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:22) [35]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:22) [35]  (7.26 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln22', dfg_199.c:22) [37]  (0.993 ns)
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('x', dfg_199.c:22) [57]  (6.08 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v', dfg_199.c:17) [24]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v', dfg_199.c:17) [24]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v', dfg_199.c:17) [24]  (6.41 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v', dfg_199.c:17) [24]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v', dfg_199.c:17) [24]  (6.41 ns)

 <State 26>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v', dfg_199.c:17) [24]  (6.41 ns)

 <State 27>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [30]  (1.92 ns)
	'select' operation ('ush') [34]  (0.968 ns)

 <State 28>: 5.41ns
The critical path consists of the following:
	'lshr' operation ('r.V') [71]  (0 ns)
	'select' operation ('val') [76]  (4.42 ns)
	'and' operation ('v_7', dfg_199.c:23) [84]  (0.993 ns)

 <State 29>: 4.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln25', dfg_199.c:25) [94]  (0 ns)
	'add' operation ('add_ln25', dfg_199.c:25) [95]  (4.37 ns)

 <State 30>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v', dfg_199.c:25) [96]  (6.41 ns)

 <State 31>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v', dfg_199.c:25) [96]  (6.41 ns)

 <State 32>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v', dfg_199.c:25) [96]  (6.41 ns)

 <State 33>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v', dfg_199.c:25) [96]  (6.41 ns)

 <State 34>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v', dfg_199.c:25) [96]  (6.41 ns)

 <State 35>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('v', dfg_199.c:25) [96]  (6.41 ns)

 <State 36>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [104]  (1.92 ns)
	'select' operation ('ush') [108]  (0.968 ns)

 <State 37>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [111]  (0 ns)
	'select' operation ('val') [116]  (4.42 ns)

 <State 38>: 5ns
The critical path consists of the following:
	'sub' operation ('result.V') [117]  (3.52 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [118]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
