

================================================================
== Vitis HLS Report for 'stencil3d'
================================================================
* Date:           Wed Jul  9 04:14:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        STENCIL3D
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.835 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8569|     8569|  68.552 us|  68.552 us|  8570|  8570|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_col   |      416|      416|        26|          -|          -|    16|        no|
        | + height_bound_row  |       24|       24|         3|          -|          -|     8|        no|
        |- col_bound_height   |      252|      252|        18|          -|          -|    14|        no|
        | + col_bound_row     |       16|       16|         2|          -|          -|     8|        no|
        |- row_bound_height   |      420|      420|        30|          -|          -|    14|        no|
        | + row_bound_col     |       28|       28|         2|          -|          -|    14|        no|
        |- loop_height        |     7476|     7476|       534|          -|          -|    14|        no|
        | + loop_col          |      532|      532|        38|          -|          -|    14|        no|
        |  ++ loop_row        |       36|       36|         6|          -|          -|     6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     540|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     360|    -|
|Register             |        -|     -|      420|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      420|     920|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_406_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln17_fu_439_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln19_fu_449_p2           |         +|   0|  0|  14|           7|           7|
    |add_ln20_fu_467_p2           |         +|   0|  0|  15|           8|           8|
    |add_ln23_fu_552_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln25_fu_518_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln28_fu_542_p2           |         +|   0|  0|  18|          11|          11|
    |add_ln31_fu_613_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln33_fu_607_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln53_fu_764_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln54_fu_784_p2           |         +|   0|  0|  10|           3|           2|
    |add_ln57_1_fu_810_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_2_fu_814_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_3_fu_820_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_4_fu_826_p2         |         +|   0|  0|  32|          32|          32|
    |add_ln57_5_fu_833_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln57_fu_804_p2           |         +|   0|  0|  39|          32|          32|
    |empty_15_fu_664_p2           |         +|   0|  0|  15|           8|           8|
    |empty_16_fu_673_p2           |         +|   0|  0|  15|           8|           8|
    |indvars_iv_next19_fu_678_p2  |         +|   0|  0|  12|           4|           1|
    |indvars_iv_next33_fu_632_p2  |         +|   0|  0|  12|           4|           1|
    |tmp3_fu_684_p2               |         +|   0|  0|  12|           4|           2|
    |icmp_ln15_fu_400_p2          |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln17_fu_433_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln23_fu_487_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln25_fu_512_p2          |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln31_fu_565_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln33_fu_576_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln42_fu_626_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln44_fu_646_p2          |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln46_fu_694_p2          |      icmp|   0|  0|  10|           3|           2|
    |empty_14_fu_501_p2           |        or|   0|  0|  11|          11|           7|
    |or_ln36_fu_596_p2            |        or|   0|  0|  11|          11|           3|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 540|         335|         285|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  102|         21|    1|         21|
    |grp_fu_382_p0  |   14|          3|   32|         96|
    |grp_fu_382_p1  |   14|          3|   32|         96|
    |i_1_fu_110     |    9|          2|    4|          8|
    |i_2_fu_114     |    9|          2|    4|          8|
    |i_fu_106       |    9|          2|    4|          8|
    |j_1_reg_347    |    9|          2|    4|          8|
    |j_2_reg_358    |    9|          2|    4|          8|
    |j_fu_102       |    9|          2|    5|         10|
    |k_1_reg_336    |    9|          2|    4|          8|
    |k_2_reg_370    |    9|          2|    3|          6|
    |k_reg_325      |    9|          2|    4|          8|
    |orig_address0  |   43|          8|   11|         88|
    |orig_address1  |   37|          7|   11|         77|
    |reg_387        |    9|          2|   32|         64|
    |sol_address0   |   26|          5|   11|         55|
    |sol_address1   |   20|          4|   11|         44|
    |sol_d1         |   14|          3|   32|         96|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  360|         74|  209|        709|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |C_load_1_reg_1005           |  32|   0|   32|          0|
    |C_load_reg_1000             |  32|   0|   32|          0|
    |add_ln15_reg_848            |   5|   0|    5|          0|
    |add_ln17_reg_873            |   4|   0|    4|          0|
    |add_ln20_reg_888            |   8|   0|    8|          0|
    |add_ln25_reg_924            |   4|   0|    4|          0|
    |add_ln33_reg_995            |   4|   0|    4|          0|
    |add_ln53_reg_1100           |   3|   0|    3|          0|
    |add_ln57_reg_1115           |  32|   0|   32|          0|
    |ap_CS_fsm                   |  20|   0|   20|          0|
    |empty_14_reg_909            |   4|   0|   11|          7|
    |empty_15_reg_1036           |   8|   0|    8|          0|
    |empty_16_reg_1041           |   8|   0|    8|          0|
    |i_1_fu_110                  |   4|   0|    4|          0|
    |i_2_fu_114                  |   4|   0|    4|          0|
    |i_5_reg_1010                |   4|   0|    4|          0|
    |i_fu_106                    |   4|   0|    4|          0|
    |indvars_iv_next19_reg_1046  |   4|   0|    4|          0|
    |indvars_iv_next33_reg_1022  |   4|   0|    4|          0|
    |j_1_reg_347                 |   4|   0|    4|          0|
    |j_2_reg_358                 |   4|   0|    4|          0|
    |j_fu_102                    |   5|   0|    5|          0|
    |k_1_reg_336                 |   4|   0|    4|          0|
    |k_2_reg_370                 |   3|   0|    3|          0|
    |k_reg_325                   |   4|   0|    4|          0|
    |mul_ln57_1_reg_1120         |  32|   0|   32|          0|
    |mul_ln57_reg_1080           |  32|   0|   32|          0|
    |orig_load_8_reg_1085        |  32|   0|   32|          0|
    |reg_387                     |  32|   0|   32|          0|
    |tmp3_reg_1052               |   4|   0|    4|          0|
    |tmp_1_reg_853               |   4|   0|    7|          3|
    |tmp_3_reg_1027              |   4|   0|    8|          4|
    |zext_ln17_reg_858           |   4|   0|    8|          4|
    |zext_ln19_reg_878           |   7|   0|   64|         57|
    |zext_ln20_reg_893           |  11|   0|   64|         53|
    |zext_ln27_reg_929           |   8|   0|   64|         56|
    |zext_ln28_reg_939           |  11|   0|   64|         53|
    |zext_ln35_reg_975           |   8|   0|   64|         56|
    |zext_ln36_reg_985           |   8|   0|   64|         56|
    |zext_ln48_reg_1060          |  11|   0|   64|         53|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 420|   0|  822|        402|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     stencil3d|  return value|
|C_address0     |  out|    1|   ap_memory|             C|         array|
|C_ce0          |  out|    1|   ap_memory|             C|         array|
|C_q0           |   in|   32|   ap_memory|             C|         array|
|C_address1     |  out|    1|   ap_memory|             C|         array|
|C_ce1          |  out|    1|   ap_memory|             C|         array|
|C_q1           |   in|   32|   ap_memory|             C|         array|
|orig_address0  |  out|   11|   ap_memory|          orig|         array|
|orig_ce0       |  out|    1|   ap_memory|          orig|         array|
|orig_q0        |   in|   32|   ap_memory|          orig|         array|
|orig_address1  |  out|   11|   ap_memory|          orig|         array|
|orig_ce1       |  out|    1|   ap_memory|          orig|         array|
|orig_q1        |   in|   32|   ap_memory|          orig|         array|
|sol_address0   |  out|   11|   ap_memory|           sol|         array|
|sol_ce0        |  out|    1|   ap_memory|           sol|         array|
|sol_we0        |  out|    1|   ap_memory|           sol|         array|
|sol_d0         |  out|   32|   ap_memory|           sol|         array|
|sol_address1   |  out|   11|   ap_memory|           sol|         array|
|sol_ce1        |  out|    1|   ap_memory|           sol|         array|
|sol_we1        |  out|    1|   ap_memory|           sol|         array|
|sol_d1         |  out|   32|   ap_memory|           sol|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 9 
7 --> 8 6 
8 --> 7 
9 --> 12 10 
10 --> 11 9 
11 --> 10 
12 --> 13 
13 --> 14 
14 --> 15 13 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_0" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/stencil3d.tcl:10]   --->   Operation 22 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [data/benchmarks/stencil3d/stencil.c:10]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln11 = store i5 0, i5 %j" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 30 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j"   --->   Operation 32 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%icmp_ln15 = icmp_eq  i5 %j_3, i5 16" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 33 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln15 = add i5 %j_3, i5 1" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 34 'add' 'add_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %height_bound_row.split, void %col_bound_row.preheader" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 35 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [data/benchmarks/stencil3d/stencil.c:16]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/stencil3d/stencil.c:22]   --->   Operation 37 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i5 %j_3"   --->   Operation 38 'trunc' 'empty' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0"   --->   Operation 39 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i7 %tmp_1" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 40 'zext' 'zext_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln17 = br void %for.inc" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 41 'br' 'br_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 42 'alloca' 'i' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 43 'store' 'store_ln11' <Predicate = (icmp_ln15)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br void %col_bound_row" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.90>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln17, void %for.inc.split, i4 0, void %height_bound_row.split" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 45 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln17 = icmp_eq  i4 %k, i4 8" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 46 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln17 = add i4 %k, i4 1" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 47 'add' 'add_ln17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc.split, void %for.inc20" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 48 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i4 %k" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 49 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln19 = add i7 %zext_ln17_1, i7 %tmp_1" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 50 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i7 %add_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 51 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 52 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.20ns)   --->   "%orig_load = load i11 %orig_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 53 'load' 'orig_load' <Predicate = (!icmp_ln17)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 8, i4 %k" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 54 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln20 = add i8 %or_ln, i8 %zext_ln17" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 55 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln11 = store i5 %add_ln15, i5 %j" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 56 'store' 'store_ln11' <Predicate = (icmp_ln17)> <Delay = 0.38>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln15 = br void %height_bound_row" [data/benchmarks/stencil3d/stencil.c:15]   --->   Operation 57 'br' 'br_ln15' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 58 [1/2] (1.20ns)   --->   "%orig_load = load i11 %orig_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 58 'load' 'orig_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln19" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 59 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.20ns)   --->   "%store_ln19 = store i32 %orig_load, i11 %sol_addr" [data/benchmarks/stencil3d/stencil.c:19]   --->   Operation 60 'store' 'store_ln19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %add_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 61 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i11 %sext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 62 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 63 'getelementptr' 'orig_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.20ns)   --->   "%orig_load_1 = load i11 %orig_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 64 'load' 'orig_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/stencil3d/stencil.c:18]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/stencil3d/stencil.c:21]   --->   Operation 66 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (1.20ns)   --->   "%orig_load_1 = load i11 %orig_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 67 'load' 'orig_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sol_addr_1 = getelementptr i32 %sol, i64 0, i64 %zext_ln20" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 68 'getelementptr' 'sol_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.20ns)   --->   "%store_ln20 = store i32 %orig_load_1, i11 %sol_addr_1" [data/benchmarks/stencil3d/stencil.c:20]   --->   Operation 69 'store' 'store_ln20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.inc" [data/benchmarks/stencil3d/stencil.c:17]   --->   Operation 70 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.09>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 71 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.70ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_3, i4 15" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 72 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %col_bound_row.split, void %row_bound_col.preheader" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 73 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:24]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/stencil3d/stencil.c:30]   --->   Operation 75 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %i_3, i7 0" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 76 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_14 = or i11 %tmp_2, i11 120" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 77 'or' 'empty_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln25 = br void %for.inc53" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 78 'br' 'br_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 79 'alloca' 'i_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i_1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 80 'store' 'store_ln11' <Predicate = (icmp_ln23)> <Delay = 0.38>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln31 = br void %row_bound_col" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 81 'br' 'br_ln31' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.93>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%k_1 = phi i4 %add_ln25, void %for.inc53.split, i4 0, void %col_bound_row.split" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 82 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.70ns)   --->   "%icmp_ln25 = icmp_eq  i4 %k_1, i4 8" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 83 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln25 = add i4 %k_1, i4 1" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 84 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc53.split, void %for.inc56" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 85 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %k_1" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 86 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i3.i4, i4 %i_3, i3 0, i4 %k_1" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 87 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %add_ln" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 88 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln27" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 89 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (1.20ns)   --->   "%orig_load_2 = load i11 %orig_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 90 'load' 'orig_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 91 [1/1] (0.73ns)   --->   "%add_ln28 = add i11 %zext_ln25, i11 %empty_14" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %add_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 92 'zext' 'zext_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 93 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (1.20ns)   --->   "%orig_load_3 = load i11 %orig_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 94 'load' 'orig_load_3' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln23 = add i4 %i_3, i4 1" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 95 'add' 'add_ln23' <Predicate = (icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %add_ln23, i4 %i" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 96 'store' 'store_ln11' <Predicate = (icmp_ln25)> <Delay = 0.38>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln23 = br void %col_bound_row" [data/benchmarks/stencil3d/stencil.c:23]   --->   Operation 97 'br' 'br_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.40>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/stencil3d/stencil.c:26]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/stencil3d/stencil.c:29]   --->   Operation 99 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/2] (1.20ns)   --->   "%orig_load_2 = load i11 %orig_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 100 'load' 'orig_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sol_addr_2 = getelementptr i32 %sol, i64 0, i64 %zext_ln27" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 101 'getelementptr' 'sol_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.20ns)   --->   "%store_ln27 = store i32 %orig_load_2, i11 %sol_addr_2" [data/benchmarks/stencil3d/stencil.c:27]   --->   Operation 102 'store' 'store_ln27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 103 [1/2] (1.20ns)   --->   "%orig_load_3 = load i11 %orig_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 103 'load' 'orig_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%sol_addr_3 = getelementptr i32 %sol, i64 0, i64 %zext_ln28" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 104 'getelementptr' 'sol_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (1.20ns)   --->   "%store_ln28 = store i32 %orig_load_3, i11 %sol_addr_3" [data/benchmarks/stencil3d/stencil.c:28]   --->   Operation 105 'store' 'store_ln28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc53" [data/benchmarks/stencil3d/stencil.c:25]   --->   Operation 106 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.09>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 107 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i_4, i4 15" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 108 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %row_bound_col.split, void %loop_height" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 109 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:32]   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/stencil3d/stencil.c:38]   --->   Operation 111 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.38ns)   --->   "%br_ln33 = br void %for.inc89" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 112 'br' 'br_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 113 'alloca' 'i_2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 0"   --->   Operation 114 'getelementptr' 'C_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 115 [2/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 115 'load' 'C_load' <Predicate = (icmp_ln31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i32 %C, i64 0, i64 1"   --->   Operation 116 'getelementptr' 'C_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 117 'load' 'C_load_1' <Predicate = (icmp_ln31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_9 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 1, i4 %i_2" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 118 'store' 'store_ln11' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%j_1 = phi i4 %add_ln33, void %for.inc89.split, i4 1, void %row_bound_col.split" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 119 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i4 %j_1, i4 15" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 120 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc89.split, void %for.inc92" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 121 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_4, i4 %j_1, i3 0" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %shl_ln" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 123 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln35" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 124 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 125 [2/2] (1.20ns)   --->   "%orig_load_4 = load i11 %orig_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 125 'load' 'orig_load_4' <Predicate = (!icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln36 = or i11 %shl_ln, i11 7" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 126 'or' 'or_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %or_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 127 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 128 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 129 [2/2] (1.20ns)   --->   "%orig_load_5 = load i11 %orig_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 129 'load' 'orig_load_5' <Predicate = (!icmp_ln33)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 130 [1/1] (0.70ns)   --->   "%add_ln33 = add i4 %j_1, i4 1" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 130 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln31 = add i4 %i_4, i4 1" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 131 'add' 'add_ln31' <Predicate = (icmp_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %add_ln31, i4 %i_1" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 132 'store' 'store_ln11' <Predicate = (icmp_ln33)> <Delay = 0.38>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln31 = br void %row_bound_col" [data/benchmarks/stencil3d/stencil.c:31]   --->   Operation 133 'br' 'br_ln31' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.40>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:34]   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/stencil3d/stencil.c:37]   --->   Operation 135 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/2] (1.20ns)   --->   "%orig_load_4 = load i11 %orig_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 136 'load' 'orig_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%sol_addr_4 = getelementptr i32 %sol, i64 0, i64 %zext_ln35" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 137 'getelementptr' 'sol_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.20ns)   --->   "%store_ln35 = store i32 %orig_load_4, i11 %sol_addr_4" [data/benchmarks/stencil3d/stencil.c:35]   --->   Operation 138 'store' 'store_ln35' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 139 [1/2] (1.20ns)   --->   "%orig_load_5 = load i11 %orig_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 139 'load' 'orig_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sol_addr_5 = getelementptr i32 %sol, i64 0, i64 %zext_ln36" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 140 'getelementptr' 'sol_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.20ns)   --->   "%store_ln36 = store i32 %orig_load_5, i11 %sol_addr_5" [data/benchmarks/stencil3d/stencil.c:36]   --->   Operation 141 'store' 'store_ln36' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc89" [data/benchmarks/stencil3d/stencil.c:33]   --->   Operation 142 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.69>
ST_12 : Operation 143 [1/2] (0.69ns)   --->   "%C_load = load i1 %C_addr"   --->   Operation 143 'load' 'C_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 144 [1/2] (0.69ns)   --->   "%C_load_1 = load i1 %C_addr_1"   --->   Operation 144 'load' 'C_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln42 = br void %loop_col" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 145 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.70>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i_2"   --->   Operation 146 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_eq  i4 %i_5, i4 15" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 147 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %loop_col.split, void %for.end175" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 148 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln43 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:43]   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/stencil3d/stencil.c:60]   --->   Operation 150 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.70ns)   --->   "%indvars_iv_next33 = add i4 %i_5, i4 1"   --->   Operation 151 'add' 'indvars_iv_next33' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_5, i4 0"   --->   Operation 152 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.38ns)   --->   "%br_ln44 = br void %loop_row" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 153 'br' 'br_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [data/benchmarks/stencil3d/stencil.c:61]   --->   Operation 154 'ret' 'ret_ln61' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 1.09>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%j_2 = phi i4 %indvars_iv_next19, void %for.inc170, i4 1, void %loop_col.split"   --->   Operation 155 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.70ns)   --->   "%icmp_ln44 = icmp_eq  i4 %j_2, i4 15" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 156 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %loop_row.split, void %for.inc173" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 157 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [data/benchmarks/stencil3d/stencil.c:45]   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/stencil3d/stencil.c:59]   --->   Operation 159 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%tmp1_cast_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j_2"   --->   Operation 160 'bitconcatenate' 'tmp1_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%tmp1_cast_cast_cast = zext i5 %tmp1_cast_cast"   --->   Operation 161 'zext' 'tmp1_cast_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.70ns)   --->   "%empty_15 = add i8 %tmp1_cast_cast_cast, i8 %tmp_3"   --->   Operation 162 'add' 'empty_15' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i5 %tmp1_cast_cast"   --->   Operation 163 'sext' 'tmp2_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.70ns)   --->   "%empty_16 = add i8 %tmp2_cast, i8 %tmp_3"   --->   Operation 164 'add' 'empty_16' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.70ns)   --->   "%indvars_iv_next19 = add i4 %j_2, i4 1"   --->   Operation 165 'add' 'indvars_iv_next19' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.70ns)   --->   "%tmp3 = add i4 %j_2, i4 15"   --->   Operation 166 'add' 'tmp3' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln46 = br void %for.inc167" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 167 'br' 'br_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.38>
ST_14 : Operation 168 [1/1] (0.38ns)   --->   "%store_ln11 = store i4 %indvars_iv_next33, i4 %i_2" [data/benchmarks/stencil3d/stencil.c:11]   --->   Operation 168 'store' 'store_ln11' <Predicate = (icmp_ln44)> <Delay = 0.38>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln42 = br void %loop_col" [data/benchmarks/stencil3d/stencil.c:42]   --->   Operation 169 'br' 'br_ln42' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 1.20>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%k_2 = phi i3 %add_ln53, void %for.inc167.split, i3 1, void %loop_row.split" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 170 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.57ns)   --->   "%icmp_ln46 = icmp_eq  i3 %k_2, i3 7" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 171 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc167.split, void %for.inc170" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 172 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 173 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i11 %add_ln2" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 174 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln48" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 175 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_15 : Operation 176 [2/2] (1.20ns)   --->   "%sum0 = load i11 %orig_addr_6" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 176 'load' 'sum0' <Predicate = (!icmp_ln46)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln44 = br void %loop_row" [data/benchmarks/stencil3d/stencil.c:44]   --->   Operation 177 'br' 'br_ln44' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 4.37>
ST_16 : Operation 178 [1/2] (1.20ns)   --->   "%sum0 = load i11 %orig_addr_6" [data/benchmarks/stencil3d/stencil.c:48]   --->   Operation 178 'load' 'sum0' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%add_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_15, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 179 'bitconcatenate' 'add_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i11 %add_ln3" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 180 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln49" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 181 'getelementptr' 'orig_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [2/2] (1.20ns)   --->   "%orig_load_7 = load i11 %orig_addr_7" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 182 'load' 'orig_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%add_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %empty_16, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 183 'bitconcatenate' 'add_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %add_ln4" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 184 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln50" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 185 'getelementptr' 'orig_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [2/2] (1.20ns)   --->   "%orig_load_8 = load i11 %orig_addr_8" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 186 'load' 'orig_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 187 [1/1] (3.17ns)   --->   "%mul_ln57 = mul i32 %sum0, i32 %C_load" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 187 'mul' 'mul_ln57' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 1.20>
ST_17 : Operation 188 [1/2] (1.20ns)   --->   "%orig_load_7 = load i11 %orig_addr_7" [data/benchmarks/stencil3d/stencil.c:49]   --->   Operation 188 'load' 'orig_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 189 [1/2] (1.20ns)   --->   "%orig_load_8 = load i11 %orig_addr_8" [data/benchmarks/stencil3d/stencil.c:50]   --->   Operation 189 'load' 'orig_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%add_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %indvars_iv_next19, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 190 'bitconcatenate' 'add_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %add_ln5" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 191 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%orig_addr_9 = getelementptr i32 %orig, i64 0, i64 %zext_ln51" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 192 'getelementptr' 'orig_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [2/2] (1.20ns)   --->   "%orig_load_9 = load i11 %orig_addr_9" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 193 'load' 'orig_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %tmp3, i3 %k_2" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 194 'bitconcatenate' 'add_ln6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %add_ln6" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 195 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%orig_addr_10 = getelementptr i32 %orig, i64 0, i64 %zext_ln52" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 196 'getelementptr' 'orig_addr_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [2/2] (1.20ns)   --->   "%orig_load_10 = load i11 %orig_addr_10" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 197 'load' 'orig_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 18 <SV = 10> <Delay = 2.08>
ST_18 : Operation 198 [1/2] (1.20ns)   --->   "%orig_load_9 = load i11 %orig_addr_9" [data/benchmarks/stencil3d/stencil.c:51]   --->   Operation 198 'load' 'orig_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 199 [1/2] (1.20ns)   --->   "%orig_load_10 = load i11 %orig_addr_10" [data/benchmarks/stencil3d/stencil.c:52]   --->   Operation 199 'load' 'orig_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 200 [1/1] (0.57ns)   --->   "%add_ln53 = add i3 %k_2, i3 1" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 200 'add' 'add_ln53' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%add_ln53_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %add_ln53" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 201 'bitconcatenate' 'add_ln53_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %add_ln53_1" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 202 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%orig_addr_11 = getelementptr i32 %orig, i64 0, i64 %zext_ln53" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 203 'getelementptr' 'orig_addr_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [2/2] (1.20ns)   --->   "%orig_load_11 = load i11 %orig_addr_11" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 204 'load' 'orig_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 205 [1/1] (0.57ns)   --->   "%add_ln54 = add i3 %k_2, i3 7" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 205 'add' 'add_ln54' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%add_ln54_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %i_5, i4 %j_2, i3 %add_ln54" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 206 'bitconcatenate' 'add_ln54_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i11 %add_ln54_1" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 207 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%orig_addr_12 = getelementptr i32 %orig, i64 0, i64 %zext_ln54" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 208 'getelementptr' 'orig_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [2/2] (1.20ns)   --->   "%orig_load_12 = load i11 %orig_addr_12" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 209 'load' 'orig_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_18 : Operation 210 [1/1] (0.88ns)   --->   "%add_ln57 = add i32 %orig_load_7, i32 %orig_load_9" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 210 'add' 'add_ln57' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 5.83>
ST_19 : Operation 211 [1/2] (1.20ns)   --->   "%orig_load_11 = load i11 %orig_addr_11" [data/benchmarks/stencil3d/stencil.c:53]   --->   Operation 211 'load' 'orig_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 212 [1/2] (1.20ns)   --->   "%orig_load_12 = load i11 %orig_addr_12" [data/benchmarks/stencil3d/stencil.c:54]   --->   Operation 212 'load' 'orig_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_19 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %add_ln57, i32 %orig_load_8" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 213 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_2 = add i32 %orig_load_11, i32 %orig_load_12" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 214 'add' 'add_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_3 = add i32 %add_ln57_2, i32 %orig_load_10" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 215 'add' 'add_ln57_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 216 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_4 = add i32 %add_ln57_3, i32 %add_ln57_1" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 216 'add' 'add_ln57_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 217 [1/1] (3.17ns)   --->   "%mul_ln57_1 = mul i32 %C_load_1, i32 %add_ln57_4" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 217 'mul' 'mul_ln57_1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 2.08>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [data/benchmarks/stencil3d/stencil.c:47]   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/stencil3d/stencil.c:58]   --->   Operation 219 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.88ns)   --->   "%add_ln57_5 = add i32 %mul_ln57_1, i32 %mul_ln57" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 220 'add' 'add_ln57_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%sol_addr_6 = getelementptr i32 %sol, i64 0, i64 %zext_ln48" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 221 'getelementptr' 'sol_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (1.20ns)   --->   "%store_ln57 = store i32 %add_ln57_5, i11 %sol_addr_6" [data/benchmarks/stencil3d/stencil.c:57]   --->   Operation 222 'store' 'store_ln57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc167" [data/benchmarks/stencil3d/stencil.c:46]   --->   Operation 223 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 011111000000000000000]
specpipeline_ln10      (specpipeline     ) [ 000000000000000000000]
spectopmodule_ln10     (spectopmodule    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln15                (br               ) [ 000000000000000000000]
j_3                    (load             ) [ 000000000000000000000]
icmp_ln15              (icmp             ) [ 001111000000000000000]
add_ln15               (add              ) [ 000111000000000000000]
br_ln15                (br               ) [ 000000000000000000000]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000000000]
specloopname_ln22      (specloopname     ) [ 000000000000000000000]
empty                  (trunc            ) [ 000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 000111000000000000000]
zext_ln17              (zext             ) [ 000111000000000000000]
br_ln17                (br               ) [ 001111000000000000000]
i                      (alloca           ) [ 001111111000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln23                (br               ) [ 000000000000000000000]
k                      (phi              ) [ 000100000000000000000]
icmp_ln17              (icmp             ) [ 001111000000000000000]
add_ln17               (add              ) [ 001111000000000000000]
br_ln17                (br               ) [ 000000000000000000000]
zext_ln17_1            (zext             ) [ 000000000000000000000]
add_ln19               (add              ) [ 000000000000000000000]
zext_ln19              (zext             ) [ 000010000000000000000]
orig_addr              (getelementptr    ) [ 000010000000000000000]
or_ln                  (bitconcatenate   ) [ 000000000000000000000]
add_ln20               (add              ) [ 000010000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln15                (br               ) [ 000000000000000000000]
orig_load              (load             ) [ 000000000000000000000]
sol_addr               (getelementptr    ) [ 000000000000000000000]
store_ln19             (store            ) [ 000000000000000000000]
sext_ln20              (sext             ) [ 000000000000000000000]
zext_ln20              (zext             ) [ 000001000000000000000]
orig_addr_1            (getelementptr    ) [ 000001000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000000000]
specloopname_ln21      (specloopname     ) [ 000000000000000000000]
orig_load_1            (load             ) [ 000000000000000000000]
sol_addr_1             (getelementptr    ) [ 000000000000000000000]
store_ln20             (store            ) [ 000000000000000000000]
br_ln17                (br               ) [ 001111000000000000000]
i_3                    (load             ) [ 000000011000000000000]
icmp_ln23              (icmp             ) [ 000000111000000000000]
br_ln23                (br               ) [ 000000000000000000000]
speclooptripcount_ln24 (speclooptripcount) [ 000000000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000000]
empty_14               (or               ) [ 000000011000000000000]
br_ln25                (br               ) [ 000000111000000000000]
i_1                    (alloca           ) [ 000000111111000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000]
k_1                    (phi              ) [ 000000010000000000000]
icmp_ln25              (icmp             ) [ 000000111000000000000]
add_ln25               (add              ) [ 000000111000000000000]
br_ln25                (br               ) [ 000000000000000000000]
zext_ln25              (zext             ) [ 000000000000000000000]
add_ln                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln27              (zext             ) [ 000000001000000000000]
orig_addr_2            (getelementptr    ) [ 000000001000000000000]
add_ln28               (add              ) [ 000000000000000000000]
zext_ln28              (zext             ) [ 000000001000000000000]
orig_addr_3            (getelementptr    ) [ 000000001000000000000]
add_ln23               (add              ) [ 000000000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln23                (br               ) [ 000000000000000000000]
speclooptripcount_ln26 (speclooptripcount) [ 000000000000000000000]
specloopname_ln29      (specloopname     ) [ 000000000000000000000]
orig_load_2            (load             ) [ 000000000000000000000]
sol_addr_2             (getelementptr    ) [ 000000000000000000000]
store_ln27             (store            ) [ 000000000000000000000]
orig_load_3            (load             ) [ 000000000000000000000]
sol_addr_3             (getelementptr    ) [ 000000000000000000000]
store_ln28             (store            ) [ 000000000000000000000]
br_ln25                (br               ) [ 000000111000000000000]
i_4                    (load             ) [ 000000000011000000000]
icmp_ln31              (icmp             ) [ 000000000111000000000]
br_ln31                (br               ) [ 000000000000000000000]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000000000000]
specloopname_ln38      (specloopname     ) [ 000000000000000000000]
br_ln33                (br               ) [ 000000000111000000000]
i_2                    (alloca           ) [ 000000000111111111111]
C_addr                 (getelementptr    ) [ 000000000000100000000]
C_addr_1               (getelementptr    ) [ 000000000000100000000]
store_ln11             (store            ) [ 000000000000000000000]
j_1                    (phi              ) [ 000000000010000000000]
icmp_ln33              (icmp             ) [ 000000000111000000000]
br_ln33                (br               ) [ 000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln35              (zext             ) [ 000000000001000000000]
orig_addr_4            (getelementptr    ) [ 000000000001000000000]
or_ln36                (or               ) [ 000000000000000000000]
zext_ln36              (zext             ) [ 000000000001000000000]
orig_addr_5            (getelementptr    ) [ 000000000001000000000]
add_ln33               (add              ) [ 000000000111000000000]
add_ln31               (add              ) [ 000000000000000000000]
store_ln11             (store            ) [ 000000000000000000000]
br_ln31                (br               ) [ 000000000000000000000]
speclooptripcount_ln34 (speclooptripcount) [ 000000000000000000000]
specloopname_ln37      (specloopname     ) [ 000000000000000000000]
orig_load_4            (load             ) [ 000000000000000000000]
sol_addr_4             (getelementptr    ) [ 000000000000000000000]
store_ln35             (store            ) [ 000000000000000000000]
orig_load_5            (load             ) [ 000000000000000000000]
sol_addr_5             (getelementptr    ) [ 000000000000000000000]
store_ln36             (store            ) [ 000000000000000000000]
br_ln33                (br               ) [ 000000000111000000000]
C_load                 (load             ) [ 000000000000011111111]
C_load_1               (load             ) [ 000000000000011111111]
br_ln42                (br               ) [ 000000000000000000000]
i_5                    (load             ) [ 000000000000001111111]
icmp_ln42              (icmp             ) [ 000000000000011111111]
br_ln42                (br               ) [ 000000000000000000000]
speclooptripcount_ln43 (speclooptripcount) [ 000000000000000000000]
specloopname_ln60      (specloopname     ) [ 000000000000000000000]
indvars_iv_next33      (add              ) [ 000000000000001111111]
tmp_3                  (bitconcatenate   ) [ 000000000000001111111]
br_ln44                (br               ) [ 000000000000011111111]
ret_ln61               (ret              ) [ 000000000000000000000]
j_2                    (phi              ) [ 000000000000001111111]
icmp_ln44              (icmp             ) [ 000000000000011111111]
br_ln44                (br               ) [ 000000000000000000000]
speclooptripcount_ln45 (speclooptripcount) [ 000000000000000000000]
specloopname_ln59      (specloopname     ) [ 000000000000000000000]
tmp1_cast_cast         (bitconcatenate   ) [ 000000000000000000000]
tmp1_cast_cast_cast    (zext             ) [ 000000000000000000000]
empty_15               (add              ) [ 000000000000000111111]
tmp2_cast              (sext             ) [ 000000000000000000000]
empty_16               (add              ) [ 000000000000000111111]
indvars_iv_next19      (add              ) [ 000000000000011111111]
tmp3                   (add              ) [ 000000000000000111111]
br_ln46                (br               ) [ 000000000000011111111]
store_ln11             (store            ) [ 000000000000000000000]
br_ln42                (br               ) [ 000000000000000000000]
k_2                    (phi              ) [ 000000000000000111100]
icmp_ln46              (icmp             ) [ 000000000000011111111]
br_ln46                (br               ) [ 000000000000000000000]
add_ln2                (bitconcatenate   ) [ 000000000000000000000]
zext_ln48              (zext             ) [ 000000000000000011111]
orig_addr_6            (getelementptr    ) [ 000000000000000010000]
br_ln44                (br               ) [ 000000000000011111111]
sum0                   (load             ) [ 000000000000000000000]
add_ln3                (bitconcatenate   ) [ 000000000000000000000]
zext_ln49              (zext             ) [ 000000000000000000000]
orig_addr_7            (getelementptr    ) [ 000000000000000001000]
add_ln4                (bitconcatenate   ) [ 000000000000000000000]
zext_ln50              (zext             ) [ 000000000000000000000]
orig_addr_8            (getelementptr    ) [ 000000000000000001000]
mul_ln57               (mul              ) [ 000000000000000001111]
orig_load_7            (load             ) [ 000000000000000000100]
orig_load_8            (load             ) [ 000000000000000000110]
add_ln5                (bitconcatenate   ) [ 000000000000000000000]
zext_ln51              (zext             ) [ 000000000000000000000]
orig_addr_9            (getelementptr    ) [ 000000000000000000100]
add_ln6                (bitconcatenate   ) [ 000000000000000000000]
zext_ln52              (zext             ) [ 000000000000000000000]
orig_addr_10           (getelementptr    ) [ 000000000000000000100]
orig_load_9            (load             ) [ 000000000000000000000]
orig_load_10           (load             ) [ 000000000000000000010]
add_ln53               (add              ) [ 000000000000011100011]
add_ln53_1             (bitconcatenate   ) [ 000000000000000000000]
zext_ln53              (zext             ) [ 000000000000000000000]
orig_addr_11           (getelementptr    ) [ 000000000000000000010]
add_ln54               (add              ) [ 000000000000000000000]
add_ln54_1             (bitconcatenate   ) [ 000000000000000000000]
zext_ln54              (zext             ) [ 000000000000000000000]
orig_addr_12           (getelementptr    ) [ 000000000000000000010]
add_ln57               (add              ) [ 000000000000000000010]
orig_load_11           (load             ) [ 000000000000000000000]
orig_load_12           (load             ) [ 000000000000000000000]
add_ln57_1             (add              ) [ 000000000000000000000]
add_ln57_2             (add              ) [ 000000000000000000000]
add_ln57_3             (add              ) [ 000000000000000000000]
add_ln57_4             (add              ) [ 000000000000000000000]
mul_ln57_1             (mul              ) [ 000000000000000000001]
speclooptripcount_ln47 (speclooptripcount) [ 000000000000000000000]
specloopname_ln58      (specloopname     ) [ 000000000000000000000]
add_ln57_5             (add              ) [ 000000000000000000000]
sol_addr_6             (getelementptr    ) [ 000000000000000000000]
store_ln57             (store            ) [ 000000000000000000000]
br_ln46                (br               ) [ 000000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="118" class="1004" name="orig_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="168" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="169" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
<pin id="171" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load/3 orig_load_1/4 orig_load_2/7 orig_load_3/7 orig_load_4/10 orig_load_5/10 sum0/15 orig_load_7/16 orig_load_8/16 orig_load_9/17 orig_load_10/17 orig_load_11/18 orig_load_12/18 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sol_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="1"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="11" slack="0"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/4 store_ln20/5 store_ln27/8 store_ln28/8 store_ln35/11 store_ln36/11 store_ln57/20 "/>
</bind>
</comp>

<comp id="145" class="1004" name="orig_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="0"/>
<pin id="149" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sol_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="1"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_1/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="orig_addr_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="orig_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sol_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="1"/>
<pin id="185" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_2/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sol_addr_3_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="1"/>
<pin id="198" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_3/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="C_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="0"/>
<pin id="215" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="7"/>
<pin id="218" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/9 C_load_1/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="C_addr_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="orig_addr_4_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_4/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="orig_addr_5_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_5/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sol_addr_4_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="11" slack="1"/>
<pin id="249" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_4/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sol_addr_5_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="11" slack="1"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_5/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="orig_addr_6_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_6/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="orig_addr_7_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="11" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_7/16 "/>
</bind>
</comp>

<comp id="277" class="1004" name="orig_addr_8_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_8/16 "/>
</bind>
</comp>

<comp id="285" class="1004" name="orig_addr_9_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_9/17 "/>
</bind>
</comp>

<comp id="293" class="1004" name="orig_addr_10_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_10/17 "/>
</bind>
</comp>

<comp id="301" class="1004" name="orig_addr_11_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="11" slack="0"/>
<pin id="305" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_11/18 "/>
</bind>
</comp>

<comp id="309" class="1004" name="orig_addr_12_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="11" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_12/18 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sol_addr_6_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="11" slack="5"/>
<pin id="321" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr_6/20 "/>
</bind>
</comp>

<comp id="325" class="1005" name="k_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="k_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="1"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="k_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="k_1_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/7 "/>
</bind>
</comp>

<comp id="347" class="1005" name="j_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="j_1_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="j_2_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/14 "/>
</bind>
</comp>

<comp id="370" class="1005" name="k_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="1"/>
<pin id="372" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="k_2_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/15 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57/16 mul_ln57_1/19 "/>
</bind>
</comp>

<comp id="387" class="1005" name="reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_7 orig_load_10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln11_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="j_3_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln15_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="4" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln17_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln11_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln17_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln17_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln17_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln19_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="7" slack="1"/>
<pin id="452" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln19_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln20_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="7" slack="1"/>
<pin id="470" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln11_store_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="1"/>
<pin id="474" dir="0" index="1" bw="5" slack="2"/>
<pin id="475" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln20_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln20_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_3_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln23_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="empty_14_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="0"/>
<pin id="503" dir="0" index="1" bw="11" slack="0"/>
<pin id="504" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_14/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln11_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln25_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln25_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln25_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="0" index="3" bw="4" slack="0"/>
<pin id="533" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln27_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln28_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="0"/>
<pin id="544" dir="0" index="1" bw="11" slack="1"/>
<pin id="545" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln28_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln23_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln11_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="2"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="i_4_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="1"/>
<pin id="564" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln31_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln11_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln33_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="11" slack="0"/>
<pin id="584" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="4" slack="0"/>
<pin id="586" dir="0" index="3" bw="1" slack="0"/>
<pin id="587" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln35_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln36_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="0"/>
<pin id="598" dir="0" index="1" bw="11" slack="0"/>
<pin id="599" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln36_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/10 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln33_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln31_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln11_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="0" index="1" bw="4" slack="2"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="i_5_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="2"/>
<pin id="625" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln42_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="4" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/13 "/>
</bind>
</comp>

<comp id="632" class="1004" name="indvars_iv_next33_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="4" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next33/13 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="4" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln44_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/14 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp1_cast_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="5" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="4" slack="0"/>
<pin id="656" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1_cast_cast/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp1_cast_cast_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="5" slack="0"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast_cast_cast/14 "/>
</bind>
</comp>

<comp id="664" class="1004" name="empty_15_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="1"/>
<pin id="667" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_15/14 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp2_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/14 "/>
</bind>
</comp>

<comp id="673" class="1004" name="empty_16_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="0" index="1" bw="8" slack="1"/>
<pin id="676" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_16/14 "/>
</bind>
</comp>

<comp id="678" class="1004" name="indvars_iv_next19_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next19/14 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln11_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="1"/>
<pin id="692" dir="0" index="1" bw="4" slack="3"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/14 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln46_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/15 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="0"/>
<pin id="702" dir="0" index="1" bw="4" slack="2"/>
<pin id="703" dir="0" index="2" bw="4" slack="1"/>
<pin id="704" dir="0" index="3" bw="3" slack="0"/>
<pin id="705" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln2/15 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln48_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="11" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/15 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="2"/>
<pin id="717" dir="0" index="2" bw="3" slack="1"/>
<pin id="718" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln3/16 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln49_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/16 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="11" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="2"/>
<pin id="729" dir="0" index="2" bw="3" slack="1"/>
<pin id="730" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln4/16 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln50_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="0"/>
<pin id="735" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/16 "/>
</bind>
</comp>

<comp id="738" class="1004" name="add_ln5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="4"/>
<pin id="741" dir="0" index="2" bw="4" slack="3"/>
<pin id="742" dir="0" index="3" bw="3" slack="2"/>
<pin id="743" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln5/17 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln51_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="11" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/17 "/>
</bind>
</comp>

<comp id="751" class="1004" name="add_ln6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="0"/>
<pin id="753" dir="0" index="1" bw="4" slack="4"/>
<pin id="754" dir="0" index="2" bw="4" slack="3"/>
<pin id="755" dir="0" index="3" bw="3" slack="2"/>
<pin id="756" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln6/17 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln52_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/17 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln53_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="3"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/18 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln53_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="0" index="1" bw="4" slack="5"/>
<pin id="773" dir="0" index="2" bw="4" slack="4"/>
<pin id="774" dir="0" index="3" bw="3" slack="0"/>
<pin id="775" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln53_1/18 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln53_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="11" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/18 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln54_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="3"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/18 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln54_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="0"/>
<pin id="792" dir="0" index="1" bw="4" slack="5"/>
<pin id="793" dir="0" index="2" bw="4" slack="4"/>
<pin id="794" dir="0" index="3" bw="3" slack="0"/>
<pin id="795" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln54_1/18 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln54_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/18 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln57_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/18 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln57_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="0" index="1" bw="32" slack="2"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/19 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln57_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/19 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln57_3_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="1"/>
<pin id="823" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_3/19 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln57_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="0" index="1" bw="32" slack="0"/>
<pin id="829" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_4/19 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln57_5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="0" index="1" bw="32" slack="4"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_5/20 "/>
</bind>
</comp>

<comp id="838" class="1005" name="j_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln15_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="1"/>
<pin id="850" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="7" slack="1"/>
<pin id="855" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="zext_ln17_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="863" class="1005" name="i_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_ln17_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="0"/>
<pin id="875" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="878" class="1005" name="zext_ln19_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="64" slack="1"/>
<pin id="880" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="883" class="1005" name="orig_addr_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="1"/>
<pin id="885" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="888" class="1005" name="add_ln20_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="1"/>
<pin id="890" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln20_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="1"/>
<pin id="895" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="898" class="1005" name="orig_addr_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="1"/>
<pin id="900" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_1 "/>
</bind>
</comp>

<comp id="909" class="1005" name="empty_14_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="11" slack="1"/>
<pin id="911" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

<comp id="914" class="1005" name="i_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="4" slack="0"/>
<pin id="916" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="add_ln25_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="4" slack="0"/>
<pin id="926" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="929" class="1005" name="zext_ln27_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="1"/>
<pin id="931" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="934" class="1005" name="orig_addr_2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="1"/>
<pin id="936" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="zext_ln28_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="1"/>
<pin id="941" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="944" class="1005" name="orig_addr_3_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="1"/>
<pin id="946" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

<comp id="955" class="1005" name="i_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="0"/>
<pin id="957" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="962" class="1005" name="C_addr_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="967" class="1005" name="C_addr_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="zext_ln35_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="1"/>
<pin id="977" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="980" class="1005" name="orig_addr_4_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="11" slack="1"/>
<pin id="982" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_4 "/>
</bind>
</comp>

<comp id="985" class="1005" name="zext_ln36_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="64" slack="1"/>
<pin id="987" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="990" class="1005" name="orig_addr_5_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="11" slack="1"/>
<pin id="992" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_5 "/>
</bind>
</comp>

<comp id="995" class="1005" name="add_ln33_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="4" slack="0"/>
<pin id="997" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="C_load_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="4"/>
<pin id="1002" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="1005" class="1005" name="C_load_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="7"/>
<pin id="1007" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="C_load_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="i_5_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="4" slack="2"/>
<pin id="1012" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="indvars_iv_next33_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="4" slack="1"/>
<pin id="1024" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next33 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmp_3_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="1"/>
<pin id="1029" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="empty_15_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="2"/>
<pin id="1038" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="empty_16_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="2"/>
<pin id="1043" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="indvars_iv_next19_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="4" slack="0"/>
<pin id="1048" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv_next19 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="tmp3_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="4" slack="3"/>
<pin id="1054" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="zext_ln48_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="64" slack="5"/>
<pin id="1062" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="orig_addr_6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="1"/>
<pin id="1067" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_6 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="orig_addr_7_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="11" slack="1"/>
<pin id="1072" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_7 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="orig_addr_8_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="1"/>
<pin id="1077" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_8 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="mul_ln57_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="4"/>
<pin id="1082" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln57 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="orig_load_8_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="2"/>
<pin id="1087" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="orig_load_8 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="orig_addr_9_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="11" slack="1"/>
<pin id="1092" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_9 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="orig_addr_10_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="11" slack="1"/>
<pin id="1097" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_10 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="add_ln53_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="3" slack="1"/>
<pin id="1102" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="orig_addr_11_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="11" slack="1"/>
<pin id="1107" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_11 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="orig_addr_12_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="11" slack="1"/>
<pin id="1112" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_12 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln57_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="mul_ln57_1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln57_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="125" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="125" pin="7"/><net_sink comp="138" pin=4"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="76" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="234"><net_src comp="2" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="258"><net_src comp="4" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="274"><net_src comp="2" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="290"><net_src comp="2" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="293" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="301" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="314"><net_src comp="2" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="322"><net_src comp="4" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="317" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="92" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="386"><net_src comp="125" pin="7"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="125" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="125" pin="7"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="44" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="329" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="329" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="329" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="48" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="329" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="491"><net_src comp="484" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="484" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="340" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="340" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="44" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="340" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="536"><net_src comp="340" pin="4"/><net_sink comp="528" pin=3"/></net>

<net id="540"><net_src comp="528" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="546"><net_src comp="524" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="556"><net_src comp="44" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="58" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="44" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="351" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="58" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="78" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="351" pin="4"/><net_sink comp="582" pin=2"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="594"><net_src comp="582" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="600"><net_src comp="582" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="80" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="611"><net_src comp="351" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="44" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="44" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="623" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="44" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="52" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="623" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="362" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="58" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="90" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="362" pin="4"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="652" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="362" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="44" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="362" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="58" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="698"><net_src comp="374" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="94" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="78" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="707"><net_src comp="358" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="708"><net_src comp="374" pin="4"/><net_sink comp="700" pin=3"/></net>

<net id="712"><net_src comp="700" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="719"><net_src comp="96" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="370" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="724"><net_src comp="714" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="731"><net_src comp="96" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="370" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="726" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="744"><net_src comp="78" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="370" pin="1"/><net_sink comp="738" pin=3"/></net>

<net id="749"><net_src comp="738" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="757"><net_src comp="78" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="370" pin="1"/><net_sink comp="751" pin=3"/></net>

<net id="762"><net_src comp="751" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="768"><net_src comp="370" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="776"><net_src comp="78" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="358" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="764" pin="2"/><net_sink comp="770" pin=3"/></net>

<net id="782"><net_src comp="770" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="788"><net_src comp="370" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="94" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="796"><net_src comp="78" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="358" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="798"><net_src comp="784" pin="2"/><net_sink comp="790" pin=3"/></net>

<net id="802"><net_src comp="790" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="808"><net_src comp="387" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="125" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="818"><net_src comp="125" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="125" pin="7"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="387" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="810" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="832"><net_src comp="826" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="837"><net_src comp="833" pin="2"/><net_sink comp="138" pin=4"/></net>

<net id="841"><net_src comp="102" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="851"><net_src comp="406" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="856"><net_src comp="416" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="861"><net_src comp="424" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="866"><net_src comp="106" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="876"><net_src comp="439" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="881"><net_src comp="454" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="886"><net_src comp="118" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="891"><net_src comp="467" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="896"><net_src comp="479" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="901"><net_src comp="145" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="912"><net_src comp="501" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="917"><net_src comp="110" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="920"><net_src comp="914" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="927"><net_src comp="518" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="932"><net_src comp="537" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="937"><net_src comp="161" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="942"><net_src comp="547" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="947"><net_src comp="173" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="958"><net_src comp="114" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="965"><net_src comp="202" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="970"><net_src comp="220" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="978"><net_src comp="591" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="983"><net_src comp="229" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="988"><net_src comp="602" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="993"><net_src comp="237" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="998"><net_src comp="607" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1003"><net_src comp="210" pin="7"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="1008"><net_src comp="210" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1013"><net_src comp="623" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1025"><net_src comp="632" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1030"><net_src comp="638" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1039"><net_src comp="664" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1044"><net_src comp="673" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1049"><net_src comp="678" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1055"><net_src comp="684" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="1063"><net_src comp="709" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1068"><net_src comp="261" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="1073"><net_src comp="269" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1078"><net_src comp="277" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="1083"><net_src comp="382" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1088"><net_src comp="125" pin="7"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1093"><net_src comp="285" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1098"><net_src comp="293" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="1103"><net_src comp="764" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1108"><net_src comp="301" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1113"><net_src comp="309" pin="3"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="1118"><net_src comp="804" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1123"><net_src comp="382" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="833" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol | {4 5 8 11 20 }
 - Input state : 
	Port: stencil3d : C | {9 12 }
	Port: stencil3d : orig | {3 4 5 7 8 10 11 15 16 17 18 19 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln15 : 1
		add_ln15 : 1
		br_ln15 : 2
		empty : 1
		tmp_1 : 2
		zext_ln17 : 3
		store_ln11 : 1
	State 3
		icmp_ln17 : 1
		add_ln17 : 1
		br_ln17 : 2
		zext_ln17_1 : 1
		add_ln19 : 2
		zext_ln19 : 3
		orig_addr : 4
		orig_load : 5
		or_ln : 1
		add_ln20 : 2
	State 4
		store_ln19 : 1
		zext_ln20 : 1
		orig_addr_1 : 2
		orig_load_1 : 3
	State 5
		store_ln20 : 1
	State 6
		icmp_ln23 : 1
		br_ln23 : 2
		tmp_2 : 1
		empty_14 : 2
		store_ln11 : 1
	State 7
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		zext_ln25 : 1
		add_ln : 1
		zext_ln27 : 2
		orig_addr_2 : 3
		orig_load_2 : 4
		add_ln28 : 2
		zext_ln28 : 3
		orig_addr_3 : 4
		orig_load_3 : 5
		store_ln11 : 1
	State 8
		store_ln27 : 1
		store_ln28 : 1
	State 9
		icmp_ln31 : 1
		br_ln31 : 2
		C_load : 1
		C_load_1 : 1
		store_ln11 : 1
	State 10
		icmp_ln33 : 1
		br_ln33 : 2
		shl_ln : 1
		zext_ln35 : 2
		orig_addr_4 : 3
		orig_load_4 : 4
		or_ln36 : 2
		zext_ln36 : 2
		orig_addr_5 : 3
		orig_load_5 : 4
		add_ln33 : 1
		store_ln11 : 1
	State 11
		store_ln35 : 1
		store_ln36 : 1
	State 12
	State 13
		icmp_ln42 : 1
		br_ln42 : 2
		indvars_iv_next33 : 1
		tmp_3 : 1
	State 14
		icmp_ln44 : 1
		br_ln44 : 2
		tmp1_cast_cast : 1
		tmp1_cast_cast_cast : 2
		empty_15 : 3
		tmp2_cast : 2
		empty_16 : 3
		indvars_iv_next19 : 1
		tmp3 : 1
	State 15
		icmp_ln46 : 1
		br_ln46 : 2
		add_ln2 : 1
		zext_ln48 : 2
		orig_addr_6 : 3
		sum0 : 4
	State 16
		zext_ln49 : 1
		orig_addr_7 : 2
		orig_load_7 : 3
		zext_ln50 : 1
		orig_addr_8 : 2
		orig_load_8 : 3
		mul_ln57 : 1
	State 17
		zext_ln51 : 1
		orig_addr_9 : 2
		orig_load_9 : 3
		zext_ln52 : 1
		orig_addr_10 : 2
		orig_load_10 : 3
	State 18
		add_ln53_1 : 1
		zext_ln53 : 2
		orig_addr_11 : 3
		orig_load_11 : 4
		add_ln54_1 : 1
		zext_ln54 : 2
		orig_addr_12 : 3
		orig_load_12 : 4
		add_ln57 : 1
	State 19
		add_ln57_2 : 1
		add_ln57_3 : 2
		add_ln57_4 : 3
		mul_ln57_1 : 4
	State 20
		store_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln15_fu_406      |    0    |    0    |    12   |
|          |       add_ln17_fu_439      |    0    |    0    |    12   |
|          |       add_ln19_fu_449      |    0    |    0    |    14   |
|          |       add_ln20_fu_467      |    0    |    0    |    15   |
|          |       add_ln25_fu_518      |    0    |    0    |    12   |
|          |       add_ln28_fu_542      |    0    |    0    |    18   |
|          |       add_ln23_fu_552      |    0    |    0    |    12   |
|          |       add_ln33_fu_607      |    0    |    0    |    12   |
|          |       add_ln31_fu_613      |    0    |    0    |    12   |
|          |  indvars_iv_next33_fu_632  |    0    |    0    |    12   |
|    add   |       empty_15_fu_664      |    0    |    0    |    15   |
|          |       empty_16_fu_673      |    0    |    0    |    15   |
|          |  indvars_iv_next19_fu_678  |    0    |    0    |    12   |
|          |         tmp3_fu_684        |    0    |    0    |    12   |
|          |       add_ln53_fu_764      |    0    |    0    |    10   |
|          |       add_ln54_fu_784      |    0    |    0    |    10   |
|          |       add_ln57_fu_804      |    0    |    0    |    39   |
|          |      add_ln57_1_fu_810     |    0    |    0    |    32   |
|          |      add_ln57_2_fu_814     |    0    |    0    |    32   |
|          |      add_ln57_3_fu_820     |    0    |    0    |    32   |
|          |      add_ln57_4_fu_826     |    0    |    0    |    32   |
|          |      add_ln57_5_fu_833     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln15_fu_400      |    0    |    0    |    12   |
|          |      icmp_ln17_fu_433      |    0    |    0    |    12   |
|          |      icmp_ln23_fu_487      |    0    |    0    |    12   |
|          |      icmp_ln25_fu_512      |    0    |    0    |    12   |
|   icmp   |      icmp_ln31_fu_565      |    0    |    0    |    12   |
|          |      icmp_ln33_fu_576      |    0    |    0    |    12   |
|          |      icmp_ln42_fu_626      |    0    |    0    |    12   |
|          |      icmp_ln44_fu_646      |    0    |    0    |    12   |
|          |      icmp_ln46_fu_694      |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_382         |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        empty_fu_412        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_416        |    0    |    0    |    0    |
|          |        or_ln_fu_459        |    0    |    0    |    0    |
|          |        tmp_2_fu_493        |    0    |    0    |    0    |
|          |        add_ln_fu_528       |    0    |    0    |    0    |
|          |        shl_ln_fu_582       |    0    |    0    |    0    |
|          |        tmp_3_fu_638        |    0    |    0    |    0    |
|bitconcatenate|    tmp1_cast_cast_fu_652   |    0    |    0    |    0    |
|          |       add_ln2_fu_700       |    0    |    0    |    0    |
|          |       add_ln3_fu_714       |    0    |    0    |    0    |
|          |       add_ln4_fu_726       |    0    |    0    |    0    |
|          |       add_ln5_fu_738       |    0    |    0    |    0    |
|          |       add_ln6_fu_751       |    0    |    0    |    0    |
|          |      add_ln53_1_fu_770     |    0    |    0    |    0    |
|          |      add_ln54_1_fu_790     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln17_fu_424      |    0    |    0    |    0    |
|          |     zext_ln17_1_fu_445     |    0    |    0    |    0    |
|          |      zext_ln19_fu_454      |    0    |    0    |    0    |
|          |      zext_ln20_fu_479      |    0    |    0    |    0    |
|          |      zext_ln25_fu_524      |    0    |    0    |    0    |
|          |      zext_ln27_fu_537      |    0    |    0    |    0    |
|          |      zext_ln28_fu_547      |    0    |    0    |    0    |
|          |      zext_ln35_fu_591      |    0    |    0    |    0    |
|   zext   |      zext_ln36_fu_602      |    0    |    0    |    0    |
|          | tmp1_cast_cast_cast_fu_660 |    0    |    0    |    0    |
|          |      zext_ln48_fu_709      |    0    |    0    |    0    |
|          |      zext_ln49_fu_721      |    0    |    0    |    0    |
|          |      zext_ln50_fu_733      |    0    |    0    |    0    |
|          |      zext_ln51_fu_746      |    0    |    0    |    0    |
|          |      zext_ln52_fu_759      |    0    |    0    |    0    |
|          |      zext_ln53_fu_779      |    0    |    0    |    0    |
|          |      zext_ln54_fu_799      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln20_fu_476      |    0    |    0    |    0    |
|          |      tmp2_cast_fu_669      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       empty_14_fu_501      |    0    |    0    |    0    |
|          |       or_ln36_fu_596       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   537   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     C_addr_1_reg_967     |    1   |
|      C_addr_reg_962      |    1   |
|     C_load_1_reg_1005    |   32   |
|      C_load_reg_1000     |   32   |
|     add_ln15_reg_848     |    5   |
|     add_ln17_reg_873     |    4   |
|     add_ln20_reg_888     |    8   |
|     add_ln25_reg_924     |    4   |
|     add_ln33_reg_995     |    4   |
|     add_ln53_reg_1100    |    3   |
|     add_ln57_reg_1115    |   32   |
|     empty_14_reg_909     |   11   |
|     empty_15_reg_1036    |    8   |
|     empty_16_reg_1041    |    8   |
|        i_1_reg_914       |    4   |
|        i_2_reg_955       |    4   |
|       i_5_reg_1010       |    4   |
|         i_reg_863        |    4   |
|indvars_iv_next19_reg_1046|    4   |
|indvars_iv_next33_reg_1022|    4   |
|        j_1_reg_347       |    4   |
|        j_2_reg_358       |    4   |
|         j_reg_838        |    5   |
|        k_1_reg_336       |    4   |
|        k_2_reg_370       |    3   |
|         k_reg_325        |    4   |
|    mul_ln57_1_reg_1120   |   32   |
|     mul_ln57_reg_1080    |   32   |
|   orig_addr_10_reg_1095  |   11   |
|   orig_addr_11_reg_1105  |   11   |
|   orig_addr_12_reg_1110  |   11   |
|    orig_addr_1_reg_898   |   11   |
|    orig_addr_2_reg_934   |   11   |
|    orig_addr_3_reg_944   |   11   |
|    orig_addr_4_reg_980   |   11   |
|    orig_addr_5_reg_990   |   11   |
|   orig_addr_6_reg_1065   |   11   |
|   orig_addr_7_reg_1070   |   11   |
|   orig_addr_8_reg_1075   |   11   |
|   orig_addr_9_reg_1090   |   11   |
|     orig_addr_reg_883    |   11   |
|   orig_load_8_reg_1085   |   32   |
|          reg_387         |   32   |
|       tmp3_reg_1052      |    4   |
|       tmp_1_reg_853      |    7   |
|      tmp_3_reg_1027      |    8   |
|     zext_ln17_reg_858    |    8   |
|     zext_ln19_reg_878    |   64   |
|     zext_ln20_reg_893    |   64   |
|     zext_ln27_reg_929    |   64   |
|     zext_ln28_reg_939    |   64   |
|     zext_ln35_reg_975    |   64   |
|     zext_ln36_reg_985    |   64   |
|    zext_ln48_reg_1060    |   64   |
+--------------------------+--------+
|           Total          |   947  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |  14  |  11  |   154  ||    65   |
| grp_access_fu_125 |  p2  |  12  |   0  |    0   ||    65   |
| grp_access_fu_138 |  p0  |   4  |  11  |   44   ||    20   |
| grp_access_fu_138 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_138 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_210 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_210 |  p2  |   2  |   0  |    0   ||    9    |
|    j_2_reg_358    |  p0  |   2  |   4  |    8   ||    9    |
|    k_2_reg_370    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_382    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_382    |  p1  |   2  |  32  |   64   ||    9    |
|      reg_387      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   428  || 5.14207 ||   236   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   537  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   236  |
|  Register |    -   |    -   |   947  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   947  |   773  |
+-----------+--------+--------+--------+--------+
