// Seed: 4288998909
module module_0 (
    output supply1 id_0
    , id_8,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3
    , id_9,
    output supply0 id_4,
    input supply0 id_5
    , id_10,
    output uwire id_6
);
  wire id_11;
  assign module_1.id_2 = 0;
  wire id_12;
  assign id_11 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd80,
    parameter id_4 = 32'd18
) (
    output wire id_0,
    input  wire id_1,
    input  wand _id_2,
    input  tri1 _id_3,
    input  tri1 _id_4,
    output wor  id_5
);
  logic [id_3  -  id_2 : 1  ==  id_4] id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_5
  );
endmodule
