ARM GAS  /tmp/cc2JibkO.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Src/stm32f1xx_hal_msp.c ****   *
  18:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f1xx_hal_msp.c ****   */
  20:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f1xx_hal_msp.c **** 
  22:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f1xx_hal_msp.c **** 
  26:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f1xx_hal_msp.c **** 
  28:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f1xx_hal_msp.c **** 
  31:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc2JibkO.s 			page 2


  33:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f1xx_hal_msp.c ****  
  36:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f1xx_hal_msp.c **** 
  38:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f1xx_hal_msp.c **** 
  41:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f1xx_hal_msp.c **** 
  43:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f1xx_hal_msp.c **** /**
  62:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f1xx_hal_msp.c ****   */
  64:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f1xx_hal_msp.c **** 
  70:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/cc2JibkO.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  76:Src/stm32f1xx_hal_msp.c ****   */
  77:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Src/stm32f1xx_hal_msp.c **** 
  79:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/cc2JibkO.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_RTC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_RTC_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  83:Src/stm32f1xx_hal_msp.c **** 
  84:Src/stm32f1xx_hal_msp.c **** /**
  85:Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
  86:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  88:Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Src/stm32f1xx_hal_msp.c **** */
  90:Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  91:Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 91 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 111              		.loc 1 92 3 view .LVU21
 112              		.loc 1 92 10 is_stmt 0 view .LVU22
 113 0000 0268     		ldr	r2, [r0]
 114              		.loc 1 92 5 view .LVU23
 115 0002 0C4B     		ldr	r3, .L12
 116 0004 9A42     		cmp	r2, r3
 117 0006 00D0     		beq	.L11
 118 0008 7047     		bx	lr
 119              	.L11:
  91:Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 120              		.loc 1 91 1 view .LVU24
 121 000a 00B5     		push	{lr}
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 14, -4
 125 000c 83B0     		sub	sp, sp, #12
 126              	.LCFI3:
 127              		.cfi_def_cfa_offset 16
  93:Src/stm32f1xx_hal_msp.c ****   {
  94:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  95:Src/stm32f1xx_hal_msp.c **** 
  96:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  97:Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 128              		.loc 1 97 5 is_stmt 1 view .LVU25
 129 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 130              	.LVL4:
  98:Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
  99:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 131              		.loc 1 99 5 view .LVU26
ARM GAS  /tmp/cc2JibkO.s 			page 5


 132              	.LBB5:
 133              		.loc 1 99 5 view .LVU27
 134              		.loc 1 99 5 view .LVU28
 135 0012 094B     		ldr	r3, .L12+4
 136 0014 DA69     		ldr	r2, [r3, #28]
 137 0016 42F00062 		orr	r2, r2, #134217728
 138 001a DA61     		str	r2, [r3, #28]
 139              		.loc 1 99 5 view .LVU29
 140 001c DB69     		ldr	r3, [r3, #28]
 141 001e 03F00063 		and	r3, r3, #134217728
 142 0022 0193     		str	r3, [sp, #4]
 143              		.loc 1 99 5 view .LVU30
 144 0024 019B     		ldr	r3, [sp, #4]
 145              	.LBE5:
 146              		.loc 1 99 5 view .LVU31
 100:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 101:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 147              		.loc 1 101 5 view .LVU32
 148 0026 054B     		ldr	r3, .L12+8
 149 0028 0122     		movs	r2, #1
 150 002a 1A60     		str	r2, [r3]
 102:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 103:Src/stm32f1xx_hal_msp.c **** 
 104:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 105:Src/stm32f1xx_hal_msp.c ****   }
 106:Src/stm32f1xx_hal_msp.c **** 
 107:Src/stm32f1xx_hal_msp.c **** }
 151              		.loc 1 107 1 is_stmt 0 view .LVU33
 152 002c 03B0     		add	sp, sp, #12
 153              	.LCFI4:
 154              		.cfi_def_cfa_offset 4
 155              		@ sp needed
 156 002e 5DF804FB 		ldr	pc, [sp], #4
 157              	.L13:
 158 0032 00BF     		.align	2
 159              	.L12:
 160 0034 00280040 		.word	1073752064
 161 0038 00100240 		.word	1073876992
 162 003c 3C044242 		.word	1111622716
 163              		.cfi_endproc
 164              	.LFE66:
 166              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 167              		.align	1
 168              		.global	HAL_RTC_MspDeInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu softvfp
 174              	HAL_RTC_MspDeInit:
 175              	.LVL5:
 176              	.LFB67:
 108:Src/stm32f1xx_hal_msp.c **** 
 109:Src/stm32f1xx_hal_msp.c **** /**
 110:Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 111:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 112:Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 113:Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/cc2JibkO.s 			page 6


 114:Src/stm32f1xx_hal_msp.c **** */
 115:Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 116:Src/stm32f1xx_hal_msp.c **** {
 177              		.loc 1 116 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 117:Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 182              		.loc 1 117 3 view .LVU35
 183              		.loc 1 117 10 is_stmt 0 view .LVU36
 184 0000 0268     		ldr	r2, [r0]
 185              		.loc 1 117 5 view .LVU37
 186 0002 044B     		ldr	r3, .L17
 187 0004 9A42     		cmp	r2, r3
 188 0006 00D0     		beq	.L16
 189              	.L14:
 118:Src/stm32f1xx_hal_msp.c ****   {
 119:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 120:Src/stm32f1xx_hal_msp.c **** 
 121:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 122:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 123:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 124:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 125:Src/stm32f1xx_hal_msp.c **** 
 126:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 127:Src/stm32f1xx_hal_msp.c ****   }
 128:Src/stm32f1xx_hal_msp.c **** 
 129:Src/stm32f1xx_hal_msp.c **** }
 190              		.loc 1 129 1 view .LVU38
 191 0008 7047     		bx	lr
 192              	.L16:
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 193              		.loc 1 123 5 is_stmt 1 view .LVU39
 194 000a 034B     		ldr	r3, .L17+4
 195 000c 0022     		movs	r2, #0
 196 000e 1A60     		str	r2, [r3]
 197              		.loc 1 129 1 is_stmt 0 view .LVU40
 198 0010 FAE7     		b	.L14
 199              	.L18:
 200 0012 00BF     		.align	2
 201              	.L17:
 202 0014 00280040 		.word	1073752064
 203 0018 3C044242 		.word	1111622716
 204              		.cfi_endproc
 205              	.LFE67:
 207              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_SPI_MspInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu softvfp
 215              	HAL_SPI_MspInit:
 216              	.LVL6:
 217              	.LFB68:
 130:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc2JibkO.s 			page 7


 131:Src/stm32f1xx_hal_msp.c **** /**
 132:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 133:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 134:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 135:Src/stm32f1xx_hal_msp.c **** * @retval None
 136:Src/stm32f1xx_hal_msp.c **** */
 137:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 138:Src/stm32f1xx_hal_msp.c **** {
 218              		.loc 1 138 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 24
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 138 1 is_stmt 0 view .LVU42
 223 0000 00B5     		push	{lr}
 224              	.LCFI5:
 225              		.cfi_def_cfa_offset 4
 226              		.cfi_offset 14, -4
 227 0002 87B0     		sub	sp, sp, #28
 228              	.LCFI6:
 229              		.cfi_def_cfa_offset 32
 139:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 230              		.loc 1 139 3 is_stmt 1 view .LVU43
 231              		.loc 1 139 20 is_stmt 0 view .LVU44
 232 0004 0023     		movs	r3, #0
 233 0006 0293     		str	r3, [sp, #8]
 234 0008 0393     		str	r3, [sp, #12]
 235 000a 0493     		str	r3, [sp, #16]
 236 000c 0593     		str	r3, [sp, #20]
 140:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 237              		.loc 1 140 3 is_stmt 1 view .LVU45
 238              		.loc 1 140 10 is_stmt 0 view .LVU46
 239 000e 0268     		ldr	r2, [r0]
 240              		.loc 1 140 5 view .LVU47
 241 0010 124B     		ldr	r3, .L23
 242 0012 9A42     		cmp	r2, r3
 243 0014 02D0     		beq	.L22
 244              	.LVL7:
 245              	.L19:
 141:Src/stm32f1xx_hal_msp.c ****   {
 142:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 145:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 146:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 147:Src/stm32f1xx_hal_msp.c ****   
 148:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 149:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 150:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 151:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 152:Src/stm32f1xx_hal_msp.c ****     */
 153:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 154:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 155:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 156:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 157:Src/stm32f1xx_hal_msp.c **** 
 158:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 159:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc2JibkO.s 			page 8


 160:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 161:Src/stm32f1xx_hal_msp.c ****   }
 162:Src/stm32f1xx_hal_msp.c **** 
 163:Src/stm32f1xx_hal_msp.c **** }
 246              		.loc 1 163 1 view .LVU48
 247 0016 07B0     		add	sp, sp, #28
 248              	.LCFI7:
 249              		.cfi_remember_state
 250              		.cfi_def_cfa_offset 4
 251              		@ sp needed
 252 0018 5DF804FB 		ldr	pc, [sp], #4
 253              	.LVL8:
 254              	.L22:
 255              	.LCFI8:
 256              		.cfi_restore_state
 146:Src/stm32f1xx_hal_msp.c ****   
 257              		.loc 1 146 5 is_stmt 1 view .LVU49
 258              	.LBB6:
 146:Src/stm32f1xx_hal_msp.c ****   
 259              		.loc 1 146 5 view .LVU50
 146:Src/stm32f1xx_hal_msp.c ****   
 260              		.loc 1 146 5 view .LVU51
 261 001c 03F56043 		add	r3, r3, #57344
 262 0020 9A69     		ldr	r2, [r3, #24]
 263 0022 42F48052 		orr	r2, r2, #4096
 264 0026 9A61     		str	r2, [r3, #24]
 146:Src/stm32f1xx_hal_msp.c ****   
 265              		.loc 1 146 5 view .LVU52
 266 0028 9A69     		ldr	r2, [r3, #24]
 267 002a 02F48052 		and	r2, r2, #4096
 268 002e 0092     		str	r2, [sp]
 146:Src/stm32f1xx_hal_msp.c ****   
 269              		.loc 1 146 5 view .LVU53
 270 0030 009A     		ldr	r2, [sp]
 271              	.LBE6:
 146:Src/stm32f1xx_hal_msp.c ****   
 272              		.loc 1 146 5 view .LVU54
 148:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 273              		.loc 1 148 5 view .LVU55
 274              	.LBB7:
 148:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 275              		.loc 1 148 5 view .LVU56
 148:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 276              		.loc 1 148 5 view .LVU57
 277 0032 9A69     		ldr	r2, [r3, #24]
 278 0034 42F00402 		orr	r2, r2, #4
 279 0038 9A61     		str	r2, [r3, #24]
 148:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 280              		.loc 1 148 5 view .LVU58
 281 003a 9B69     		ldr	r3, [r3, #24]
 282 003c 03F00403 		and	r3, r3, #4
 283 0040 0193     		str	r3, [sp, #4]
 148:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 284              		.loc 1 148 5 view .LVU59
 285 0042 019B     		ldr	r3, [sp, #4]
 286              	.LBE7:
 148:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
ARM GAS  /tmp/cc2JibkO.s 			page 9


 287              		.loc 1 148 5 view .LVU60
 153:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 288              		.loc 1 153 5 view .LVU61
 153:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 153 25 is_stmt 0 view .LVU62
 290 0044 A023     		movs	r3, #160
 291 0046 0293     		str	r3, [sp, #8]
 154:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 292              		.loc 1 154 5 is_stmt 1 view .LVU63
 154:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 293              		.loc 1 154 26 is_stmt 0 view .LVU64
 294 0048 0223     		movs	r3, #2
 295 004a 0393     		str	r3, [sp, #12]
 155:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 296              		.loc 1 155 5 is_stmt 1 view .LVU65
 155:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 297              		.loc 1 155 27 is_stmt 0 view .LVU66
 298 004c 0323     		movs	r3, #3
 299 004e 0593     		str	r3, [sp, #20]
 156:Src/stm32f1xx_hal_msp.c **** 
 300              		.loc 1 156 5 is_stmt 1 view .LVU67
 301 0050 02A9     		add	r1, sp, #8
 302 0052 0348     		ldr	r0, .L23+4
 303              	.LVL9:
 156:Src/stm32f1xx_hal_msp.c **** 
 304              		.loc 1 156 5 is_stmt 0 view .LVU68
 305 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL10:
 307              		.loc 1 163 1 view .LVU69
 308 0058 DDE7     		b	.L19
 309              	.L24:
 310 005a 00BF     		.align	2
 311              	.L23:
 312 005c 00300140 		.word	1073819648
 313 0060 00080140 		.word	1073809408
 314              		.cfi_endproc
 315              	.LFE68:
 317              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 318              		.align	1
 319              		.global	HAL_SPI_MspDeInit
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu softvfp
 325              	HAL_SPI_MspDeInit:
 326              	.LVL11:
 327              	.LFB69:
 164:Src/stm32f1xx_hal_msp.c **** 
 165:Src/stm32f1xx_hal_msp.c **** /**
 166:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 167:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 168:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 169:Src/stm32f1xx_hal_msp.c **** * @retval None
 170:Src/stm32f1xx_hal_msp.c **** */
 171:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 172:Src/stm32f1xx_hal_msp.c **** {
 328              		.loc 1 172 1 is_stmt 1 view -0
ARM GAS  /tmp/cc2JibkO.s 			page 10


 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		.loc 1 172 1 is_stmt 0 view .LVU71
 333 0000 08B5     		push	{r3, lr}
 334              	.LCFI9:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 173:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 338              		.loc 1 173 3 is_stmt 1 view .LVU72
 339              		.loc 1 173 10 is_stmt 0 view .LVU73
 340 0002 0268     		ldr	r2, [r0]
 341              		.loc 1 173 5 view .LVU74
 342 0004 064B     		ldr	r3, .L29
 343 0006 9A42     		cmp	r2, r3
 344 0008 00D0     		beq	.L28
 345              	.LVL12:
 346              	.L25:
 174:Src/stm32f1xx_hal_msp.c ****   {
 175:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 176:Src/stm32f1xx_hal_msp.c **** 
 177:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 178:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 179:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 180:Src/stm32f1xx_hal_msp.c ****   
 181:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 182:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 183:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 184:Src/stm32f1xx_hal_msp.c ****     */
 185:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_7);
 186:Src/stm32f1xx_hal_msp.c **** 
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 188:Src/stm32f1xx_hal_msp.c **** 
 189:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 190:Src/stm32f1xx_hal_msp.c ****   }
 191:Src/stm32f1xx_hal_msp.c **** 
 192:Src/stm32f1xx_hal_msp.c **** }
 347              		.loc 1 192 1 view .LVU75
 348 000a 08BD     		pop	{r3, pc}
 349              	.LVL13:
 350              	.L28:
 179:Src/stm32f1xx_hal_msp.c ****   
 351              		.loc 1 179 5 is_stmt 1 view .LVU76
 352 000c 054A     		ldr	r2, .L29+4
 353 000e 9369     		ldr	r3, [r2, #24]
 354 0010 23F48053 		bic	r3, r3, #4096
 355 0014 9361     		str	r3, [r2, #24]
 185:Src/stm32f1xx_hal_msp.c **** 
 356              		.loc 1 185 5 view .LVU77
 357 0016 A021     		movs	r1, #160
 358 0018 0348     		ldr	r0, .L29+8
 359              	.LVL14:
 185:Src/stm32f1xx_hal_msp.c **** 
 360              		.loc 1 185 5 is_stmt 0 view .LVU78
 361 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 362              	.LVL15:
ARM GAS  /tmp/cc2JibkO.s 			page 11


 363              		.loc 1 192 1 view .LVU79
 364 001e F4E7     		b	.L25
 365              	.L30:
 366              		.align	2
 367              	.L29:
 368 0020 00300140 		.word	1073819648
 369 0024 00100240 		.word	1073876992
 370 0028 00080140 		.word	1073809408
 371              		.cfi_endproc
 372              	.LFE69:
 374              		.text
 375              	.Letext0:
 376              		.file 2 "/home/vahid/ARM-Toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine
 377              		.file 3 "/home/vahid/ARM-Toolchain/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_st
 378              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 379              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 380              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 381              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 382              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 383              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 384              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 385              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 386              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 387              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 388              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  /tmp/cc2JibkO.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc2JibkO.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc2JibkO.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc2JibkO.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/cc2JibkO.s:97     .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/cc2JibkO.s:104    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/cc2JibkO.s:160    .text.HAL_RTC_MspInit:0000000000000034 $d
     /tmp/cc2JibkO.s:167    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/cc2JibkO.s:174    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/cc2JibkO.s:202    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/cc2JibkO.s:208    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc2JibkO.s:215    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc2JibkO.s:312    .text.HAL_SPI_MspInit:000000000000005c $d
     /tmp/cc2JibkO.s:318    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc2JibkO.s:325    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc2JibkO.s:368    .text.HAL_SPI_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_GPIO_Init
HAL_GPIO_DeInit
