module very_optimizable (
	input wire a, b, c, d,
	output wire first, second, third, fourth,
);
	
	// Internal signals
	wire [9:0] prods;
	wire [4:0] sums;
	
	// Products
	assign prods[0] = a & b & c & d;
	assign prods[1] = c & !d;
	assign prods[2] = a & !b;
	assign prods[3] = prods[2] & prods[1];
	assign prods[4] = !c & d;
	assign prods[5] = prods[2] & prods[4];
	assign prods[6] = !a & b;
	assign prods[7] = prods[1] & prods[6];
	assign prods[8] = prods[4] & prods[6];
	assign prods[9] = !a & !b & !c & !d;
	
	// Sums
	assign sums[0] = prods[5] | prods[7];
	assign sums[1] = prods[8] | sums[0];
	assign sums[2] = prods[3] | sums[1];
	assign sums[3] = prods[0] | sums[1];
	assign sums[4] = prods[9] | sums[0];
	
	// Results
	assign first = sums[2];
	assign second = sums[3];
	assign third = sums[1];
	assign fourth = sums[4];
	
endmodule
