#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 16 03:10:38 2022
# Process ID: 1817620
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fcc_test /home/anubhav/xilinx_projects/fcc_test/fcc_test -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
source /home/anubhav/Desktop/nn.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2001] Changing value of <design_name> from <nn> to <design_1> since current design is empty.
INFO: [BD::TCL 103-2002] Constructing design in IPI design <design_1>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:hls:conv_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:hls:fcc_combined:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:hls:conv_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:hls:fcc_combined:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:proc_sys_reset:5.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: InputLayer_0, and set properties
#   set InputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0 ]
# 
#   # Create instance: OutputLayer_0, and set properties
#   set OutputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {4} \
#  ] $axi_mem_intercon
# 
#   # Create instance: conv_combined_0, and set properties
#   set conv_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0 ]
# 
#   # Create instance: conv_dy, and set properties
#   set conv_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_dy
# 
#   # Create instance: conv_y, and set properties
#   set conv_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_y
# 
#   # Create instance: fcc_combined_0, and set properties
#   set fcc_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0 ]
# 
#   # Create instance: fcc_dx, and set properties
#   set fcc_dx [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dx ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dx
# 
#   # Create instance: fcc_dy, and set properties
#   set fcc_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dy
# 
#   # Create instance: fcc_x, and set properties
#   set fcc_x [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_x ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_x
# 
#   # Create instance: fcc_y, and set properties
#   set fcc_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_y
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {0} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS { \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#UART 0#Enet \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART \
#      Flash#GPIO#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      GPIO#Quad SPI \
#      Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet \
#    } \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: relu_combined_0, and set properties
#   set relu_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0 ]
# 
#   # Create instance: relu_dy, and set properties
#   set relu_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dy
# 
#   # Create instance: relu_y, and set properties
#   set relu_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_y
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net InputLayer_0_bram_dx_PORTA [get_bd_intf_pins InputLayer_0/bram_dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_bram_x_PORTA [get_bd_intf_pins InputLayer_0/bram_x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_m_axi_gmem [get_bd_intf_pins InputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_dy_PORTA [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_y_PORTA [get_bd_intf_pins OutputLayer_0/bram_y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_m_axi_gmem [get_bd_intf_pins OutputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net conv_combined_0_dx_PORTA [get_bd_intf_pins conv_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_dy_PORTA [get_bd_intf_pins conv_combined_0/dy_PORTA] [get_bd_intf_pins conv_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins conv_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net conv_combined_0_x_PORTA [get_bd_intf_pins conv_combined_0/x_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_y_PORTA [get_bd_intf_pins conv_combined_0/y_PORTA] [get_bd_intf_pins conv_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net fcc_combined_0_dx_PORTA [get_bd_intf_pins fcc_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_dy_PORTA [get_bd_intf_pins fcc_combined_0/dy_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S02_AXI] [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net fcc_combined_0_x_PORTA [get_bd_intf_pins fcc_combined_0/x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_y_PORTA [get_bd_intf_pins fcc_combined_0/y_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins InputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins OutputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net relu_combined_0_dx_PORTA [get_bd_intf_pins conv_dy/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/dx_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_dy_PORTA [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_x_PORTA [get_bd_intf_pins conv_y/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/x_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_y_PORTA [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins InputLayer_0/ap_clk] [get_bd_pins OutputLayer_0/ap_clk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins conv_combined_0/ap_clk] [get_bd_pins fcc_combined_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins relu_combined_0/ap_clk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins InputLayer_0/ap_rst_n] [get_bd_pins OutputLayer_0/ap_rst_n] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins conv_combined_0/ap_rst_n] [get_bd_pins fcc_combined_0/ap_rst_n] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins relu_combined_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces InputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces OutputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces conv_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces fcc_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs InputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs OutputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs conv_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs fcc_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs relu_combined_0/s_axi_CTRL/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
ERROR: [BD 41-79] Exec TCL: Specified object '/DDR' already exists. Please use a different name
ERROR: [Common 17-39] 'create_bd_intf_port' failed due to earlier errors.

    while executing
"create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR "
    (procedure "create_root_design" line 32)
    invoked from within
"create_root_design """
    (file "/home/anubhav/Desktop/nn.tcl" line 1290)
delete_bd_objs [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
source /home/anubhav/Desktop/nn.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2001] Changing value of <design_name> from <nn> to <design_1> since current design is empty.
INFO: [BD::TCL 103-2002] Constructing design in IPI design <design_1>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:hls:conv_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:hls:fcc_combined:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:hls:conv_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:hls:fcc_combined:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:proc_sys_reset:5.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: InputLayer_0, and set properties
#   set InputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0 ]
# 
#   # Create instance: OutputLayer_0, and set properties
#   set OutputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {4} \
#  ] $axi_mem_intercon
# 
#   # Create instance: conv_combined_0, and set properties
#   set conv_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0 ]
# 
#   # Create instance: conv_dy, and set properties
#   set conv_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_dy
# 
#   # Create instance: conv_y, and set properties
#   set conv_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_y
# 
#   # Create instance: fcc_combined_0, and set properties
#   set fcc_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0 ]
# 
#   # Create instance: fcc_dx, and set properties
#   set fcc_dx [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dx ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dx
# 
#   # Create instance: fcc_dy, and set properties
#   set fcc_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dy
# 
#   # Create instance: fcc_x, and set properties
#   set fcc_x [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_x ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_x
# 
#   # Create instance: fcc_y, and set properties
#   set fcc_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_y
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {0} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS { \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#UART 0#Enet \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART \
#      Flash#GPIO#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      GPIO#Quad SPI \
#      Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet \
#    } \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: relu_combined_0, and set properties
#   set relu_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0 ]
# 
#   # Create instance: relu_dy, and set properties
#   set relu_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dy
# 
#   # Create instance: relu_y, and set properties
#   set relu_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_y
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net InputLayer_0_bram_dx_PORTA [get_bd_intf_pins InputLayer_0/bram_dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_bram_x_PORTA [get_bd_intf_pins InputLayer_0/bram_x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_m_axi_gmem [get_bd_intf_pins InputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_dy_PORTA [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_y_PORTA [get_bd_intf_pins OutputLayer_0/bram_y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_m_axi_gmem [get_bd_intf_pins OutputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net conv_combined_0_dx_PORTA [get_bd_intf_pins conv_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_dy_PORTA [get_bd_intf_pins conv_combined_0/dy_PORTA] [get_bd_intf_pins conv_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins conv_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net conv_combined_0_x_PORTA [get_bd_intf_pins conv_combined_0/x_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_y_PORTA [get_bd_intf_pins conv_combined_0/y_PORTA] [get_bd_intf_pins conv_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net fcc_combined_0_dx_PORTA [get_bd_intf_pins fcc_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_dy_PORTA [get_bd_intf_pins fcc_combined_0/dy_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S02_AXI] [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net fcc_combined_0_x_PORTA [get_bd_intf_pins fcc_combined_0/x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_y_PORTA [get_bd_intf_pins fcc_combined_0/y_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins InputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins OutputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net relu_combined_0_dx_PORTA [get_bd_intf_pins conv_dy/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/dx_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_dy_PORTA [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_x_PORTA [get_bd_intf_pins conv_y/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/x_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_y_PORTA [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins InputLayer_0/ap_clk] [get_bd_pins OutputLayer_0/ap_clk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins conv_combined_0/ap_clk] [get_bd_pins fcc_combined_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins relu_combined_0/ap_clk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins InputLayer_0/ap_rst_n] [get_bd_pins OutputLayer_0/ap_rst_n] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins conv_combined_0/ap_rst_n] [get_bd_pins fcc_combined_0/ap_rst_n] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins relu_combined_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces InputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces OutputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces conv_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces fcc_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs InputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs OutputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs conv_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs fcc_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs relu_combined_0/s_axi_CTRL/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/OutputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/InputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/OutputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
Slave segment '/conv_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/fcc_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/relu_combined_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dx> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_y> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells conv_combined_0] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells relu_dy] [get_bd_cells relu_y]
delete_bd_objs [get_bd_cells conv_dy] [get_bd_cells conv_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/fcc_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/fcc_dy' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/fcc_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/fcc_y' with propagated value(16). Command ignored
divide by zero
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9251.816 ; gain = 0.000 ; free physical = 12075 ; free virtual = 23691
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_y]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9251.816 ; gain = 0.000 ; free physical = 12058 ; free virtual = 23676
make_wrapper -files [get_files /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/fcc_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/fcc_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/fcc_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/fcc_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/fcc_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dx_Dout_A'(16) to pin: '/fcc_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/dinb'(32) to pin: '/fcc_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/dy_Dout_A'(16) to pin: '/fcc_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dinb'(32) to pin: '/fcc_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/x_Dout_A'(16) to pin: '/fcc_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/dinb'(32) to pin: '/fcc_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_combined_0/y_Dout_A'(16) to pin: '/fcc_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dinb'(32) to pin: '/fcc_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/dina'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/fcc_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/dina'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/fcc_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OutputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_OutputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_dx_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_x_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_y_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Mon May 16 03:31:40 2022] Launched design_1_fcc_dx_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_us_0_synth_1, design_1_fcc_combined_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_fcc_dy_0_synth_1, design_1_fcc_x_0_synth_1, design_1_fcc_y_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_processing_system7_0_1_synth_1, design_1_xbar_1_synth_1, design_1_auto_us_2_synth_1, design_1_auto_us_1_synth_1, design_1_auto_pc_0_synth_1, design_1_InputLayer_0_0_synth_1, design_1_OutputLayer_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_fcc_dx_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_dx_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_auto_us_0_synth_1/runme.log
design_1_fcc_combined_0_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_combined_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_fcc_dy_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_dy_0_synth_1/runme.log
design_1_fcc_x_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_x_0_synth_1/runme.log
design_1_fcc_y_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_y_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_processing_system7_0_1_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_xbar_1_synth_1/runme.log
design_1_auto_us_2_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_auto_us_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_InputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_InputLayer_0_0_synth_1/runme.log
design_1_OutputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_OutputLayer_0_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/synth_1/runme.log
[Mon May 16 03:31:41 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 9316.703 ; gain = 64.887 ; free physical = 11870 ; free virtual = 23517
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 03:36:36 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.bit
close_project
create_project conv_test /home/anubhav/xilinx_projects/conv_test -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
source /home/anubhav/Desktop/nn.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2001] Changing value of <design_name> from <nn> to <design_1> since current design is empty.
INFO: [BD::TCL 103-2002] Constructing design in IPI design <design_1>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:hls:conv_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:hls:fcc_combined:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:hls:conv_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:hls:fcc_combined:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:proc_sys_reset:5.0  .
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD::TCL 103-2012] The following IPs are not found in the IP Catalog:
  xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:hls:conv_combined:1.0 xilinx.com:hls:fcc_combined:1.0 xilinx.com:hls:relu_combined:1.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
3
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
source /home/anubhav/Desktop/nn.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2001] Changing value of <design_name> from <nn> to <design_1> since current design is empty.
INFO: [BD::TCL 103-2002] Constructing design in IPI design <design_1>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:hls:conv_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:hls:fcc_combined:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:hls:conv_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:hls:fcc_combined:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:proc_sys_reset:5.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: InputLayer_0, and set properties
#   set InputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0 ]
# 
#   # Create instance: OutputLayer_0, and set properties
#   set OutputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {4} \
#  ] $axi_mem_intercon
# 
#   # Create instance: conv_combined_0, and set properties
#   set conv_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0 ]
# 
#   # Create instance: conv_dy, and set properties
#   set conv_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_dy
# 
#   # Create instance: conv_y, and set properties
#   set conv_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_y
# 
#   # Create instance: fcc_combined_0, and set properties
#   set fcc_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0 ]
# 
#   # Create instance: fcc_dx, and set properties
#   set fcc_dx [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dx ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dx
# 
#   # Create instance: fcc_dy, and set properties
#   set fcc_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dy
# 
#   # Create instance: fcc_x, and set properties
#   set fcc_x [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_x ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_x
# 
#   # Create instance: fcc_y, and set properties
#   set fcc_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_y
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {0} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS { \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#UART 0#Enet \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART \
#      Flash#GPIO#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      GPIO#Quad SPI \
#      Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet \
#    } \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: relu_combined_0, and set properties
#   set relu_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0 ]
# 
#   # Create instance: relu_dy, and set properties
#   set relu_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dy
# 
#   # Create instance: relu_y, and set properties
#   set relu_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_y
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net InputLayer_0_bram_dx_PORTA [get_bd_intf_pins InputLayer_0/bram_dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_bram_x_PORTA [get_bd_intf_pins InputLayer_0/bram_x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_m_axi_gmem [get_bd_intf_pins InputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_dy_PORTA [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_y_PORTA [get_bd_intf_pins OutputLayer_0/bram_y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_m_axi_gmem [get_bd_intf_pins OutputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net conv_combined_0_dx_PORTA [get_bd_intf_pins conv_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_dy_PORTA [get_bd_intf_pins conv_combined_0/dy_PORTA] [get_bd_intf_pins conv_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins conv_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net conv_combined_0_x_PORTA [get_bd_intf_pins conv_combined_0/x_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_y_PORTA [get_bd_intf_pins conv_combined_0/y_PORTA] [get_bd_intf_pins conv_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net fcc_combined_0_dx_PORTA [get_bd_intf_pins fcc_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_dy_PORTA [get_bd_intf_pins fcc_combined_0/dy_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S02_AXI] [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net fcc_combined_0_x_PORTA [get_bd_intf_pins fcc_combined_0/x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_y_PORTA [get_bd_intf_pins fcc_combined_0/y_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins InputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins OutputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net relu_combined_0_dx_PORTA [get_bd_intf_pins conv_dy/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/dx_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_dy_PORTA [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_x_PORTA [get_bd_intf_pins conv_y/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/x_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_y_PORTA [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins InputLayer_0/ap_clk] [get_bd_pins OutputLayer_0/ap_clk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins conv_combined_0/ap_clk] [get_bd_pins fcc_combined_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins relu_combined_0/ap_clk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins InputLayer_0/ap_rst_n] [get_bd_pins OutputLayer_0/ap_rst_n] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins conv_combined_0/ap_rst_n] [get_bd_pins fcc_combined_0/ap_rst_n] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins relu_combined_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces InputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces OutputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces conv_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces fcc_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs InputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs OutputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs conv_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs fcc_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs relu_combined_0/s_axi_CTRL/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/OutputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/InputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/OutputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
Slave segment '/conv_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/fcc_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/relu_combined_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dx> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_dy> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells fcc_combined_0]
delete_bd_objs [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_cells fcc_x]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_cells fcc_dx]
delete_bd_objs [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_cells relu_dy] [get_bd_cells relu_y]
set_property name conv_dx [get_bd_cells fcc_dy]
set_property name conv_x [get_bd_cells fcc_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins OutputLayer_0/bram_y_PORTA]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/conv_dy' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/conv_dy' with propagated value(16). Command ignored
divide by zero
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: divide by zero
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 68
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/conv_y' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/conv_y' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/conv_dx' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/conv_dx' with propagated value(16). Command ignored
divide by zero
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(32) on '/conv_x' with propagated value(16). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(32) on '/conv_x' with propagated value(16). Command ignored
divide by zero
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells conv_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells conv_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_y]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_x/BRAM_PORTB(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dx/BRAM_PORTB(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_x/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dx/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
make_wrapper -files [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dx_Dout_A'(16) to pin: '/conv_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dina'(32) to pin: '/conv_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dy_Dout_A'(16) to pin: '/conv_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dina'(32) to pin: '/conv_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/x_Dout_A'(16) to pin: '/conv_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dina'(32) to pin: '/conv_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/y_Dout_A'(16) to pin: '/conv_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dina'(32) to pin: '/conv_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addrb'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dinb'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/conv_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/web'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addrb'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dinb'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/conv_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/web'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/conv_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/conv_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dx_Dout_A'(16) to pin: '/conv_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dina'(32) to pin: '/conv_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dy_Dout_A'(16) to pin: '/conv_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dina'(32) to pin: '/conv_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/x_Dout_A'(16) to pin: '/conv_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dina'(32) to pin: '/conv_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/y_Dout_A'(16) to pin: '/conv_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dina'(32) to pin: '/conv_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addrb'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dinb'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/conv_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/web'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addrb'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dinb'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/conv_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/web'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/conv_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/conv_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dx_Dout_A'(16) to pin: '/conv_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dina'(32) to pin: '/conv_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dy_Dout_A'(16) to pin: '/conv_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dina'(32) to pin: '/conv_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/x_Dout_A'(16) to pin: '/conv_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dina'(32) to pin: '/conv_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/y_Dout_A'(16) to pin: '/conv_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dina'(32) to pin: '/conv_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addrb'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dinb'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/conv_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/web'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addrb'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dinb'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/conv_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/web'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/conv_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/conv_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dx_Dout_A'(16) to pin: '/conv_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dina'(32) to pin: '/conv_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/dy_Dout_A'(16) to pin: '/conv_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dina'(32) to pin: '/conv_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/x_Dout_A'(16) to pin: '/conv_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dina'(32) to pin: '/conv_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_combined_0/y_Dout_A'(16) to pin: '/conv_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dina'(32) to pin: '/conv_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addrb'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/dinb'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/conv_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/web'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addrb'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/dinb'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/conv_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/web'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/conv_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/conv_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OutputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_x .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_OutputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_y_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_y_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Mon May 16 03:44:56 2022] Launched design_1_conv_combined_0_0_synth_1, design_1_conv_dy_0_synth_1, design_1_conv_y_0_synth_1, design_1_auto_us_0_synth_1, design_1_fcc_y_0_synth_1, design_1_fcc_dy_0_synth_1, design_1_OutputLayer_0_0_synth_1, design_1_InputLayer_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_xbar_1_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_us_2_synth_1, design_1_auto_us_1_synth_1, synth_1...
Run output will be captured here:
design_1_conv_combined_0_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_combined_0_0_synth_1/runme.log
design_1_conv_dy_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_dy_0_synth_1/runme.log
design_1_conv_y_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_y_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_auto_us_0_synth_1/runme.log
design_1_fcc_y_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_fcc_y_0_synth_1/runme.log
design_1_fcc_dy_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_fcc_dy_0_synth_1/runme.log
design_1_OutputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_OutputLayer_0_0_synth_1/runme.log
design_1_InputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_InputLayer_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_xbar_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_xbar_1_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_us_2_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_auto_us_2_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_auto_us_1_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/synth_1/runme.log
[Mon May 16 03:44:57 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 9438.887 ; gain = 77.891 ; free physical = 13631 ; free virtual = 24620
create_project relu_test /home/anubhav/xilinx_projects/relu_test -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/anubhav/xilinx_projects/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
current_project conv_test
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 03:49:35 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/runme.log
source /home/anubhav/Desktop/nn.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <nn> in project, so creating one...
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd> 
INFO: [BD::TCL 103-2004] Making design <nn> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "nn".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:hls:conv_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:hls:fcc_combined:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:hls:conv_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:hls:fcc_combined:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:proc_sys_reset:5.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: InputLayer_0, and set properties
#   set InputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0 ]
# 
#   # Create instance: OutputLayer_0, and set properties
#   set OutputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {4} \
#  ] $axi_mem_intercon
# 
#   # Create instance: conv_combined_0, and set properties
#   set conv_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0 ]
# 
#   # Create instance: conv_dy, and set properties
#   set conv_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_dy
# 
#   # Create instance: conv_y, and set properties
#   set conv_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 conv_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $conv_y
# 
#   # Create instance: fcc_combined_0, and set properties
#   set fcc_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:fcc_combined:1.0 fcc_combined_0 ]
# 
#   # Create instance: fcc_dx, and set properties
#   set fcc_dx [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dx ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dx
# 
#   # Create instance: fcc_dy, and set properties
#   set fcc_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_dy
# 
#   # Create instance: fcc_x, and set properties
#   set fcc_x [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_x ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_x
# 
#   # Create instance: fcc_y, and set properties
#   set fcc_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 fcc_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $fcc_y
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {0} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS { \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#UART 0#Enet \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART \
#      Flash#GPIO#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      GPIO#Quad SPI \
#      Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet \
#    } \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: relu_combined_0, and set properties
#   set relu_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0 ]
# 
#   # Create instance: relu_dy, and set properties
#   set relu_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dy
# 
#   # Create instance: relu_y, and set properties
#   set relu_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_y
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net InputLayer_0_bram_dx_PORTA [get_bd_intf_pins InputLayer_0/bram_dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_bram_x_PORTA [get_bd_intf_pins InputLayer_0/bram_x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_m_axi_gmem [get_bd_intf_pins InputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_dy_PORTA [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_y_PORTA [get_bd_intf_pins OutputLayer_0/bram_y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_m_axi_gmem [get_bd_intf_pins OutputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net conv_combined_0_dx_PORTA [get_bd_intf_pins conv_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_dy_PORTA [get_bd_intf_pins conv_combined_0/dy_PORTA] [get_bd_intf_pins conv_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S01_AXI] [get_bd_intf_pins conv_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net conv_combined_0_x_PORTA [get_bd_intf_pins conv_combined_0/x_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net conv_combined_0_y_PORTA [get_bd_intf_pins conv_combined_0/y_PORTA] [get_bd_intf_pins conv_y/BRAM_PORTA]
#   connect_bd_intf_net -intf_net fcc_combined_0_dx_PORTA [get_bd_intf_pins fcc_combined_0/dx_PORTA] [get_bd_intf_pins fcc_dx/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_dy_PORTA [get_bd_intf_pins fcc_combined_0/dy_PORTA] [get_bd_intf_pins fcc_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_m_axi_gmem [get_bd_intf_pins axi_mem_intercon/S02_AXI] [get_bd_intf_pins fcc_combined_0/m_axi_gmem]
#   connect_bd_intf_net -intf_net fcc_combined_0_x_PORTA [get_bd_intf_pins fcc_combined_0/x_PORTA] [get_bd_intf_pins fcc_x/BRAM_PORTB]
#   connect_bd_intf_net -intf_net fcc_combined_0_y_PORTA [get_bd_intf_pins fcc_combined_0/y_PORTA] [get_bd_intf_pins fcc_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins InputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins fcc_combined_0/s_axi_CRTL_BUS] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins OutputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net relu_combined_0_dx_PORTA [get_bd_intf_pins conv_dy/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/dx_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_dy_PORTA [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_x_PORTA [get_bd_intf_pins conv_y/BRAM_PORTB] [get_bd_intf_pins relu_combined_0/x_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_y_PORTA [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins InputLayer_0/ap_clk] [get_bd_pins OutputLayer_0/ap_clk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins conv_combined_0/ap_clk] [get_bd_pins fcc_combined_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins relu_combined_0/ap_clk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins InputLayer_0/ap_rst_n] [get_bd_pins OutputLayer_0/ap_rst_n] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins conv_combined_0/ap_rst_n] [get_bd_pins fcc_combined_0/ap_rst_n] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins relu_combined_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces InputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces OutputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces conv_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces fcc_combined_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs InputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs OutputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs conv_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40020000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs fcc_combined_0/s_axi_CRTL_BUS/Reg] -force
#   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs relu_combined_0/s_axi_CTRL/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/OutputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/conv_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/fcc_combined_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/InputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/OutputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
Slave segment '/conv_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
Slave segment '/fcc_combined_0/s_axi_CRTL_BUS/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
Slave segment '/relu_combined_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </conv_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </fcc_dx> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dy> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets fcc_combined_0_m_axi_gmem] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_cells fcc_combined_0] [get_bd_cells conv_combined_0]
delete_bd_objs [get_bd_intf_nets InputLayer_0_bram_x_PORTA] [get_bd_intf_nets InputLayer_0_bram_dx_PORTA] [get_bd_cells fcc_x] [get_bd_cells fcc_y] [get_bd_cells fcc_dy] [get_bd_cells fcc_dx]
set_property name relu_x [get_bd_cells conv_y]
set_property name relu_dx [get_bd_cells conv_dy]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dx" }  [get_bd_intf_pins InputLayer_0/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_x" }  [get_bd_intf_pins InputLayer_0/bram_x_PORTA]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9785.016 ; gain = 0.000 ; free physical = 13509 ; free virtual = 24514
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
close_bd_design [get_bd_designs nn]
regenerate_bd_layout
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd}
Reading block design file </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd>...
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Adding component instance block -- xilinx.com:hls:OutputLayer:1.0 - OutputLayer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_x
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_y
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <nn> from block design file </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd>
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs nn]
write_bd_tcl -force /home/anubhav/Desktop/relu_test.tcl
INFO: [BD 5-148] Tcl file written out </home/anubhav/Desktop/relu_test.tcl>.

export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
source /home/anubhav/Desktop/relu_test.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <nn> in project, so creating one...
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd> 
INFO: [BD::TCL 103-2004] Making design <nn> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "nn".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:proc_sys_reset:5.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: InputLayer_0, and set properties
#   set InputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0 ]
# 
#   # Create instance: OutputLayer_0, and set properties
#   set OutputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {4} \
#  ] $axi_mem_intercon
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {0} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS { \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#UART 0#Enet \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART \
#      Flash#GPIO#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      GPIO#Quad SPI \
#      Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet \
#    } \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: relu_combined_0, and set properties
#   set relu_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0 ]
# 
#   # Create instance: relu_dx, and set properties
#   set relu_dx [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dx ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dx
# 
#   # Create instance: relu_dy, and set properties
#   set relu_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dy
# 
#   # Create instance: relu_x, and set properties
#   set relu_x [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_x ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_x
# 
#   # Create instance: relu_y, and set properties
#   set relu_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_y
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net InputLayer_0_bram_dx_PORTA [get_bd_intf_pins InputLayer_0/bram_dx_PORTA] [get_bd_intf_pins relu_dx/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_bram_x_PORTA [get_bd_intf_pins InputLayer_0/bram_x_PORTA] [get_bd_intf_pins relu_x/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_m_axi_gmem [get_bd_intf_pins InputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_dy_PORTA [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_y_PORTA [get_bd_intf_pins OutputLayer_0/bram_y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_m_axi_gmem [get_bd_intf_pins OutputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins InputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins OutputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net relu_combined_0_dx_PORTA [get_bd_intf_pins relu_combined_0/dx_PORTA] [get_bd_intf_pins relu_dx/BRAM_PORTB]
#   connect_bd_intf_net -intf_net relu_combined_0_dy_PORTA [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_x_PORTA [get_bd_intf_pins relu_combined_0/x_PORTA] [get_bd_intf_pins relu_x/BRAM_PORTB]
#   connect_bd_intf_net -intf_net relu_combined_0_y_PORTA [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins InputLayer_0/ap_clk] [get_bd_pins OutputLayer_0/ap_clk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins relu_combined_0/ap_clk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins InputLayer_0/ap_rst_n] [get_bd_pins OutputLayer_0/ap_rst_n] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins relu_combined_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces InputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces OutputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs InputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs OutputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs relu_combined_0/s_axi_CTRL/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/OutputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/InputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/OutputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
Slave segment '/relu_combined_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dy> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dx> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_y> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
update_compile_order -fileset sources_1
current_project relu_test
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
source /home/anubhav/Desktop/relu_test.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2020.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z020clg400-1
#    set_property BOARD_PART tul.com.tw:pynq-z2:part0:1.0 [current_project]
# }
# variable design_name
# set design_name nn
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2001] Changing value of <design_name> from <nn> to <design_1> since current design is empty.
INFO: [BD::TCL 103-2002] Constructing design in IPI design <design_1>...
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# xilinx.com:hls:InputLayer:1.0\
# xilinx.com:hls:OutputLayer:1.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:hls:relu_combined:1.0\
# xilinx.com:ip:blk_mem_gen:8.4\
# xilinx.com:ip:proc_sys_reset:5.0\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:hls:InputLayer:1.0 xilinx.com:hls:OutputLayer:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:hls:relu_combined:1.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:proc_sys_reset:5.0  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
# 
#   # Create ports
# 
#   # Create instance: InputLayer_0, and set properties
#   set InputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_0 ]
# 
#   # Create instance: OutputLayer_0, and set properties
#   set OutputLayer_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:OutputLayer:1.0 OutputLayer_0 ]
# 
#   # Create instance: axi_mem_intercon, and set properties
#   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_intercon ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {1} \
#    CONFIG.NUM_SI {4} \
#  ] $axi_mem_intercon
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
#    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
#    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
#    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
#    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
#    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_CLK0_FREQ {100000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CORE0_FIQ_INTR {0} \
#    CONFIG.PCW_CORE0_IRQ_INTR {0} \
#    CONFIG.PCW_CORE1_FIQ_INTR {0} \
#    CONFIG.PCW_CORE1_IRQ_INTR {0} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DM_WIDTH {4} \
#    CONFIG.PCW_DQS_WIDTH {4} \
#    CONFIG.PCW_DQ_WIDTH {32} \
#    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_CAN0 {0} \
#    CONFIG.PCW_EN_CAN1 {0} \
#    CONFIG.PCW_EN_CLK0_PORT {1} \
#    CONFIG.PCW_EN_CLK1_PORT {0} \
#    CONFIG.PCW_EN_CLK2_PORT {0} \
#    CONFIG.PCW_EN_CLK3_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
#    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
#    CONFIG.PCW_EN_DDR {1} \
#    CONFIG.PCW_EN_EMIO_CAN0 {0} \
#    CONFIG.PCW_EN_EMIO_CAN1 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_ENET0 {0} \
#    CONFIG.PCW_EN_EMIO_ENET1 {0} \
#    CONFIG.PCW_EN_EMIO_GPIO {0} \
#    CONFIG.PCW_EN_EMIO_I2C0 {0} \
#    CONFIG.PCW_EN_EMIO_I2C1 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_PJTAG {0} \
#    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
#    CONFIG.PCW_EN_EMIO_SPI0 {0} \
#    CONFIG.PCW_EN_EMIO_SPI1 {0} \
#    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
#    CONFIG.PCW_EN_EMIO_TRACE {0} \
#    CONFIG.PCW_EN_EMIO_TTC0 {0} \
#    CONFIG.PCW_EN_EMIO_TTC1 {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_EMIO_UART1 {0} \
#    CONFIG.PCW_EN_EMIO_WDT {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
#    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_ENET1 {0} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_I2C0 {0} \
#    CONFIG.PCW_EN_I2C1 {0} \
#    CONFIG.PCW_EN_MODEM_UART0 {0} \
#    CONFIG.PCW_EN_MODEM_UART1 {0} \
#    CONFIG.PCW_EN_PJTAG {0} \
#    CONFIG.PCW_EN_PTP_ENET0 {0} \
#    CONFIG.PCW_EN_PTP_ENET1 {0} \
#    CONFIG.PCW_EN_QSPI {1} \
#    CONFIG.PCW_EN_RST0_PORT {1} \
#    CONFIG.PCW_EN_RST1_PORT {0} \
#    CONFIG.PCW_EN_RST2_PORT {0} \
#    CONFIG.PCW_EN_RST3_PORT {0} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_SDIO1 {0} \
#    CONFIG.PCW_EN_SMC {0} \
#    CONFIG.PCW_EN_SPI0 {0} \
#    CONFIG.PCW_EN_SPI1 {0} \
#    CONFIG.PCW_EN_TRACE {0} \
#    CONFIG.PCW_EN_TTC0 {0} \
#    CONFIG.PCW_EN_TTC1 {0} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_UART1 {0} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_EN_USB1 {0} \
#    CONFIG.PCW_EN_WDT {0} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
#    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
#    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
#    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
#    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
#    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
#    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
#    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
#    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
#    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {0} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {out} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {out} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_PRIMITIVE {54} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS { \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#Enet 0 \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#SD 0#USB \
#      0#UART 0#Enet \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      0#USB 0#SD \
#      Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART \
#      Flash#GPIO#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      Flash#Quad SPI \
#      GPIO#Quad SPI \
#      Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet \
#    } \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
#    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
#    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
#    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
#    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
#    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
#    CONFIG.PCW_NAND_CYCLES_T_WC {11} \
#    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
#    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
#    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
#    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
#    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
#    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
#    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
#    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_P2F_CAN0_INTR {0} \
#    CONFIG.PCW_P2F_CAN1_INTR {0} \
#    CONFIG.PCW_P2F_CTI_INTR {0} \
#    CONFIG.PCW_P2F_DMAC0_INTR {0} \
#    CONFIG.PCW_P2F_DMAC1_INTR {0} \
#    CONFIG.PCW_P2F_DMAC2_INTR {0} \
#    CONFIG.PCW_P2F_DMAC3_INTR {0} \
#    CONFIG.PCW_P2F_DMAC4_INTR {0} \
#    CONFIG.PCW_P2F_DMAC5_INTR {0} \
#    CONFIG.PCW_P2F_DMAC6_INTR {0} \
#    CONFIG.PCW_P2F_DMAC7_INTR {0} \
#    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
#    CONFIG.PCW_P2F_ENET0_INTR {0} \
#    CONFIG.PCW_P2F_ENET1_INTR {0} \
#    CONFIG.PCW_P2F_GPIO_INTR {0} \
#    CONFIG.PCW_P2F_I2C0_INTR {0} \
#    CONFIG.PCW_P2F_I2C1_INTR {0} \
#    CONFIG.PCW_P2F_QSPI_INTR {0} \
#    CONFIG.PCW_P2F_SDIO0_INTR {0} \
#    CONFIG.PCW_P2F_SDIO1_INTR {0} \
#    CONFIG.PCW_P2F_SMC_INTR {0} \
#    CONFIG.PCW_P2F_SPI0_INTR {0} \
#    CONFIG.PCW_P2F_SPI1_INTR {0} \
#    CONFIG.PCW_P2F_UART0_INTR {0} \
#    CONFIG.PCW_P2F_UART1_INTR {0} \
#    CONFIG.PCW_P2F_USB0_INTR {0} \
#    CONFIG.PCW_P2F_USB1_INTR {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PACKAGE_NAME {clg400} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
#    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
#    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
#    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
#    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
#    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
#    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
#    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
#    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
#    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
#    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
#    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
#    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
#    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
#    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
#    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
#    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
#    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
#    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
#    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
#    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
#    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
#    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
#    CONFIG.PCW_UART1_BAUD_RATE {115200} \
#    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
#    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.279} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.260} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {27.95} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {32.14} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {31.12} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.051} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.006} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {32.2} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {31.08} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
#    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
#    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
#    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
#    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CORESIGHT {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_CR_FABRIC {1} \
#    CONFIG.PCW_USE_DDR_BYPASS {0} \
#    CONFIG.PCW_USE_DEBUG {0} \
#    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
#    CONFIG.PCW_USE_DMA0 {0} \
#    CONFIG.PCW_USE_DMA1 {0} \
#    CONFIG.PCW_USE_DMA2 {0} \
#    CONFIG.PCW_USE_DMA3 {0} \
#    CONFIG.PCW_USE_EXPANDED_IOP {0} \
#    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {0} \
#    CONFIG.PCW_USE_HIGH_OCM {0} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#    CONFIG.PCW_USE_M_AXI_GP1 {0} \
#    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
#    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
#    CONFIG.PCW_USE_S_AXI_ACP {0} \
#    CONFIG.PCW_USE_S_AXI_GP0 {0} \
#    CONFIG.PCW_USE_S_AXI_GP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP0 {1} \
#    CONFIG.PCW_USE_S_AXI_HP1 {0} \
#    CONFIG.PCW_USE_S_AXI_HP2 {0} \
#    CONFIG.PCW_USE_S_AXI_HP3 {0} \
#    CONFIG.PCW_USE_TRACE {0} \
#    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
#    CONFIG.PCW_VALUE_SILVERSION {3} \
#    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
#    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {5} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: relu_combined_0, and set properties
#   set relu_combined_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0 ]
# 
#   # Create instance: relu_dx, and set properties
#   set relu_dx [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dx ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dx
# 
#   # Create instance: relu_dy, and set properties
#   set relu_dy [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_dy ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_dy
# 
#   # Create instance: relu_x, and set properties
#   set relu_x [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_x ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Operating_Mode_A {WRITE_FIRST} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_x
# 
#   # Create instance: relu_y, and set properties
#   set relu_y [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 relu_y ]
#   set_property -dict [ list \
#    CONFIG.Assume_Synchronous_Clk {true} \
#    CONFIG.Byte_Size {9} \
#    CONFIG.EN_SAFETY_CKT {false} \
#    CONFIG.Enable_32bit_Address {false} \
#    CONFIG.Enable_B {Use_ENB_Pin} \
#    CONFIG.Memory_Type {True_Dual_Port_RAM} \
#    CONFIG.Port_B_Clock {100} \
#    CONFIG.Port_B_Enable_Rate {100} \
#    CONFIG.Port_B_Write_Rate {50} \
#    CONFIG.Read_Width_A {32} \
#    CONFIG.Read_Width_B {32} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {true} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {true} \
#    CONFIG.Use_Byte_Write_Enable {false} \
#    CONFIG.Use_RSTA_Pin {false} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.Write_Width_A {32} \
#    CONFIG.Write_Width_B {32} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $relu_y
# 
#   # Create instance: rst_ps7_0_100M, and set properties
#   set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net InputLayer_0_bram_dx_PORTA [get_bd_intf_pins InputLayer_0/bram_dx_PORTA] [get_bd_intf_pins relu_dx/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_bram_x_PORTA [get_bd_intf_pins InputLayer_0/bram_x_PORTA] [get_bd_intf_pins relu_x/BRAM_PORTA]
#   connect_bd_intf_net -intf_net InputLayer_0_m_axi_gmem [get_bd_intf_pins InputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S00_AXI]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_dy_PORTA [get_bd_intf_pins OutputLayer_0/bram_dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_bram_y_PORTA [get_bd_intf_pins OutputLayer_0/bram_y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTB]
#   connect_bd_intf_net -intf_net OutputLayer_0_m_axi_gmem [get_bd_intf_pins OutputLayer_0/m_axi_gmem] [get_bd_intf_pins axi_mem_intercon/S03_AXI]
#   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins InputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins ps7_0_axi_periph/M03_AXI] [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins OutputLayer_0/s_axi_CTRL] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net relu_combined_0_dx_PORTA [get_bd_intf_pins relu_combined_0/dx_PORTA] [get_bd_intf_pins relu_dx/BRAM_PORTB]
#   connect_bd_intf_net -intf_net relu_combined_0_dy_PORTA [get_bd_intf_pins relu_combined_0/dy_PORTA] [get_bd_intf_pins relu_dy/BRAM_PORTA]
#   connect_bd_intf_net -intf_net relu_combined_0_x_PORTA [get_bd_intf_pins relu_combined_0/x_PORTA] [get_bd_intf_pins relu_x/BRAM_PORTB]
#   connect_bd_intf_net -intf_net relu_combined_0_y_PORTA [get_bd_intf_pins relu_combined_0/y_PORTA] [get_bd_intf_pins relu_y/BRAM_PORTA]
# 
#   # Create port connections
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins InputLayer_0/ap_clk] [get_bd_pins OutputLayer_0/ap_clk] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/S01_ACLK] [get_bd_pins axi_mem_intercon/S02_ACLK] [get_bd_pins axi_mem_intercon/S03_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins relu_combined_0/ap_clk] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins InputLayer_0/ap_rst_n] [get_bd_pins OutputLayer_0/ap_rst_n] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins axi_mem_intercon/S03_ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins relu_combined_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
# 
#   # Create address segments
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces InputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x00000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces OutputLayer_0/Data_m_axi_gmem] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
#   assign_bd_address -offset 0x40010000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs InputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40040000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs OutputLayer_0/s_axi_CTRL/Reg] -force
#   assign_bd_address -offset 0x40030000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs relu_combined_0/s_axi_CTRL/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/OutputLayer_0/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
Slave segment '/InputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
Slave segment '/OutputLayer_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4004_0000 [ 64K ]>.
Slave segment '/relu_combined_0/s_axi_CTRL/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4003_0000 [ 64K ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_x> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dx> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_y> to default.
WARNING: [BD 41-2180] Resetting the memory initialization file of </relu_dy> to default.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/relu_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/relu_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dx_Dout_A'(16) to pin: '/relu_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dinb'(32) to pin: '/relu_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/x_Dout_A'(16) to pin: '/relu_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dinb'(32) to pin: '/relu_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/relu_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/relu_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dx_Dout_A'(16) to pin: '/relu_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dinb'(32) to pin: '/relu_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/x_Dout_A'(16) to pin: '/relu_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dinb'(32) to pin: '/relu_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -jobs 10
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/relu_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/relu_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dx_Dout_A'(16) to pin: '/relu_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dinb'(32) to pin: '/relu_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/x_Dout_A'(16) to pin: '/relu_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dinb'(32) to pin: '/relu_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_dx_Dout_A'(16) to pin: '/relu_dx/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dina'(32) to pin: '/InputLayer_0/bram_dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/InputLayer_0/bram_x_Dout_A'(16) to pin: '/relu_x/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dina'(32) to pin: '/InputLayer_0/bram_x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_dy_Dout_A'(16) to pin: '/relu_dy/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dinb'(32) to pin: '/OutputLayer_0/bram_dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/OutputLayer_0/bram_y_Dout_A'(16) to pin: '/relu_y/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dinb'(32) to pin: '/OutputLayer_0/bram_y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dx_Dout_A'(16) to pin: '/relu_dx/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/dinb'(32) to pin: '/relu_combined_0/dx_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(13) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/dy_Dout_A'(16) to pin: '/relu_dy/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/dina'(32) to pin: '/relu_combined_0/dy_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(13) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/x_Dout_A'(16) to pin: '/relu_x/doutb'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/dinb'(32) to pin: '/relu_combined_0/x_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(13) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_combined_0/y_Dout_A'(16) to pin: '/relu_y/douta'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/dina'(32) to pin: '/relu_combined_0/y_Din_A'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(13) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OutputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_OutputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_dx_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_x_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_y_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
[Mon May 16 03:59:10 2022] Launched design_1_auto_us_0_synth_1, design_1_OutputLayer_0_0_synth_1, design_1_xbar_0_synth_1, design_1_relu_combined_0_0_synth_1, design_1_xbar_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_relu_x_0_synth_1, design_1_auto_pc_4_synth_1, design_1_auto_pc_2_synth_1, design_1_relu_y_0_synth_1, design_1_relu_dx_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_us_1_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_3_synth_1, design_1_auto_pc_1_synth_1, design_1_InputLayer_0_0_synth_1, design_1_relu_dy_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_us_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_us_0_synth_1/runme.log
design_1_OutputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_OutputLayer_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_xbar_0_synth_1/runme.log
design_1_relu_combined_0_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_combined_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_xbar_1_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_relu_x_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_x_0_synth_1/runme.log
design_1_auto_pc_4_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_pc_4_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_relu_y_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_y_0_synth_1/runme.log
design_1_relu_dx_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_dx_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_us_1_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_pc_3_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_InputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_InputLayer_0_0_synth_1/runme.log
design_1_relu_dy_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_dy_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/synth_1/runme.log
[Mon May 16 03:59:11 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 10334.406 ; gain = 40.680 ; free physical = 13307 ; free virtual = 24370
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 04:03:11 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
close_project
regenerate_bd_layout
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/nn.bd
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/nn/ui/bd_34476740.ui> 
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_project
open_project /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_bd_design {/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Adding component instance block -- xilinx.com:hls:OutputLayer:1.0 - OutputLayer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:fcc_combined:1.0 - fcc_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_x
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - fcc_y
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells fcc_y]
endgroup
reset_run design_1_fcc_dx_0_synth_1
reset_run design_1_fcc_dy_0_synth_1
reset_run design_1_fcc_x_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 10
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTA(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTA(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_x/BRAM_PORTB(OTHER) and /fcc_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dx/BRAM_PORTB(OTHER) and /fcc_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_y/BRAM_PORTB(OTHER) and /fcc_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /fcc_dy/BRAM_PORTB(OTHER) and /fcc_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s02_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s02_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/web'(1) to pin: '/fcc_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addrb'(13) to pin: '/fcc_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/web'(1) to pin: '/fcc_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addrb'(13) to pin: '/fcc_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addra'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_x/addra'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/web'(1) to pin: '/fcc_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dx/addrb'(13) to pin: '/fcc_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/web'(1) to pin: '/fcc_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addrb'(13) to pin: '/fcc_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/addra'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_dy/wea'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/addra'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/fcc_y/wea'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fcc_y .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_dx_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_x_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_y_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 21.056 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 63fe06e46bd5fc87; cache size = 21.056 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 21.056 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 21.056 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 21.056 MB.
[Mon May 16 14:28:23 2022] Launched design_1_fcc_dx_0_synth_1, design_1_fcc_dy_0_synth_1, design_1_fcc_x_0_synth_1, design_1_fcc_y_0_synth_1, synth_1...
Run output will be captured here:
design_1_fcc_dx_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_dx_0_synth_1/runme.log
design_1_fcc_dy_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_dy_0_synth_1/runme.log
design_1_fcc_x_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_x_0_synth_1/runme.log
design_1_fcc_y_0_synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/design_1_fcc_y_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/synth_1/runme.log
[Mon May 16 14:28:24 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 10493.477 ; gain = 0.000 ; free physical = 14106 ; free virtual = 24331
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 14:32:58 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/fcc_test/fcc_test/fcc_test.bit
close_project
open_project /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/anubhav/xilinx_projects/conv_test/conv_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_bd_design {/home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Adding component instance block -- xilinx.com:hls:OutputLayer:1.0 - OutputLayer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:conv_combined:1.0 - conv_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_y
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - conv_x
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells conv_y]
endgroup
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_conv_dy_0_synth_1
reset_run design_1_conv_y_0_synth_1
reset_run design_1_fcc_y_0_synth_1
reset_run design_1_fcc_dy_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_x/BRAM_PORTB(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dx/BRAM_PORTB(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTB(OTHER) and /OutputLayer_0/bram_dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_x/BRAM_PORTA(OTHER) and /conv_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dx/BRAM_PORTA(OTHER) and /conv_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_y/BRAM_PORTA(OTHER) and /conv_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /conv_dy/BRAM_PORTA(OTHER) and /conv_combined_0/dy_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/conv_test/conv_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addrb'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/web'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addrb'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/web'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s03_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s03_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/wea'(1) to pin: '/conv_combined_0/dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addra'(13) to pin: '/conv_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/wea'(1) to pin: '/conv_combined_0/dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addra'(13) to pin: '/conv_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/wea'(1) to pin: '/conv_combined_0/x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addra'(13) to pin: '/conv_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/wea'(1) to pin: '/conv_combined_0/y_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addra'(13) to pin: '/conv_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/addrb'(13) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_x/web'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/addrb'(13) to pin: '/OutputLayer_0/bram_dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dy/web'(1) to pin: '/OutputLayer_0/bram_dy_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/addrb'(13) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_dx/web'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/addrb'(13) to pin: '/OutputLayer_0/bram_y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/conv_y/web'(1) to pin: '/OutputLayer_0/bram_y_WEN_A'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_x .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s03_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/conv_test/conv_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_conv_y_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_fcc_y_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 26.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 63fe06e46bd5fc87; cache size = 26.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 26.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 26.293 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_2, cache-ID = d0f923f3e1090939; cache size = 26.293 MB.
[Mon May 16 15:38:11 2022] Launched design_1_conv_dy_0_synth_1, design_1_conv_y_0_synth_1, design_1_fcc_y_0_synth_1, design_1_fcc_dy_0_synth_1, synth_1...
Run output will be captured here:
design_1_conv_dy_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_dy_0_synth_1/runme.log
design_1_conv_y_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_conv_y_0_synth_1/runme.log
design_1_fcc_y_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_fcc_y_0_synth_1/runme.log
design_1_fcc_dy_0_synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/design_1_fcc_dy_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/synth_1/runme.log
[Mon May 16 15:38:11 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 10662.898 ; gain = 24.824 ; free physical = 13493 ; free virtual = 23804
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May 16 15:42:01 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
file copy -force /home/anubhav/xilinx_projects/conv_test/conv_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/conv_test/conv_test.bit
close_project
open_project /home/anubhav/xilinx_projects/relu_test/relu_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_relu_combined_0_0

update_compile_order -fileset sources_1
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:hls:InputLayer:1.0 - InputLayer_0
Adding component instance block -- xilinx.com:hls:OutputLayer:1.0 - OutputLayer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:relu_combined:1.0 - relu_combined_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dx
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_dy
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_x
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - relu_y
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/input_layer/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_cells relu_combined_0]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dx" }  [get_bd_intf_pins relu_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_control]
Slave segment '/relu_combined_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_x" }  [get_bd_intf_pins relu_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins relu_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:InputLayer:1.0 [get_ips  design_1_InputLayer_0_0] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_InputLayer_0_0 (Inputlayer 1.0) from revision 2112506770 to revision 2112510732
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's_axi_CTRL'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axi_control' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_InputLayer_0_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 'bram_dx_Din_A' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'bram_dx_Dout_A' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'bram_dx_WEN_A' width 4 differs from original width 2
WARNING: [IP_Flow 19-4706] Upgraded port 'bram_x_Din_A' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'bram_x_Dout_A' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'bram_x_WEN_A' width 4 differs from original width 2
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_RVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_WDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_WREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_WSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_CTRL_WVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_InputLayer_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5893] Upgrade has removed address block 's_axi_CTRL/Reg'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 's_axi_control/Reg'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'design_1_InputLayer_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 's_axi_CTRL' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/InputLayer_0'. Its connection to the interface net 'ps7_0_axi_periph_M01_AXI' has been removed. 
CRITICAL WARNING: [BD 41-1173] Cannot restore assignment <0x4001_0000 [ 64K ]> from slave segment '/InputLayer_0/s_axi_CTRL/Reg' to address space '/processing_system7_0/Data'. This slave segment no longer exists.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_InputLayer_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/anubhav/xilinx_projects/relu_test/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/relu_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_InputLayer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_x: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_x'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dx: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_y: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_y'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dy: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dy'. Restoring to previous valid configuration.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd 
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 11027.074 ; gain = 0.000 ; free physical = 12625 ; free virtual = 23635
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_0/s_axi_control]
Slave segment '/InputLayer_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4001_0000 [ 64K ]>.
delete_bd_objs [get_bd_intf_nets OutputLayer_0_m_axi_gmem] [get_bd_intf_nets OutputLayer_0_bram_y_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets OutputLayer_0_bram_dy_PORTA] [get_bd_cells OutputLayer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:InputLayer:1.0 InputLayer_1
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_dy" }  [get_bd_intf_pins InputLayer_1/bram_dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/relu_y" }  [get_bd_intf_pins InputLayer_1/bram_x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/InputLayer_1/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins InputLayer_1/m_axi_gmem]
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/InputLayer_1/Data_m_axi_gmem' at <0x0000_0000 [ 512M ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/InputLayer_1/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins InputLayer_1/s_axi_control]
Slave segment '/InputLayer_1/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4002_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_x: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_x'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dx: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_y: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_y'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dy: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dy'. Restoring to previous valid configuration.

validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 11027.074 ; gain = 0.000 ; free physical = 12654 ; free virtual = 23651
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_dy]
endgroup
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_x: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_x'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dx: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_y: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_y'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dy: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dy'. Restoring to previous valid configuration.

validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 11027.074 ; gain = 0.000 ; free physical = 12638 ; free virtual = 23637
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Depth_A {1024} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells relu_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_bd_cells relu_dx]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /InputLayer_1/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /InputLayer_1/bram_dx_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 11027.074 ; gain = 0.000 ; free physical = 12616 ; free virtual = 23616
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {true}] [get_bd_cells relu_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {true} CONFIG.Use_RSTB_Pin {true} CONFIG.use_bram_block {BRAM_Controller} CONFIG.EN_SAFETY_CKT {true}] [get_bd_cells relu_dy]
endgroup
validate_bd_design
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dx'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_blk_mem_gen_8.4::post_propagate Line 69
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_dy'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_x'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [IP_Flow 19-3458] Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
INFO: [IP_Flow 19-3438] Customization errors found on 'relu_y'. Restoring to previous valid configuration.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-241] Message from IP propagation TCL of /relu_x: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_x'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_x'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dx: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dx'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dx'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_y: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_y'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_y'. Restoring to previous valid configuration.

ERROR: [BD 41-241] Message from IP propagation TCL of /relu_dy: set_property error: Validation failed for parameter 'Write Depth A(Write_Depth_A)' for BD Cell 'relu_dy'. Value '1' is out of the range (2,1048576)
Customization errors found on 'relu_dy'. Restoring to previous valid configuration.

validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 11027.074 ; gain = 0.000 ; free physical = 12595 ; free virtual = 23594
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dx]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_x]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_y]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells relu_dy]
endgroup
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_xbar_0_synth_1
reset_run design_1_xbar_1_synth_1
reset_run design_1_relu_x_0_synth_1
reset_run design_1_relu_y_0_synth_1
reset_run design_1_relu_dx_0_synth_1
reset_run design_1_relu_dy_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 10
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /InputLayer_1/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /InputLayer_1/bram_dx_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(10) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(10) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(10) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(10) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(10) to pin: '/InputLayer_1/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/InputLayer_1/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(10) to pin: '/InputLayer_1/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/InputLayer_1/bram_x_WEN_A'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(10) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(10) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(10) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(10) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(10) to pin: '/InputLayer_1/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/InputLayer_1/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(10) to pin: '/InputLayer_1/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/InputLayer_1/bram_x_WEN_A'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_dy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_x .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_y .
INFO: [BD 41-1029] Generation completed for the IP Integrator block relu_combined_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_InputLayer_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_combined_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_dx_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_dy_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_x_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_relu_y_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_xbar_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 15.906 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 15.906 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ac1167c76961c748; cache size = 15.906 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = ac1167c76961c748; cache size = 15.906 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = ac1167c76961c748; cache size = 15.906 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 35725c0547d67d7e; cache size = 15.906 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 15.906 MB.
[Wed May 18 18:31:24 2022] Launched design_1_xbar_0_synth_1, design_1_xbar_1_synth_1, design_1_relu_x_0_synth_1, design_1_relu_y_0_synth_1, design_1_relu_dx_0_synth_1, design_1_relu_dy_0_synth_1, design_1_InputLayer_1_0_synth_1, design_1_relu_combined_0_1_synth_1, design_1_InputLayer_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_xbar_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_xbar_1_synth_1/runme.log
design_1_relu_x_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_x_0_synth_1/runme.log
design_1_relu_y_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_y_0_synth_1/runme.log
design_1_relu_dx_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_dx_0_synth_1/runme.log
design_1_relu_dy_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_dy_0_synth_1/runme.log
design_1_InputLayer_1_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_InputLayer_1_0_synth_1/runme.log
design_1_relu_combined_0_1_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_relu_combined_0_1_synth_1/runme.log
design_1_InputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_InputLayer_0_0_synth_1/runme.log
synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/synth_1/runme.log
[Wed May 18 18:31:24 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 11170.172 ; gain = 143.098 ; free physical = 12541 ; free virtual = 23506
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed May 18 18:34:44 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {relu_combined_0_x_PORTA}]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {InputLayer_1_bram_x_PORTA}]
true
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { relu_combined_0_x_PORTA } ]
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { InputLayer_1_bram_x_PORTA } ]
endgroup
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {InputLayer_0_bram_x_PORTA}]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {InputLayer_0_m_axi_gmem}]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets InputLayer_0_bram_x_PORTA] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets InputLayer_0_m_axi_gmem] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 2 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK0 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_ps7_0_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /InputLayer_0_bram_x_PORTA, to System ILA slot interface pin /system_ila_0/SLOT_0_BRAM for debug.
Debug Automation : Connecting interface connection /InputLayer_0_m_axi_gmem, to System ILA slot interface pin /system_ila_0/SLOT_1_AXI for debug.
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 11247.266 ; gain = 0.000 ; free physical = 11698 ; free virtual = 23089
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run impl_1
launch_runs impl_1 -jobs 10
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /InputLayer_1/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /InputLayer_1/bram_dx_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_arlock'(1) to pin: '/InputLayer_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_awlock'(1) to pin: '/InputLayer_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(10) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(10) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(10) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(10) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(10) to pin: '/InputLayer_1/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/InputLayer_1/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(10) to pin: '/InputLayer_1/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/InputLayer_1/bram_x_WEN_A'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_arlock'(1) to pin: '/InputLayer_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_awlock'(1) to pin: '/InputLayer_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(10) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(10) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(10) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(10) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(10) to pin: '/InputLayer_1/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/InputLayer_1/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(10) to pin: '/InputLayer_1/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/InputLayer_1/bram_x_WEN_A'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_3
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_4
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_us_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_system_ila_0_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 23.360 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ac1167c76961c748; cache size = 23.360 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = ac1167c76961c748; cache size = 23.360 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = ac1167c76961c748; cache size = 23.360 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 35725c0547d67d7e; cache size = 23.360 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 23.360 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 23.360 MB.
[Thu May 19 13:11:57 2022] Launched design_1_system_ila_0_0_synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_system_ila_0_0_synth_1/runme.log
[Thu May 19 13:11:57 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 11399.184 ; gain = 130.852 ; free physical = 11419 ; free virtual = 22898
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu May 19 14:30:33 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/synth_1/runme.log
[Thu May 19 14:30:33 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-02:32:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 12507.137 ; gain = 1107.953 ; free physical = 9916 ; free virtual = 21529
set_property PROGRAM.FILE {/home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'design_1_i/system_ila_0/inst/ila_lib' at location 'uuid_CD4C83C823A6596D99AD09BE1335C6B0' from probes file, since it cannot be found on the programmed device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
Processing Interface InputLayer_0_m_axi_gmem_ila1_slot1
set_property TRIGGER_COMPARE_VALUE eq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE gt4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE gt4'h0 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property CONTROL.TRIGGER_CONDITION OR [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3258] Due to ILA core feature implementation, probes which do not match the complete ILA core probe port from MSB to LSB may only use operator 'eq' or 'neq'.
hw_ila 'hw_ila_1' hw_probe 'design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1[3:0]' with MAP property 'probe2[3:0]' uses operator 'gt' in compare value 'gt4'h0'.
ERROR: [Labtools 27-1385] Aborting Tcl command, due to incorrect hw_probe compare value operator usage.
set_property TRIGGER_COMPARE_VALUE gteq4'h0 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE gteq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
ERROR: [Labtools 27-3258] Due to ILA core feature implementation, probes which do not match the complete ILA core probe port from MSB to LSB may only use operator 'eq' or 'neq'.
hw_ila 'hw_ila_1' hw_probe 'design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1[3:0]' with MAP property 'probe2[3:0]' uses operator 'gteq' in compare value 'gteq4'h1'.
ERROR: [Labtools 27-1385] Aborting Tcl command, due to incorrect hw_probe compare value operator usage.
set_property TRIGGER_COMPARE_VALUE eq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:41:11
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2022-May-19 14:41:12
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:41:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 14:41:12
Processed interface InputLayer_0_m_axi_gmem_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/anubhav/xilinx_projects/relu_test/relu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE neq4'h1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h0 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:41:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 14:41:42
Processed interface InputLayer_0_m_axi_gmem_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/anubhav/xilinx_projects/relu_test/relu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:43:19
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_en_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes design_1_i/system_ila_0/inst/SLOT_0_BRAM_we_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2022-May-19 14:43:58
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:43:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 14:44:04
Processed interface InputLayer_0_m_axi_gmem_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/anubhav/xilinx_projects/relu_test/relu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:45:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 14:45:22
Processed interface InputLayer_0_m_axi_gmem_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/anubhav/xilinx_projects/relu_test/relu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-May-19 14:45:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-May-19 14:45:50
Processed interface InputLayer_0_m_axi_gmem_ila1_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/anubhav/xilinx_projects/relu_test/relu_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/input_layer/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
open_bd_design {/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip [get_ips  {design_1_InputLayer_0_0 design_1_InputLayer_1_0}] -log ip_upgrade.log
Upgrading '/home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_InputLayer_0_0 (Inputlayer 1.0) from revision 2112510732 to revision 2112511971
INFO: [IP_Flow 19-3422] Upgraded design_1_InputLayer_1_0 (Inputlayer 1.0) from revision 2112510732 to revision 2112511971
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/anubhav/xilinx_projects/relu_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_InputLayer_0_0 design_1_InputLayer_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to any ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. 
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTB(OTHER) and /relu_combined_0/x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTB(OTHER) and /relu_combined_0/dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTA(OTHER) and /relu_combined_0/y_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTA(OTHER) and /relu_combined_0/dy_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_x/BRAM_PORTA(OTHER) and /InputLayer_0/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dx/BRAM_PORTA(OTHER) and /InputLayer_0/bram_dx_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_y/BRAM_PORTB(OTHER) and /InputLayer_1/bram_x_PORTA(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /relu_dy/BRAM_PORTB(OTHER) and /InputLayer_1/bram_dx_PORTA(BRAM_CTRL)
Wrote  : </home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_arlock'(1) to pin: '/InputLayer_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_awlock'(1) to pin: '/InputLayer_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(10) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(10) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(10) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(10) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(10) to pin: '/InputLayer_1/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/InputLayer_1/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(10) to pin: '/InputLayer_1/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/InputLayer_1/bram_x_WEN_A'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s00_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s00_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_awlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/s01_couplers/auto_us/s_axi_arlock'(1) to pin: '/axi_mem_intercon/s01_couplers/S_AXI_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/wea'(1) to pin: '/InputLayer_0/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addra'(10) to pin: '/InputLayer_0/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/wea'(1) to pin: '/InputLayer_0/bram_x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addra'(10) to pin: '/InputLayer_0/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_arlock'(1) to pin: '/InputLayer_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/system_ila_0/SLOT_1_AXI_awlock'(1) to pin: '/InputLayer_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/addrb'(10) to pin: '/relu_combined_0/dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dx/web'(1) to pin: '/relu_combined_0/dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addra'(10) to pin: '/relu_combined_0/dy_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/wea'(1) to pin: '/relu_combined_0/dy_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/addrb'(10) to pin: '/relu_combined_0/x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_x/web'(1) to pin: '/relu_combined_0/x_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addra'(10) to pin: '/relu_combined_0/y_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/wea'(1) to pin: '/relu_combined_0/y_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/addrb'(10) to pin: '/InputLayer_1/bram_dx_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_dy/web'(1) to pin: '/InputLayer_1/bram_dx_WEN_A'(4) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/addrb'(10) to pin: '/InputLayer_1/bram_x_Addr_A'(32) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/relu_y/web'(1) to pin: '/InputLayer_1/bram_x_WEN_A'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InputLayer_1 .
Exporting to file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
Exporting to file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/anubhav/xilinx_projects/relu_test/relu_test.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 12676.867 ; gain = 0.000 ; free physical = 9666 ; free virtual = 21338
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_InputLayer_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = f5e2d5501c0c5f8a; cache size = 38.497 MB.
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 12676.867 ; gain = 0.000 ; free physical = 9605 ; free virtual = 21279
catch { [ delete_ip_run [get_ips -all design_1_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = d0f923f3e1090939; cache size = 38.497 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_us_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = d0f923f3e1090939; cache size = 38.497 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 1819076c0c5cdde7; cache size = 38.497 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_4] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = 35725c0547d67d7e; cache size = 38.497 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ac1167c76961c748; cache size = 38.497 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = ac1167c76961c748; cache size = 38.497 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = ac1167c76961c748; cache size = 38.497 MB.
export_ip_user_files -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_InputLayer_0_0_synth_1 design_1_InputLayer_1_0_synth_1 -jobs 10
[Thu May 19 14:54:01 2022] Launched design_1_InputLayer_0_0_synth_1, design_1_InputLayer_1_0_synth_1...
Run output will be captured here:
design_1_InputLayer_0_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_InputLayer_0_0_synth_1/runme.log
design_1_InputLayer_1_0_synth_1: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/design_1_InputLayer_1_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/anubhav/xilinx_projects/relu_test/relu_test.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/sim_scripts -ip_user_files_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files -ipstatic_source_dir /home/anubhav/xilinx_projects/relu_test/relu_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/modelsim} {questa=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/questa} {ies=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/ies} {xcelium=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/xcelium} {vcs=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/vcs} {riviera=/home/anubhav/xilinx_projects/relu_test/relu_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 10
[Thu May 19 14:55:23 2022] Launched synth_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/synth_1/runme.log
[Thu May 19 14:55:23 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Thu May 19 14:58:31 2022] Launched impl_1...
Run output will be captured here: /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/runme.log
file copy -force /home/anubhav/xilinx_projects/relu_test/relu_test.runs/impl_1/design_1_wrapper.bit /home/anubhav/xilinx_projects/relu_test/relu_test.bit
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/anubhav/xilinx_projects/ip_repo/relu_combined/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
