{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "50000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_miss_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Execute/cond_branch_hit_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 30,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/bpu_branch_target_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Branch_Prediction_Unit/cond_mis_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Fetch/pc_o[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Pipeline_Control/branch_flush_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}