Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Mon Dec  9 17:42:51 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 40 (KDE Plasma)
| Command      : report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
| Design       : Top_Level
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 58
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 9          |
| TIMING-20 | Warning  | Non-clocked latch              | 48         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[10] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[11] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[4] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[5] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[6] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[7] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[8] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Branch_Addr_reg[9] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Branch_Addr_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/DMemAddr_dir_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/DMemAddr_dir_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/DMemAddr_dir_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/DMemAddr_dir_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/DMemAddr_dir_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/DMemAddr_dir_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/DMemAddr_dir_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/DMemAddr_dir_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/DMemAddr_dir_reg[4] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/DMemAddr_dir_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/DMemAddr_dir_reg[5] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/DMemAddr_dir_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Instr_code_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Instr_code_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Instr_code_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Instr_code_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Instr_code_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Instr_code_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Instr_code_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Instr_code_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Instr_code_reg[4] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Instr_code_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Instr_code_reg[5] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Instr_code_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[4] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[5] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[6] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/KK_const_reg[7] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/KK_const_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[4] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[5] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[6] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/PortID_dir_reg[7] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/PortID_dir_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sx_Addr_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sx_Addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sx_Addr_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sx_Addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sx_Addr_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sx_Addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sx_Addr_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sx_Addr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sy_Addr_reg[0] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sy_Addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sy_Addr_reg[1] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sy_Addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sy_Addr_reg[2] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sy_Addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch processzor/IfAndDec_inst/Sy_Addr_reg[3] cannot be properly analyzed as its control pin processzor/IfAndDec_inst/Sy_Addr_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 48 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


