

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Processor-FPGA Communication: Using FIFO &mdash; Physics  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="../_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../_static/jquery.js"></script>
        <script type="text/javascript" src="../_static/underscore.js"></script>
        <script type="text/javascript" src="../_static/doctools.js"></script>
        <script type="text/javascript" src="../_static/language_data.js"></script>
        <script async="async" type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-AMS-MML_HTMLorMML"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="prev" title="Processor-FPGA Communication: Processor Part" href="Processor-FPGA-Communication-Processor-Part.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> Physics
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Mechanics-Feynman-Path-Integral/index.html">Quantum Mechanics: Feynman Path Integral</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Computation/index.html">Quantum Computation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Quantum-Optics/index.html">Quantum Optics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Thermodynamics-And-Statistical-Mechanics/index.html">Thermodynamics And Statistical Mechanics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Biomolecular-Physics/index.html">Biomolecular Physics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Papers-Quantum-Computers/index.html">Papers: Quantum Computers</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Experimental Physics: SoC FPGA Design</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="Design-Plan.html">Design Plan</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-FPGA-Part.html">Processor-FPGA Communication: FPGA Part</a></li>
<li class="toctree-l2"><a class="reference internal" href="Processor-FPGA-Communication-Processor-Part.html">Processor-FPGA Communication: Processor Part</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Processor-FPGA Communication: Using FIFO</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#credit">Credit</a></li>
<li class="toctree-l3"><a class="reference internal" href="#corresponding-project-folder">Corresponding Project Folder</a></li>
<li class="toctree-l3"><a class="reference internal" href="#dependency">Dependency</a></li>
<li class="toctree-l3"><a class="reference internal" href="#using-fifo">Using FIFO</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Physics</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
          <li><a href="index.html">Experimental Physics: SoC FPGA Design</a> &raquo;</li>
        
      <li>Processor-FPGA Communication: Using FIFO</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/Experimental-Physics-SoC-FPGA-Design/Processor-FPGA-Communication-Using-FIFO.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="processor-fpga-communication-using-fifo">
<h1>Processor-FPGA Communication: Using FIFO<a class="headerlink" href="#processor-fpga-communication-using-fifo" title="Permalink to this headline">¶</a></h1>
<div class="section" id="credit">
<h2>Credit<a class="headerlink" href="#credit" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li><p>This section is <strong>Modified From</strong> <a class="reference external" href="https://people.ece.cornell.edu/land/courses/ece5760/DE1_SOC/HPS_peripherials/FPGA_addr_index.html">DE1 SoC ARM HPS and FPGA Addresses and Communication Cornell ece5760</a></p></li>
</ul>
<dl class="field-list simple">
<dt class="field-odd">Date</dt>
<dd class="field-odd"><p>20 Aug 2019</p>
</dd>
</dl>
</div>
<div class="section" id="corresponding-project-folder">
<h2><a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/tree/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%203/Cornell%20ECE5760">Corresponding Project Folder</a><a class="headerlink" href="#corresponding-project-folder" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="dependency">
<h2>Dependency<a class="headerlink" href="#dependency" title="Permalink to this headline">¶</a></h2>
</div>
<div class="section" id="using-fifo">
<h2>Using FIFO<a class="headerlink" href="#using-fifo" title="Permalink to this headline">¶</a></h2>
<p><strong>Step 1</strong> We will use <strong>Platform Designer</strong> to generate two <strong>FIFOs</strong>, <strong>HPS to FPGA FIFO</strong> and <strong>FPGA to HPS FIFO</strong></p>
<div class="figure align-center">
<img alt="../_images/Stage-2_ECE5760_Qsys_FIFO.png" src="../_images/Stage-2_ECE5760_Qsys_FIFO.png" />
</div>
<ul class="simple">
<li><p>For <strong>HPS to FPGA FIFO</strong>, its <strong>Output</strong> will be <strong>Exported</strong> and will be connected to the Top-Level module <strong>DE1_SoC_Computer</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%203/Cornell%20ECE5760/FIFO_loopback/verilog/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 515</strong>).</p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// HPS to FPGA FIFO</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_readdata</span>      <span class="p">(</span><span class="n">hps_to_fpga_readdata</span><span class="p">),</span>      <span class="c1">//  fifo_hps_to_fpga_out.readdata</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_read</span>          <span class="p">(</span><span class="n">hps_to_fpga_read</span><span class="p">),</span>          <span class="c1">//   out.read</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_waitrequest</span>   <span class="p">(),</span>                            <span class="c1">//   out.waitrequest</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_address</span>   <span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span> <span class="c1">//(hps_to_fpga_out_csr_address),   // fifo_hps_to_fpga_out_csr.address</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_read</span>      <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="c1">//(hps_to_fpga_out_csr_read),      //   csr.read</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_writedata</span> <span class="p">(),</span>                              <span class="c1">//   csr.writedata</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_write</span>     <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>                           <span class="c1">//   csr.write</span>
<span class="p">.</span><span class="n">fifo_hps_to_fpga_out_csr_readdata</span>  <span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">),</span>             <span class="c1">//   csr.readdata</span>
</pre></div>
</div>
<ul class="simple">
<li><p>To use this <strong>Output</strong> of <strong>HPS to FPGA FIFO</strong>, we must write by ourselves a <strong>State Machine</strong> to handle <strong>Reading Data From HPS</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%203/Cornell%20ECE5760/FIFO_loopback/verilog/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 440</strong>). Specifically, HPS to FPGA FIFO <strong>Reader</strong> state machine waits for data in the FIFO, then reads the data into a buffer and <strong>sets a ready flag</strong>. The <strong>csr-register</strong> used to wait is the <strong>status register</strong>, so that only bit 0 (full) and bit 1 (empty) are read</p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// =================================</span>
<span class="c1">// HPS_to_FPGA state machine</span>
<span class="c1">//==================================</span>
<span class="c1">// Is there data in HPS_to_FPGA FIFO</span>
<span class="c1">// and the last transfer is complete</span>
<span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">hps_to_fpga_out_csr_readdata</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">data_buffer_valid</span><span class="p">)</span>  <span class="k">begin</span>
        <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
        <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d2</span> <span class="p">;</span> <span class="c1">//</span>
<span class="k">end</span>

<span class="c1">// delay</span>
<span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d2</span><span class="p">)</span> <span class="k">begin</span>
        <span class="c1">// zero the read request BEFORE the data appears</span>
        <span class="c1">// in the next state!</span>
        <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
        <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d4</span> <span class="p">;</span>
<span class="k">end</span>

<span class="c1">// read the word from the FIFO</span>
<span class="k">if</span> <span class="p">(</span><span class="n">HPS_to_FPGA_state</span> <span class="o">==</span> <span class="mh">8</span><span class="mi">&#39;d4</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">data_buffer</span> <span class="o">&lt;=</span> <span class="n">hps_to_fpga_readdata</span> <span class="p">;</span> <span class="c1">// send back data</span>
        <span class="n">data_buffer_valid</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span> <span class="c1">// set the data ready flag</span>
        <span class="n">hps_to_fpga_read</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
        <span class="n">HPS_to_FPGA_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="p">;</span> <span class="c1">//6</span>
<span class="k">end</span>
</pre></div>
</div>
<ul class="simple">
<li><p>For <strong>FPGA to HPS FIFO</strong>, its <strong>Input</strong> will be <strong>Exported</strong> and will be connected to the Top-Level module <strong>DE1_SoC_Computer</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%203/Cornell%20ECE5760/FIFO_loopback/verilog/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 525</strong>).</p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// FPGA to HPS FIFO</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_writedata</span>      <span class="p">(</span><span class="n">fpga_to_hps_in_writedata</span><span class="p">),</span>      <span class="c1">// fifo_fpga_to_hps_in.writedata</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_write</span>          <span class="p">(</span><span class="n">fpga_to_hps_in_write</span><span class="p">),</span>          <span class="c1">//                     .write</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_address</span>    <span class="p">(</span><span class="mh">32</span><span class="mi">&#39;d1</span><span class="p">),</span> <span class="c1">//(fpga_to_hps_in_csr_address),    //  fifo_fpga_to_hps_in_csr.address</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_read</span>       <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span> <span class="c1">//(fpga_to_hps_in_csr_read),       //                         .read</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_writedata</span>  <span class="p">(),</span>  <span class="c1">//                         .writedata</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_write</span>      <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">),</span>      <span class="c1">//                         .write</span>
<span class="p">.</span><span class="n">fifo_fpga_to_hps_in_csr_readdata</span>   <span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">),</span>    <span class="c1">//</span>
</pre></div>
</div>
<ul class="simple">
<li><p>To use this <strong>Input</strong> of <strong>FPGA to HPS FIFO</strong>, we must write by ourselves a <strong>State Machine</strong> to handle <strong>Writing Data To HPS</strong>, please refer to <a class="reference external" href="https://github.com/tesla-cat/Works-Done-In-Dzmitry-s-Lab-At-CQT/blob/master/Cyclone%20V%20SoC%20Control%20System/Quartus%20Project%20Stage%203/Cornell%20ECE5760/FIFO_loopback/verilog/DE1_SoC_Computer.v#L515">DE1_SoC_Computer verilog file</a> (<strong>line 466</strong>). Specifically, FPGA to HPS FIFO <strong>Writer</strong> state machine waits for space in the <strong>FPGA to HPS FIFO</strong> then writes the data to the FIFO and <strong>clears the ready flag</strong></p></li>
</ul>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="c1">// =================================</span>
<span class="c1">// FPGA_to_HPS state machine</span>
<span class="c1">//==================================</span>
<span class="c1">// is there space in the</span>
<span class="c1">// FPGA_to_HPS FIFO</span>
<span class="c1">// and data is available</span>
<span class="k">if</span> <span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">fpga_to_hps_in_csr_readdata</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="o">&amp;&amp;</span> <span class="n">data_buffer_valid</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">fpga_to_hps_in_writedata</span> <span class="o">&lt;=</span> <span class="n">data_buffer</span> <span class="p">;</span>
        <span class="n">fpga_to_hps_in_write</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b1</span> <span class="p">;</span>
        <span class="n">FPGA_to_HPS_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d4</span> <span class="p">;</span>
<span class="k">end</span>

<span class="c1">// finish the write to FPGA_to_HPS FIFO</span>
<span class="c1">//if (HPS_to_FPGA_state == 8&#39;d8) begin</span>
<span class="k">if</span> <span class="p">(</span><span class="n">FPGA_to_HPS_state</span><span class="o">==</span><span class="mh">4</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">fpga_to_hps_in_write</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span>
        <span class="n">data_buffer_valid</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="p">;</span> <span class="c1">// used the data, so clear flag</span>
        <span class="n">FPGA_to_HPS_state</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="mi">&#39;d0</span> <span class="p">;</span>
<span class="k">end</span>
</pre></div>
</div>
<p><strong>Step 2</strong> FIFO Settings</p>
<ul class="simple">
<li><p>Note that <strong>Allow Backpressure</strong> should be <strong>off</strong></p></li>
</ul>
<div class="figure align-center">
<img alt="../_images/Stage-2_ECE5760_Qsys_FIFO_Settings.png" src="../_images/Stage-2_ECE5760_Qsys_FIFO_Settings.png" />
</div>
<p><strong>Step 3</strong> Some Remarks</p>
<ul class="simple">
<li><p>Timing for the FIFO read/write is not specified in the users manual! The HPS-to-FPGA read operation takes TWO cycles but the read-enable line <strong>can only be held high for ONE cycle</strong>, Holding it high for two cycles results in two reads.</p></li>
<li><p>The HPS program asks the user for the number of items to send (0&lt;N&lt;500), reads the fill-level of each of the FIFOs, then prints out the returned values and fill levels.</p></li>
</ul>
<div class="figure align-center">
<img alt="../_images/Stage-2_ECE5760_C_Program_Result.png" src="../_images/Stage-2_ECE5760_C_Program_Result.png" />
</div>
<ul class="simple">
<li><p>For N greater than 256, using block-write, that the FPGA-to-HPS FIFO will fill, then stall, while the HPS-to-FPGA FIFO keeps filling.</p></li>
<li><p>The nonblocking read/write macros in the HPS program are not well tested.</p></li>
<li><p>If you use nonblocking read/write that you must check the return value for success.</p></li>
</ul>
<p><strong>Step 4</strong> In the C code</p>
<p>The first six macros read out the state of the read/write FIFOs.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cp">#define WRITE_FIFO_FILL_LEVEL   (*FIFO_write_status_ptr)</span>
<span class="cp">#define READ_FIFO_FILL_LEVEL    (*FIFO_read_status_ptr)</span>
<span class="cp">#define WRITE_FIFO_FULL                 ((*(FIFO_write_status_ptr+1))&amp; 1 )</span>
<span class="cp">#define WRITE_FIFO_EMPTY                ((*(FIFO_write_status_ptr+1))&amp; 2 )</span>
<span class="cp">#define READ_FIFO_FULL                  ((*(FIFO_read_status_ptr+1)) &amp; 1 )</span>
<span class="cp">#define READ_FIFO_EMPTY                 ((*(FIFO_read_status_ptr+1)) &amp; 2 )</span>
<span class="c1">// arg a is data to be written</span>
<span class="cp">#define FIFO_WRITE_BLOCK(a)             {while (WRITE_FIFO_FULL){WAIT};FIFO_WRITE=a;}</span>
<span class="c1">// arg a is data to be written, arg b is success/fail of write: b==1 means success</span>
<span class="cp">#define FIFO_WRITE_NOBLOCK(a,b) {b=!WRITE_FIFO_FULL; if(!WRITE_FIFO_FULL)FIFO_WRITE=a; }</span>
<span class="c1">// arg a is data read</span>
<span class="cp">#define FIFO_READ_BLOCK(a)              {while (READ_FIFO_EMPTY){WAIT};a=FIFO_READ;}</span>
<span class="c1">// arg a is data read, arg b is success/fail of read: b==1 means success</span>
<span class="cp">#define FIFO_READ_NOBLOCK(a,b)  {b=!READ_FIFO_EMPTY; if(!READ_FIFO_EMPTY)a=FIFO_READ;}</span>
</pre></div>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
      
        <a href="Processor-FPGA-Communication-Processor-Part.html" class="btn btn-neutral float-left" title="Processor-FPGA Communication: Processor Part" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2019, Tesla Cat

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>