[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Thu Oct 20 19:53:14 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/sv/dcache_testbench.vcd"
[dumpfile_mtime] "Thu Oct 20 19:25:07 2022"
[dumpfile_size] 522312144
[savefile] "/Users/damien/workspace/hdl/friscv/test/sv/dcache_testbench.gtkw"
[timestart] 49774000
[size] 2560 1440
[pos] -1 -1
*-15.039545 49846200 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] dcache_testbench.
[treeopen] dut.
[treeopen] genblk2.
[treeopen] pusher.
[sst_width] 436
[signals_width] 461
[sst_expanded] 1
[sst_vpaned_height] 823
@c00200
-Testbench
@1401200
-Testbench
@800200
-driver
@28
driver.aclk
driver.aresetn
@200
-
@28
driver.en
driver.flush_ack
driver.flush_blocks
driver.flush_reqs
driver.gen_io_req
driver.gen_mem_req
[color] 3
driver.seq
driver.rden
[color] 1
driver.wren
driver.artimeout
driver.awtimeout
driver.wtimeout
@200
-
@c00200
-read channels
@200
-
@28
driver.aclk
@420
driver.arbeat_cnt
driver.rbatch_len
@200
-
@22
driver.araddr[31:0]
driver.arid[7:0]
@28
driver.arprot[2:0]
driver.arvalid
driver.arready
@200
-
@420
driver.rreq_or_cnt
@22
[color] 7
driver.rd_orreq[63:0]
@200
-
@22
driver.rdata[31:0]
driver.rid[7:0]
@28
driver.rready
driver.rvalid
@200
-
@28
driver.block_rch
@22
driver.next_rid[7:0]
@28
driver.rvalid_s
@200
-
@22
[color] 7
driver.rd_orreq[63:0]
driver.rd_orreq_rdata[2047:0]
driver.rd_orreq_id[511:0]
@200
-
@22
driver.ar_lfsr[31:0]
driver.arvalid_lfsr[31:0]
driver.r_lfsr[31:0]
driver.rready_lfsr[31:0]
@200
-
@28
driver.artimeout
@420
driver.artimer
@200
-
@22
driver.rid_error[63:0]
driver.ror_error[63:0]
@1401200
-read channels
@800200
-write channels
@28
driver.aclk
@420
driver.awbeat_cnt
@421
driver.wbatch_len
@420
driver.wreq_or_cnt
@200
-
@22
driver.awaddr[31:0]
driver.awcache[3:0]
driver.awid[7:0]
@28
driver.awprot[2:0]
driver.awvalid
driver.awready
@200
-
@22
driver.wdata[31:0]
driver.wstrb[3:0]
@28
driver.wvalid
driver.wready
@200
-
@22
driver.bid[7:0]
driver.bid_error[63:0]
driver.bor_error[63:0]
@28
driver.bvalid
driver.bready
driver.bresp[1:0]
@200
-
@28
driver.awtimeout
@22
driver.wr_orreq[63:0]
driver.wr_orreq_id[511:0]
@1000200
-write channels
-driver
@800200
-dCache
@28
dut.aclk
dut.aresetn
dut.cache_ready
@c00200
-Memfy IFs
@22
dut.memfy_araddr[31:0]
dut.memfy_arcache[3:0]
dut.memfy_arid[7:0]
@28
dut.memfy_arprot[2:0]
dut.memfy_arvalid
dut.memfy_arready
@200
-
@22
dut.memfy_arid_next[7:0]
dut.memfy_arid_w[7:0]
@28
dut.memfy_arvalid_io
dut.memfy_arready_io
dut.memfy_arvalid_blk
dut.memfy_arready_blk
@200
-
@22
dut.memfy_rdata[31:0]
dut.memfy_rid[7:0]
@28
dut.memfy_rresp[1:0]
dut.memfy_rvalid
dut.memfy_rready
@200
-
@22
dut.memfy_awaddr[31:0]
dut.memfy_awcache[3:0]
dut.memfy_awid[7:0]
@28
dut.memfy_awprot[2:0]
dut.memfy_awvalid
dut.memfy_awready
@200
-
@22
dut.memfy_wdata[31:0]
@28
dut.memfy_wready
@22
dut.memfy_wstrb[3:0]
@28
dut.memfy_wvalid
@200
-
@22
dut.memfy_bid[7:0]
@28
dut.memfy_bready
dut.memfy_bresp[1:0]
dut.memfy_bvalid
@1401200
-Memfy IFs
@c00200
-Memory IFs
@22
dut.dcache_araddr[31:0]
dut.dcache_arid[7:0]
dut.dcache_arlen[7:0]
@28
dut.dcache_arready
dut.dcache_arvalid
@200
-
@22
dut.dcache_rdata[127:0]
dut.dcache_rid[7:0]
@28
dut.dcache_rlast
dut.dcache_rvalid
dut.dcache_rready
dut.dcache_rresp[1:0]
@200
-
@22
dut.dcache_awaddr[31:0]
dut.dcache_awid[7:0]
dut.dcache_awlen[7:0]
@28
dut.dcache_awready
dut.dcache_awvalid
@200
-
@22
dut.dcache_wdata[127:0]
@28
dut.dcache_wlast
dut.dcache_wready
@22
dut.dcache_wstrb[15:0]
@28
dut.dcache_wvalid
@200
-
@22
dut.dcache_bid[7:0]
@28
dut.dcache_bready
dut.dcache_bresp[1:0]
dut.dcache_bvalid
@1401200
-Memory IFs
@c00200
-Block Fetcher
@28
block_fetcher.aclk
block_fetcher.aresetn
@200
-
@28
block_fetcher.pending_wr
block_fetcher.pending_rd
@200
-
@22
block_fetcher.mst_arid[7:0]
@28
block_fetcher.mst_arprot[2:0]
block_fetcher.mst_arready
block_fetcher.mst_arvalid
@200
-
@22
block_fetcher.mst_rdata[31:0]
block_fetcher.mst_rid[7:0]
@28
block_fetcher.mst_rresp[1:0]
block_fetcher.mst_rvalid
block_fetcher.mst_rready
@200
-
@28
block_fetcher.cache_loading
block_fetcher.cache_writing
block_fetcher.cache_ren
block_fetcher.cache_hit
block_fetcher.cache_miss
@22
block_fetcher.cache_raddr[31:0]
block_fetcher.cache_rdata[31:0]
block_fetcher.cache_rid[7:0]
@1401200
-Block Fetcher
@c00200
-OoO Mgt
@28
OOO_MGT.ooo_mgt.aclk
OOO_MGT.ooo_mgt.aresetn
@200
-
@28
OOO_MGT.ooo_mgt.pending_rd
@22
OOO_MGT.ooo_mgt.next_tag[7:0]
@200
-
@22
OOO_MGT.ooo_mgt.slv_araddr[31:0]
OOO_MGT.ooo_mgt.slv_arid[7:0]
@28
OOO_MGT.ooo_mgt.slv_arvalid
OOO_MGT.ooo_mgt.slv_arready
@200
-
@22
OOO_MGT.ooo_mgt.req_tag_pt[3:0]
@c00022
[color] 6
OOO_MGT.ooo_mgt.tags[31:0]
@28
(0)OOO_MGT.ooo_mgt.tags[31:0]
(1)OOO_MGT.ooo_mgt.tags[31:0]
(2)OOO_MGT.ooo_mgt.tags[31:0]
(3)OOO_MGT.ooo_mgt.tags[31:0]
(4)OOO_MGT.ooo_mgt.tags[31:0]
(5)OOO_MGT.ooo_mgt.tags[31:0]
(6)OOO_MGT.ooo_mgt.tags[31:0]
(7)OOO_MGT.ooo_mgt.tags[31:0]
(8)OOO_MGT.ooo_mgt.tags[31:0]
(9)OOO_MGT.ooo_mgt.tags[31:0]
(10)OOO_MGT.ooo_mgt.tags[31:0]
(11)OOO_MGT.ooo_mgt.tags[31:0]
(12)OOO_MGT.ooo_mgt.tags[31:0]
(13)OOO_MGT.ooo_mgt.tags[31:0]
(14)OOO_MGT.ooo_mgt.tags[31:0]
(15)OOO_MGT.ooo_mgt.tags[31:0]
(16)OOO_MGT.ooo_mgt.tags[31:0]
(17)OOO_MGT.ooo_mgt.tags[31:0]
(18)OOO_MGT.ooo_mgt.tags[31:0]
(19)OOO_MGT.ooo_mgt.tags[31:0]
(20)OOO_MGT.ooo_mgt.tags[31:0]
(21)OOO_MGT.ooo_mgt.tags[31:0]
(22)OOO_MGT.ooo_mgt.tags[31:0]
(23)OOO_MGT.ooo_mgt.tags[31:0]
(24)OOO_MGT.ooo_mgt.tags[31:0]
(25)OOO_MGT.ooo_mgt.tags[31:0]
(26)OOO_MGT.ooo_mgt.tags[31:0]
(27)OOO_MGT.ooo_mgt.tags[31:0]
(28)OOO_MGT.ooo_mgt.tags[31:0]
(29)OOO_MGT.ooo_mgt.tags[31:0]
(30)OOO_MGT.ooo_mgt.tags[31:0]
(31)OOO_MGT.ooo_mgt.tags[31:0]
@1401200
-group_end
@22
OOO_MGT.ooo_mgt.cpl_tag_pt[3:0]
@200
-
@22
OOO_MGT.ooo_mgt.io_fetcher_rdata[31:0]
OOO_MGT.ooo_mgt.io_fetcher_rid[7:0]
OOO_MGT.ooo_mgt.io_fetcher_rid_m[7:0]
@28
OOO_MGT.ooo_mgt.io_fetcher_rresp[1:0]
[color] 3
OOO_MGT.ooo_mgt.io_fetcher_rvalid
[color] 3
OOO_MGT.ooo_mgt.io_fetcher_rready
@200
-
@22
OOO_MGT.ooo_mgt.blk_fetcher_rdata[31:0]
OOO_MGT.ooo_mgt.blk_fetcher_rid[7:0]
OOO_MGT.ooo_mgt.blk_fetcher_rid_m[7:0]
@28
OOO_MGT.ooo_mgt.blk_fetcher_rresp[1:0]
[color] 3
OOO_MGT.ooo_mgt.blk_fetcher_rvalid
[color] 3
OOO_MGT.ooo_mgt.blk_fetcher_rready
@200
-
@22
OOO_MGT.ooo_mgt.mst_rdata[31:0]
OOO_MGT.ooo_mgt.mst_rid[7:0]
@28
OOO_MGT.ooo_mgt.mst_rresp[1:0]
OOO_MGT.ooo_mgt.mst_rvalid
OOO_MGT.ooo_mgt.mst_rready
@1401200
-OoO Mgt
@800200
-Pusher
@28
pusher.aclk
pusher.aresetn
@200
-
@28
pusher.cache_ren
@22
pusher.cache_raddr[31:0]
pusher.cache_raddr_r[31:0]
@28
pusher.cache_hit
pusher.cache_miss
@200
-
@28
pusher.cache_wen
pusher.wait_data_channel
pusher.wr_position[1:0]
@22
pusher.cache_waddr[31:0]
pusher.cache_wdata[127:0]
pusher.cache_wdata_r[31:0]
@200
-
@22
pusher.mst_awaddr[31:0]
pusher.mst_awcache[3:0]
pusher.mst_awid[7:0]
@28
pusher.mst_awprot[2:0]
pusher.mst_awready
pusher.mst_awvalid
@200
-
@22
pusher.mst_wdata[31:0]
pusher.mst_wdata_r[31:0]
@28
pusher.mst_wready
@22
pusher.mst_wstrb[3:0]
pusher.mst_wstrb_r[3:0]
@28
pusher.mst_wvalid
@200
-
@22
pusher.mst_bid[7:0]
@28
pusher.mst_bready
pusher.mst_bresp[1:0]
pusher.mst_bvalid
@200
-
@28
pusher.pending_rd
pusher.pending_wr
pusher.pending_wr_or
@200
-
@22
pusher.memctrl_awaddr[31:0]
pusher.memctrl_awid[7:0]
@28
pusher.memctrl_awprot[2:0]
pusher.memctrl_awready
pusher.memctrl_awvalid
@200
-
@22
pusher.memctrl_wdata[31:0]
@28
pusher.memctrl_wready
@22
pusher.memctrl_wstrb[3:0]
@28
pusher.memctrl_wvalid
@200
-
@22
pusher.memctrl_bid[7:0]
@28
pusher.memctrl_bresp[1:0]
pusher.memctrl_bvalid
pusher.memctrl_bready
@200
-
@28
outstanding_request_tracker.aclk
outstanding_request_tracker.aresetn
@200
-
@28
outstanding_request_tracker.awready
outstanding_request_tracker.awvalid
@200
-
@28
outstanding_request_tracker.bready
outstanding_request_tracker.bvalid
@200
-
@28
outstanding_request_tracker.waiting_wr_cpl
outstanding_request_tracker.max_wr_or
@22
outstanding_request_tracker.wr_or_cnt[3:0]
@1000200
-Pusher
@c00200
-MemCtrl
@22
mem_ctrl.mem_araddr[31:0]
@28
mem_ctrl.mem_arburst[1:0]
@22
mem_ctrl.mem_arcache[3:0]
mem_ctrl.mem_arid[7:0]
mem_ctrl.mem_arlen[7:0]
@28
mem_ctrl.mem_arlock[1:0]
mem_ctrl.mem_arprot[2:0]
@22
mem_ctrl.mem_arqos[3:0]
@28
mem_ctrl.mem_arready
@22
mem_ctrl.mem_arregion[3:0]
@28
mem_ctrl.mem_arsize[2:0]
mem_ctrl.mem_arvalid
@200
-
@22
mem_ctrl.mem_rdata[127:0]
mem_ctrl.mem_rid[7:0]
@28
mem_ctrl.mem_rlast
mem_ctrl.mem_rready
mem_ctrl.mem_rresp[1:0]
mem_ctrl.mem_rvalid
@200
-
@22
mem_ctrl.mem_awaddr[31:0]
@28
mem_ctrl.mem_awburst[1:0]
@22
mem_ctrl.mem_awcache[3:0]
mem_ctrl.mem_awid[7:0]
mem_ctrl.mem_awlen[7:0]
@28
mem_ctrl.mem_awlock[1:0]
mem_ctrl.mem_awprot[2:0]
@22
mem_ctrl.mem_awqos[3:0]
@28
mem_ctrl.mem_awready
@22
mem_ctrl.mem_awregion[3:0]
@28
mem_ctrl.mem_awsize[2:0]
mem_ctrl.mem_awvalid
@200
-
@22
mem_ctrl.mem_wdata[127:0]
@28
mem_ctrl.mem_wlast
mem_ctrl.mem_wready
@22
mem_ctrl.mem_wstrb[15:0]
@28
mem_ctrl.mem_wvalid
@200
-
@22
mem_ctrl.mem_bid[7:0]
@28
mem_ctrl.mem_bready
mem_ctrl.mem_bresp[1:0]
mem_ctrl.mem_bvalid
@1401200
-MemCtrl
@1000200
-dCache
@c00200
-AXI4-lite RAM
@22
dcache_testbench.axi4l_ram.p1_araddr[31:0]
dcache_testbench.axi4l_ram.p1_arid[7:0]
@28
dcache_testbench.axi4l_ram.p1_arprot[2:0]
dcache_testbench.axi4l_ram.p1_arready
dcache_testbench.axi4l_ram.p1_arvalid
@200
-
@22
dcache_testbench.axi4l_ram.p1_rdata[127:0]
dcache_testbench.axi4l_ram.p1_rid[7:0]
@28
dcache_testbench.axi4l_ram.p1_rready
dcache_testbench.axi4l_ram.p1_rresp[1:0]
dcache_testbench.axi4l_ram.p1_rvalid
@200
-
@22
dcache_testbench.axi4l_ram.p1_awaddr[31:0]
dcache_testbench.axi4l_ram.p1_awid[7:0]
@28
dcache_testbench.axi4l_ram.p1_awprot[2:0]
dcache_testbench.axi4l_ram.p1_awready
dcache_testbench.axi4l_ram.p1_awvalid
@200
-
@28
dcache_testbench.axi4l_ram.p1_wvalid
dcache_testbench.axi4l_ram.p1_wready
@22
dcache_testbench.axi4l_ram.p1_wstrb[15:0]
dcache_testbench.axi4l_ram.p1_wdata[127:0]
@200
-
@22
dcache_testbench.axi4l_ram.p1_bid[7:0]
@28
dcache_testbench.axi4l_ram.p1_bready
dcache_testbench.axi4l_ram.p1_bresp[1:0]
dcache_testbench.axi4l_ram.p1_bvalid
@1401200
-AXI4-lite RAM
[pattern_trace] 1
[pattern_trace] 0
