{
  "design": {
    "design_info": {
      "boundary_crc": "0x1BCCEE7AA3989312",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../platform_project.gen/sources_1/bd/design_1",
      "name": "design_1",
      "pfm_name": "xilinx.com:xd:platform:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "axi_intc_0": "",
      "ps_e": "",
      "xlconcat_0": "",
      "img_proc": {
        "reset_split": "",
        "cols_split": "",
        "rows_split": "",
        "proc_sys_reset_7": "",
        "histeq_vdma": "",
        "histeq_control_gpio": ""
      },
      "axi_control": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {
          "auto_cc": ""
        },
        "m08_couplers": {
          "auto_cc": ""
        },
        "m09_couplers": {
          "auto_cc": ""
        },
        "m10_couplers": {
          "auto_cc": ""
        },
        "m11_couplers": {},
        "m12_couplers": {}
      },
      "fmch_axi_iic": "",
      "reset_control": "",
      "vcc_const": "",
      "video": {
        "axi_vdma": "",
        "const_gnd": "",
        "hdmi_in": {
          "color_convert": "",
          "frontend": "",
          "pixel_pack": "",
          "pixel_reorder": "",
          "rx_video_axis_reg_slice": ""
        },
        "hdmi_out": {
          "color_convert": "",
          "frontend": "",
          "pixel_reorder": "",
          "pixel_unpack": "",
          "tx_video_axis_reg_slice": ""
        },
        "phy": {
          "dru_ibufds_gt_odiv2": "",
          "gt_refclk_buf": "",
          "vcc_const0": "",
          "vid_phy_controller": ""
        }
      },
      "xlslice_0": "",
      "xlslice_1": "",
      "axi_vmem_img_proc": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {}
      },
      "axi_vmem_hdmi": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {}
      },
      "clock_and_reset": {
        "reset_dpu_600": "",
        "reset_75": "",
        "reset_150": "",
        "reset_100": "",
        "reset_video": "",
        "reset_dpu_300": "",
        "clk_wiz": "",
        "reset_50": ""
      }
    },
    "interface_ports": {
      "DRU_CLK_IN": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "DRU_CLK_IN_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "DRU_CLK_IN_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "RX_DDC_OUT": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "RX_DDC_OUT_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "RX_DDC_OUT_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "RX_DDC_OUT_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "RX_DDC_OUT_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "RX_DDC_OUT_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "RX_DDC_OUT_sda_t",
            "direction": "O"
          }
        }
      },
      "TX_DDC_OUT": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "TX_DDC_OUT_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "TX_DDC_OUT_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "TX_DDC_OUT_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "TX_DDC_OUT_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "TX_DDC_OUT_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "TX_DDC_OUT_sda_t",
            "direction": "O"
          }
        }
      },
      "fmch_iic": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "fmch_iic_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "fmch_iic_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "fmch_iic_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "fmch_iic_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "fmch_iic_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "fmch_iic_sda_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "HDMI_RX_CLK_N_IN": {
        "direction": "I"
      },
      "HDMI_RX_CLK_P_IN": {
        "direction": "I"
      },
      "HDMI_RX_DAT_N_IN": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "HDMI_RX_DAT_P_IN": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "HDMI_RX_LS_OE": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "HDMI_TX_CLK_N_OUT": {
        "direction": "O"
      },
      "HDMI_TX_CLK_P_OUT": {
        "direction": "O"
      },
      "HDMI_TX_DAT_N_OUT": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "HDMI_TX_DAT_P_OUT": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "IDT_8T49N241_LOL_IN": {
        "direction": "I"
      },
      "IDT_8T49N241_RST_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RX_DET_IN": {
        "direction": "I"
      },
      "RX_HPD_OUT": {
        "direction": "O"
      },
      "RX_REFCLK_N_OUT": {
        "direction": "O"
      },
      "RX_REFCLK_P_OUT": {
        "direction": "O"
      },
      "TX_EN_OUT": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TX_HPD_IN": {
        "direction": "I"
      },
      "TX_REFCLK_N_IN": {
        "direction": "I"
      },
      "TX_REFCLK_P_IN": {
        "direction": "I"
      }
    },
    "components": {
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_axi_intc_0_0",
        "xci_path": "ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "parameters": {
          "C_ASYNC_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_CASCADE_MASTER": {
            "value": "0"
          },
          "C_DISABLE_SYNCHRONIZERS": {
            "value": "0"
          },
          "C_ENABLE_ASYNC": {
            "value": "0"
          },
          "C_EN_CASCADE_MODE": {
            "value": "0"
          },
          "C_HAS_CIE": {
            "value": "1"
          },
          "C_HAS_FAST": {
            "value": "0"
          },
          "C_HAS_ILR": {
            "value": "0"
          },
          "C_HAS_IPR": {
            "value": "1"
          },
          "C_HAS_IVR": {
            "value": "1"
          },
          "C_HAS_SIE": {
            "value": "1"
          },
          "C_IRQ_ACTIVE": {
            "value": "0x1"
          },
          "C_IRQ_CONNECTION": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "1"
          },
          "C_KIND_OF_EDGE": {
            "value": "0xFFFFFFFF"
          },
          "C_KIND_OF_INTR": {
            "value": "0xFFFFFFFF"
          },
          "C_KIND_OF_LVL": {
            "value": "0xFFFFFFFF"
          },
          "C_MB_CLK_NOT_CONNECTED": {
            "value": "1"
          },
          "C_NUM_SW_INTR": {
            "value": "0"
          },
          "C_NUM_SYNC_FF": {
            "value": "2"
          },
          "C_PROCESSOR_CLK_FREQ_MHZ": {
            "value": "100.0"
          },
          "C_S_AXI_ACLK_FREQ_MHZ": {
            "value": "75.0"
          },
          "Sense_of_IRQ_Edge_Type": {
            "value": "Rising"
          },
          "Sense_of_IRQ_Level_Type": {
            "value": "Active_High"
          }
        }
      },
      "ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "design_1_ps_e_0",
        "xci_path": "ip/design_1_ps_e_0/design_1_ps_e_0.xci",
        "inst_hier_path": "ps_e",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_13_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_14_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_15_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_23_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_33_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_34_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_35_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_36_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_37_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_38_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_39_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_41_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_42_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_43_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_44_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_8_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_9_DIRECTION": {
            "value": "<Select>"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk##########I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1###CAN 1#CAN",
              "1##DPAUX#DPAUX#DPAUX#DPAUX###############SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem",
              "3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk##########scl_out#sda_out#rxd#txd#txd#rxd###phy_tx#phy_rx##dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in###############sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_UIPARAM_GENERATE_SUMMARY": {
            "value": "<Select>"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1050.000000"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1200.000000"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__SRCSEL": {
            "value": "<Select>"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "25.000000"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785715"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "300.000000"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "600.000000"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "525.000000"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "50.000000"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1500.000000"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "500.000000"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "125.000000"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.500000"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250.000000"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "20.000000"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DERATE_INT_D": {
            "value": "<Select>"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__HIGH_TEMP": {
            "value": "<Select>"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PARTNO": {
            "value": "<Select>"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_HP0_RDQOS": {
            "value": "7"
          },
          "PSU__DDR_QOS_HP0_WRQOS": {
            "value": "15"
          },
          "PSU__DDR_QOS_HP1_RDQOS": {
            "value": "3"
          },
          "PSU__DDR_QOS_HP1_WRQOS": {
            "value": "3"
          },
          "PSU__DDR_QOS_HP2_RDQOS": {
            "value": "3"
          },
          "PSU__DDR_QOS_HP2_WRQOS": {
            "value": "3"
          },
          "PSU__DDR_QOS_HP3_RDQOS": {
            "value": "3"
          },
          "PSU__DDR_QOS_HP3_WRQOS": {
            "value": "3"
          },
          "PSU__DDR_QOS_PORT0_TYPE": {
            "value": "Low Latency"
          },
          "PSU__DDR_QOS_PORT1_VN1_TYPE": {
            "value": "Low Latency"
          },
          "PSU__DDR_QOS_PORT1_VN2_TYPE": {
            "value": "Best Effort"
          },
          "PSU__DDR_QOS_PORT2_VN1_TYPE": {
            "value": "Low Latency"
          },
          "PSU__DDR_QOS_PORT2_VN2_TYPE": {
            "value": "Best Effort"
          },
          "PSU__DDR_QOS_PORT3_TYPE": {
            "value": "Video Traffic"
          },
          "PSU__DDR_QOS_PORT4_TYPE": {
            "value": "Best Effort"
          },
          "PSU__DDR_QOS_PORT5_TYPE": {
            "value": "Best Effort"
          },
          "PSU__DDR_QOS_RD_HPR_THRSHLD": {
            "value": "0"
          },
          "PSU__DDR_QOS_RD_LPR_THRSHLD": {
            "value": "16"
          },
          "PSU__DDR_QOS_WR_THRSHLD": {
            "value": "16"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EV"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "1"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "1"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__GRP_INT__IO": {
            "value": "<Select>"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CAN1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__LPD_SLCR__CSUPMU__FREQMHZ": {
            "value": "100"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__IO": {
            "value": "<Select>"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__EROM_SCALE": {
            "value": "<Select>"
          },
          "PSU__PCIE__EROM_SIZE": {
            "value": "<Select>"
          },
          "PSU__PCIE__INTERFACE_WIDTH": {
            "value": "<Select>"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__INTX_PIN": {
            "value": "<Select>"
          },
          "PSU__PCIE__LEGACY_INTERRUPT": {
            "value": "<Select>"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__SUB_CLASS_INTERFACE_MENU": {
            "value": "<Select>"
          },
          "PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT": {
            "value": "<Select>"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "<Select>"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "<Select>"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "<Select>"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "<Select>"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write;",
              "subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x00"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP0": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP1": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S_AXI_HP0_FPD {memport \"S_AXI_HP\" sptag \"HP0\" memory \"HP0_DDR_LOW\" is_range \"false\"} S_AXI_HP1_FPD {memport \"S_AXI_HP\" sptag \"HP1\" memory \"HP1_DDR_LOW\" is_range \"false\"} S_AXI_HP2_FPD {memport \"S_AXI_HP\" sptag \"HP2\" memory \"HP2_DDR_LOW\" is_range \"false\"} S_AXI_HP3_FPD {memport \"S_AXI_HP\" sptag \"HP3\" memory \"HP3_DDR_LOW\" is_range \"false\"}"
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_1",
        "xci_path": "ip/design_1_xlconcat_0_1/design_1_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        },
        "pfm_attributes": {
          "IRQ": "In8 {is_range \"true\"} In9 {is_range \"true\"} In10 {is_range \"true\"} In11 {is_range \"true\"} In12 {is_range \"true\"} In13 {is_range \"true\"} In14 {is_range \"true\"} In15 {is_range \"true\"} In16 {is_range \"true\"} In17 {is_range \"true\"} In18 {is_range \"true\"} In19 {is_range \"true\"} In20 {is_range \"true\"} In21 {is_range \"true\"} In22 {is_range \"true\"} In23 {is_range \"true\"} In24 {is_range \"true\"} In25 {is_range \"true\"} In26 {is_range \"true\"} In27 {is_range \"true\"} In28 {is_range \"true\"} In29 {is_range \"true\"} In30 {is_range \"true\"} In31 {is_range \"true\"}"
        }
      },
      "img_proc": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S01_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "dcm_locked": {
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "reset_split": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_2",
            "xci_path": "ip/design_1_xlslice_0_2/design_1_xlslice_0_2.xci",
            "inst_hier_path": "img_proc/reset_split",
            "parameters": {
              "DIN_FROM": {
                "value": "24"
              },
              "DIN_TO": {
                "value": "24"
              },
              "DIN_WIDTH": {
                "value": "25"
              }
            }
          },
          "cols_split": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_1",
            "xci_path": "ip/design_1_xlslice_0_1/design_1_xlslice_0_1.xci",
            "inst_hier_path": "img_proc/cols_split",
            "parameters": {
              "DIN_FROM": {
                "value": "23"
              },
              "DIN_TO": {
                "value": "12"
              },
              "DIN_WIDTH": {
                "value": "25"
              },
              "DOUT_WIDTH": {
                "value": "12"
              }
            }
          },
          "rows_split": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_0",
            "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
            "inst_hier_path": "img_proc/rows_split",
            "parameters": {
              "DIN_FROM": {
                "value": "11"
              },
              "DIN_WIDTH": {
                "value": "25"
              }
            }
          },
          "proc_sys_reset_7": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_7_0",
            "xci_path": "ip/design_1_proc_sys_reset_7_0/design_1_proc_sys_reset_7_0.xci",
            "inst_hier_path": "img_proc/proc_sys_reset_7",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              },
              "C_AUX_RST_WIDTH": {
                "value": "1"
              },
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "histeq_vdma": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0_0",
            "xci_path": "ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xci",
            "inst_hier_path": "img_proc/histeq_vdma",
            "parameters": {
              "c_m_axi_mm2s_data_width": {
                "value": "128"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "128"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "24"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "4096"
              },
              "c_mm2s_max_burst_length": {
                "value": "256"
              },
              "c_num_fstores": {
                "value": "4"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "4096"
              },
              "c_s2mm_max_burst_length": {
                "value": "256"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "histeq_control_gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_0",
            "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci",
            "inst_hier_path": "img_proc/histeq_control_gpio",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "25"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M_AXI_MM2S",
              "histeq_vdma/M_AXI_MM2S"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI_S2MM",
              "histeq_vdma/M_AXI_S2MM"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "histeq_control_gpio/S_AXI"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "S_AXI_LITE",
              "histeq_vdma/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "M02_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "histeq_control_gpio/s_axi_aresetn",
              "histeq_vdma/axi_resetn"
            ]
          },
          "Net": {
            "ports": [
              "slowest_sync_clk",
              "histeq_vdma/m_axis_mm2s_aclk",
              "histeq_vdma/s_axis_s2mm_aclk",
              "proc_sys_reset_7/slowest_sync_clk"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "histeq_control_gpio/gpio_io_o",
              "rows_split/Din",
              "cols_split/Din",
              "reset_split/Din"
            ]
          },
          "axi_vdma_0_mm2s_introut": {
            "ports": [
              "histeq_vdma/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_vdma_0_s2mm_introut": {
            "ports": [
              "histeq_vdma/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "S01_ACLK",
              "histeq_vdma/m_axi_s2mm_aclk",
              "histeq_vdma/m_axi_mm2s_aclk"
            ]
          },
          "dcm_locked_1": {
            "ports": [
              "dcm_locked",
              "proc_sys_reset_7/dcm_locked"
            ]
          },
          "ext_reset_in_1": {
            "ports": [
              "ext_reset_in",
              "proc_sys_reset_7/ext_reset_in"
            ]
          },
          "reset_split_Dout": {
            "ports": [
              "reset_split/Dout",
              "proc_sys_reset_7/aux_reset_in"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "histeq_control_gpio/s_axi_aclk",
              "histeq_vdma/s_axi_lite_aclk"
            ]
          }
        }
      },
      "axi_control": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_interconnect_1/design_1_axi_interconnect_1.xci",
        "inst_hier_path": "axi_control",
        "xci_name": "design_1_axi_interconnect_1",
        "parameters": {
          "NUM_MI": {
            "value": "13"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_2",
            "xci_path": "ip/design_1_xbar_2/design_1_xbar_2.xci",
            "inst_hier_path": "axi_control/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "13"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "xci_path": "ip/design_1_auto_pc_0/design_1_auto_pc_0.xci",
                "inst_hier_path": "axi_control/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_0",
                "xci_path": "ip/design_1_auto_cc_0/design_1_auto_cc_0.xci",
                "inst_hier_path": "axi_control/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_1",
                "xci_path": "ip/design_1_auto_cc_1/design_1_auto_cc_1.xci",
                "inst_hier_path": "axi_control/m08_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_2",
                "xci_path": "ip/design_1_auto_cc_2/design_1_auto_cc_2.xci",
                "inst_hier_path": "axi_control/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_3",
                "xci_path": "ip/design_1_auto_cc_3/design_1_auto_cc_3.xci",
                "inst_hier_path": "axi_control/m10_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_control_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_control": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_control": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_control": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_control": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_control": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_control": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_control": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_control": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_control": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_control": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_control": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_control": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_axi_control": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_control_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK"
            ]
          },
          "axi_control_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M16_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M17_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M18_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M19_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M20_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M21_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M22_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M23_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M24_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M25_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M26_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M27_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M28_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M29_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M30_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"} M31_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\" is_range \"false\"}"
        }
      },
      "fmch_axi_iic": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "design_1_fmch_axi_iic_0",
        "xci_path": "ip/design_1_fmch_axi_iic_0/design_1_fmch_axi_iic_0.xci",
        "inst_hier_path": "fmch_axi_iic",
        "parameters": {
          "C_SCL_INERTIAL_DELAY": {
            "value": "10"
          },
          "C_SDA_INERTIAL_DELAY": {
            "value": "10"
          },
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "reset_control": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_reset_control_0",
        "xci_path": "ip/design_1_reset_control_0/design_1_reset_control_0.xci",
        "inst_hier_path": "reset_control",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          }
        }
      },
      "vcc_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_vcc_const_0",
        "xci_path": "ip/design_1_vcc_const_0/design_1_vcc_const_0.xci",
        "inst_hier_path": "vcc_const",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "video": {
        "interface_ports": {
          "DRU_CLK_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "RX_DDC_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI_CPU_IN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CPU_IN1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TX_DDC_OUT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "s_axi_control": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_control1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_control2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_control3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "vid_phy_axi4lite": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "HDMI_RX_CLK_N_IN": {
            "type": "clk",
            "direction": "I"
          },
          "HDMI_RX_CLK_P_IN": {
            "type": "clk",
            "direction": "I"
          },
          "HDMI_RX_DAT_N_IN": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "HDMI_RX_DAT_P_IN": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "HDMI_TX_CLK_N_OUT": {
            "type": "clk",
            "direction": "O"
          },
          "HDMI_TX_CLK_P_OUT": {
            "type": "clk",
            "direction": "O"
          },
          "HDMI_TX_DAT_N_OUT": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "HDMI_TX_DAT_P_OUT": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "IDT_8T49N241_LOL_IN": {
            "direction": "I"
          },
          "RX_DET_IN": {
            "direction": "I"
          },
          "RX_HPD_OUT": {
            "direction": "O"
          },
          "RX_REFCLK_N_OUT": {
            "type": "clk",
            "direction": "O"
          },
          "RX_REFCLK_P_OUT": {
            "type": "clk",
            "direction": "O"
          },
          "TX_EN_OUT": {
            "type": "rst",
            "direction": "I"
          },
          "TX_HPD_IN": {
            "direction": "I"
          },
          "TX_REFCLK_N_IN": {
            "type": "clk",
            "direction": "I"
          },
          "TX_REFCLK_P_IN": {
            "type": "clk",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "irq1": {
            "type": "intr",
            "direction": "O"
          },
          "irq2": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_cpu_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_cpu_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_vdma": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0",
            "xci_path": "ip/design_1_axi_vdma_0/design_1_axi_vdma_0.xci",
            "inst_hier_path": "video/axi_vdma",
            "parameters": {
              "c_m_axi_mm2s_data_width": {
                "value": "128"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "128"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "4096"
              },
              "c_mm2s_max_burst_length": {
                "value": "256"
              },
              "c_num_fstores": {
                "value": "4"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "4096"
              },
              "c_s2mm_max_burst_length": {
                "value": "256"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "const_gnd": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_const_gnd_0",
            "xci_path": "ip/design_1_const_gnd_0/design_1_const_gnd_0.xci",
            "inst_hier_path": "video/const_gnd",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "hdmi_in": {
            "interface_ports": {
              "LINK_DATA0_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA1_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA2_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "RX_DDC_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "SB_STATUS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_control": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_control1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "stream_out_64": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "RX_DET_IN": {
                "direction": "I"
              },
              "RX_HPD_OUT": {
                "direction": "O"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "fid": {
                "direction": "O"
              },
              "irq": {
                "type": "intr",
                "direction": "O"
              },
              "link_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_cpu_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_cpu_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axis_audio_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axis_audio_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "video_clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "color_convert": {
                "vlnv": "xilinx.com:hls:color_convert_2:1.0",
                "xci_name": "design_1_color_convert_0",
                "xci_path": "ip/design_1_color_convert_0/design_1_color_convert_0.xci",
                "inst_hier_path": "video/hdmi_in/color_convert"
              },
              "frontend": {
                "vlnv": "xilinx.com:ip:v_hdmi_rx_ss:3.2",
                "xci_name": "design_1_frontend_0",
                "xci_path": "ip/design_1_frontend_0/design_1_frontend_0.xci",
                "inst_hier_path": "video/hdmi_in/frontend",
                "parameters": {
                  "C_ADDR_WIDTH": {
                    "value": "10"
                  },
                  "C_ADD_MARK_DBG": {
                    "value": "0"
                  },
                  "C_CD_INVERT": {
                    "value": "true"
                  },
                  "C_EDID_RAM_SIZE": {
                    "value": "256"
                  },
                  "C_HDMI_FAST_SWITCH": {
                    "value": "true"
                  },
                  "C_HDMI_VERSION": {
                    "value": "3"
                  },
                  "C_HPD_INVERT": {
                    "value": "false"
                  },
                  "C_INCLUDE_HDCP_1_4": {
                    "value": "false"
                  },
                  "C_INCLUDE_HDCP_2_2": {
                    "value": "false"
                  },
                  "C_INCLUDE_LOW_RESO_VID": {
                    "value": "false"
                  },
                  "C_INCLUDE_YUV420_SUP": {
                    "value": "false"
                  },
                  "C_INPUT_PIXELS_PER_CLOCK": {
                    "value": "2"
                  },
                  "C_MAX_BITS_PER_COMPONENT": {
                    "value": "8"
                  },
                  "C_VALIDATION_ENABLE": {
                    "value": "false"
                  },
                  "C_VID_INTERFACE": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "LINK_DATA0_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "LINK_DATA1_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "LINK_DATA2_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXI_CPU_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "ADDR_WIDTH": {
                        "value": "16"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE"
                      }
                    },
                    "memory_map_ref": "S_AXI_CPU_IN"
                  },
                  "AUDIO_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "DDC_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                    "vlnv": "xilinx.com:interface:iic_rtl:1.0"
                  },
                  "SB_STATUS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "VIDEO_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "LAYERED_METADATA": {
                        "value": [
                          "xilinx.com:interface:datatypes:1.0 {",
                          "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {}",
                          "format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate",
                          "dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type",
                          "generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}}",
                          "bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value",
                          "0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {}",
                          "maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {}",
                          "format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate",
                          "dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs",
                          "{resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}}",
                          "bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {}",
                          "maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {}",
                          "format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs",
                          "{resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8}",
                          "bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum",
                          "{} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency",
                          "video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs",
                          "{resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum",
                          "{}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24",
                          "}"
                        ]
                      }
                    }
                  }
                },
                "addressing": {
                  "memory_maps": {
                    "S_AXI_CPU_IN": {
                      "address_blocks": {
                        "Reg": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register",
                          "bank_blocks": {
                            "reg0;reg0;xilinx.com:ip:v_hdmi_rx:3.0;v_hdmi_rx;CPU_IN;NONE;NONE": {
                              "base_address": "0x0000",
                              "range": "64K",
                              "width": "16",
                              "usage": "register"
                            }
                          }
                        }
                      }
                    }
                  }
                }
              },
              "pixel_pack": {
                "vlnv": "xilinx.com:hls:pixel_pack_2:1.0",
                "xci_name": "design_1_pixel_pack_0",
                "xci_path": "ip/design_1_pixel_pack_0/design_1_pixel_pack_0.xci",
                "inst_hier_path": "video/hdmi_in/pixel_pack"
              },
              "pixel_reorder": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_pixel_reorder_0",
                "xci_path": "ip/design_1_pixel_reorder_0/design_1_pixel_reorder_0.xci",
                "inst_hier_path": "video/hdmi_in/pixel_reorder",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "0"
                  },
                  "M_HAS_TLAST": {
                    "value": "1"
                  },
                  "M_HAS_TREADY": {
                    "value": "1"
                  },
                  "M_HAS_TSTRB": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "M_TID_WIDTH": {
                    "value": "0"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "0"
                  },
                  "S_HAS_TLAST": {
                    "value": "1"
                  },
                  "S_HAS_TREADY": {
                    "value": "1"
                  },
                  "S_HAS_TSTRB": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TID_WIDTH": {
                    "value": "0"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[47:40],tdata[31:24],tdata[39:32],tdata[23:16],tdata[7:0],tdata[15:8]"
                  },
                  "TLAST_REMAP": {
                    "value": "tlast[0]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[0:0]"
                  }
                }
              },
              "rx_video_axis_reg_slice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_1_rx_video_axis_reg_slice_0",
                "xci_path": "ip/design_1_rx_video_axis_reg_slice_0/design_1_rx_video_axis_reg_slice_0.xci",
                "inst_hier_path": "video/hdmi_in/rx_video_axis_reg_slice"
              }
            },
            "interface_nets": {
              "axi_interconnect_M08_AXI": {
                "interface_ports": [
                  "s_axi_control",
                  "color_convert/s_axi_control"
                ]
              },
              "axi_interconnect_M09_AXI": {
                "interface_ports": [
                  "s_axi_control1",
                  "pixel_pack/s_axi_control"
                ]
              },
              "color_convert_1_stream_out_48": {
                "interface_ports": [
                  "color_convert/stream_out_48",
                  "pixel_pack/stream_in_48"
                ]
              },
              "frontend_VIDEO_OUT": {
                "interface_ports": [
                  "frontend/VIDEO_OUT",
                  "pixel_reorder/S_AXIS"
                ]
              },
              "intf_net_v_hdmi_rx_ss_DDC_OUT": {
                "interface_ports": [
                  "RX_DDC_OUT",
                  "frontend/DDC_OUT"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0": {
                "interface_ports": [
                  "LINK_DATA0_IN",
                  "frontend/LINK_DATA0_IN"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1": {
                "interface_ports": [
                  "LINK_DATA1_IN",
                  "frontend/LINK_DATA1_IN"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2": {
                "interface_ports": [
                  "LINK_DATA2_IN",
                  "frontend/LINK_DATA2_IN"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_status_sb_rx": {
                "interface_ports": [
                  "SB_STATUS_IN",
                  "frontend/SB_STATUS_IN"
                ]
              },
              "intf_net_zynq_us_ss_0_M01_AXI": {
                "interface_ports": [
                  "S_AXI_CPU_IN",
                  "frontend/S_AXI_CPU_IN"
                ]
              },
              "pixel_pack_0_stream_out_64": {
                "interface_ports": [
                  "stream_out_64",
                  "pixel_pack/stream_out_64"
                ]
              },
              "pixel_reorder_M_AXIS": {
                "interface_ports": [
                  "pixel_reorder/M_AXIS",
                  "rx_video_axis_reg_slice/S_AXIS"
                ]
              },
              "rx_video_axis_reg_slice_M_AXIS": {
                "interface_ports": [
                  "color_convert/stream_in_48",
                  "rx_video_axis_reg_slice/M_AXIS"
                ]
              }
            },
            "nets": {
              "net_bdry_in_RX_DET_IN": {
                "ports": [
                  "RX_DET_IN",
                  "frontend/cable_detect"
                ]
              },
              "net_v_hdmi_rx_ss_fid": {
                "ports": [
                  "frontend/fid",
                  "fid"
                ]
              },
              "net_v_hdmi_rx_ss_hpd": {
                "ports": [
                  "frontend/hpd",
                  "RX_HPD_OUT"
                ]
              },
              "net_v_hdmi_rx_ss_irq": {
                "ports": [
                  "frontend/irq",
                  "irq"
                ]
              },
              "net_vid_phy_controller_rx_video_clk": {
                "ports": [
                  "video_clk",
                  "frontend/video_clk"
                ]
              },
              "net_vid_phy_controller_rxoutclk": {
                "ports": [
                  "link_clk",
                  "frontend/link_clk"
                ]
              },
              "net_zynq_us_ss_0_clk_out2": {
                "ports": [
                  "aclk",
                  "color_convert/ap_clk",
                  "frontend/s_axis_video_aclk",
                  "pixel_pack/ap_clk",
                  "pixel_reorder/aclk",
                  "rx_video_axis_reg_slice/aclk"
                ]
              },
              "net_zynq_us_ss_0_dcm_locked": {
                "ports": [
                  "aresetn",
                  "color_convert/ap_rst_n",
                  "frontend/s_axis_video_aresetn",
                  "pixel_pack/ap_rst_n",
                  "pixel_reorder/aresetn",
                  "rx_video_axis_reg_slice/aresetn"
                ]
              },
              "net_zynq_us_ss_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_cpu_aresetn",
                  "frontend/s_axi_cpu_aresetn"
                ]
              },
              "net_zynq_us_ss_0_s_axi_aclk": {
                "ports": [
                  "s_axi_cpu_aclk",
                  "frontend/s_axi_cpu_aclk"
                ]
              },
              "s_axis_audio_aclk_1": {
                "ports": [
                  "s_axis_audio_aclk",
                  "frontend/s_axis_audio_aclk"
                ]
              },
              "s_axis_audio_aresetn_1": {
                "ports": [
                  "s_axis_audio_aresetn",
                  "frontend/s_axis_audio_aresetn"
                ]
              }
            }
          },
          "hdmi_out": {
            "interface_ports": {
              "LINK_DATA0_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA1_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "LINK_DATA2_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SB_STATUS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CPU_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "TX_DDC_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
              },
              "s_axi_control": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_control1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "stream_in_64": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "TX_HPD_IN": {
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              },
              "acr_valid": {
                "direction": "I"
              },
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "fid": {
                "direction": "I"
              },
              "irq1": {
                "type": "intr",
                "direction": "O"
              },
              "link_clk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_cpu_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_cpu_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axis_audio_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axis_audio_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "video_clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "color_convert": {
                "vlnv": "xilinx.com:hls:color_convert_2:1.0",
                "xci_name": "design_1_color_convert_1",
                "xci_path": "ip/design_1_color_convert_1/design_1_color_convert_1.xci",
                "inst_hier_path": "video/hdmi_out/color_convert"
              },
              "frontend": {
                "vlnv": "xilinx.com:ip:v_hdmi_tx_ss:3.2",
                "xci_name": "design_1_frontend_1",
                "xci_path": "ip/design_1_frontend_1/design_1_frontend_1.xci",
                "inst_hier_path": "video/hdmi_out/frontend",
                "parameters": {
                  "C_ADDR_WIDTH": {
                    "value": "13"
                  },
                  "C_ADD_MARK_DBG": {
                    "value": "0"
                  },
                  "C_EXDES_AXILITE_FREQ": {
                    "value": "100"
                  },
                  "C_EXDES_NIDRU": {
                    "value": "true"
                  },
                  "C_EXDES_RX_PLL_SELECTION": {
                    "value": "0"
                  },
                  "C_EXDES_TOPOLOGY": {
                    "value": "0"
                  },
                  "C_EXDES_TX_PLL_SELECTION": {
                    "value": "6"
                  },
                  "C_HDMI_FAST_SWITCH": {
                    "value": "true"
                  },
                  "C_HDMI_VERSION": {
                    "value": "3"
                  },
                  "C_HPD_INVERT": {
                    "value": "false"
                  },
                  "C_HYSTERESIS_LEVEL": {
                    "value": "12"
                  },
                  "C_INCLUDE_HDCP_1_4": {
                    "value": "false"
                  },
                  "C_INCLUDE_HDCP_2_2": {
                    "value": "false"
                  },
                  "C_INCLUDE_LOW_RESO_VID": {
                    "value": "false"
                  },
                  "C_INCLUDE_YUV420_SUP": {
                    "value": "false"
                  },
                  "C_INPUT_PIXELS_PER_CLOCK": {
                    "value": "2"
                  },
                  "C_MAX_BITS_PER_COMPONENT": {
                    "value": "8"
                  },
                  "C_VALIDATION_ENABLE": {
                    "value": "false"
                  },
                  "C_VIDEO_MASK_ENABLE": {
                    "value": "1"
                  },
                  "C_VID_INTERFACE": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "LINK_DATA0_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "LINK_DATA1_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "LINK_DATA2_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "DDC_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                    "vlnv": "xilinx.com:interface:iic_rtl:1.0"
                  },
                  "S_AXI_CPU_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "ADDR_WIDTH": {
                        "value": "17"
                      },
                      "DATA_WIDTH": {
                        "value": "32"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE"
                      }
                    },
                    "memory_map_ref": "S_AXI_CPU_IN"
                  },
                  "AUDIO_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "SB_STATUS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "VIDEO_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "addressing": {
                  "memory_maps": {
                    "S_AXI_CPU_IN": {
                      "address_blocks": {
                        "Reg": {
                          "base_address": "0x00000",
                          "range": "128K",
                          "width": "17",
                          "usage": "register",
                          "bank_blocks": {
                            "reg0;reg0;xilinx.com:ip:v_hdmi_tx:3.0;v_hdmi_tx;S_AXI;NONE;NONE": {
                              "base_address": "0x00000",
                              "range": "64K",
                              "width": "16",
                              "usage": "register"
                            },
                            "reg1;Reg;xilinx.com:ip:v_tc:6.2;v_tc;ctrl;NONE;NONE": {
                              "base_address": "0x10000",
                              "range": "64K",
                              "width": "16",
                              "usage": "register"
                            }
                          }
                        }
                      }
                    }
                  }
                }
              },
              "pixel_reorder": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_1_pixel_reorder_1",
                "xci_path": "ip/design_1_pixel_reorder_1/design_1_pixel_reorder_1.xci",
                "inst_hier_path": "video/hdmi_out/pixel_reorder",
                "parameters": {
                  "M_HAS_TKEEP": {
                    "value": "1"
                  },
                  "M_HAS_TLAST": {
                    "value": "1"
                  },
                  "M_HAS_TREADY": {
                    "value": "1"
                  },
                  "M_HAS_TSTRB": {
                    "value": "1"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "M_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "M_TID_WIDTH": {
                    "value": "0"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "S_HAS_TKEEP": {
                    "value": "1"
                  },
                  "S_HAS_TLAST": {
                    "value": "1"
                  },
                  "S_HAS_TREADY": {
                    "value": "1"
                  },
                  "S_HAS_TSTRB": {
                    "value": "1"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TDEST_WIDTH": {
                    "value": "0"
                  },
                  "S_TID_WIDTH": {
                    "value": "0"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[47:40],tdata[31:24],tdata[39:32],tdata[23:16],tdata[7:0],tdata[15:8]"
                  },
                  "TLAST_REMAP": {
                    "value": "tlast[0]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[0:0]"
                  }
                }
              },
              "pixel_unpack": {
                "vlnv": "xilinx.com:hls:pixel_unpack_2:1.0",
                "xci_name": "design_1_pixel_unpack_0",
                "xci_path": "ip/design_1_pixel_unpack_0/design_1_pixel_unpack_0.xci",
                "inst_hier_path": "video/hdmi_out/pixel_unpack"
              },
              "tx_video_axis_reg_slice": {
                "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
                "xci_name": "design_1_tx_video_axis_reg_slice_0",
                "xci_path": "ip/design_1_tx_video_axis_reg_slice_0/design_1_tx_video_axis_reg_slice_0.xci",
                "inst_hier_path": "video/hdmi_out/tx_video_axis_reg_slice"
              }
            },
            "interface_nets": {
              "axi_interconnect_M07_AXI": {
                "interface_ports": [
                  "s_axi_control",
                  "color_convert/s_axi_control"
                ]
              },
              "axi_interconnect_M10_AXI": {
                "interface_ports": [
                  "s_axi_control1",
                  "pixel_unpack/s_axi_control"
                ]
              },
              "axi_vdma_0_M_AXIS_MM2S": {
                "interface_ports": [
                  "stream_in_64",
                  "pixel_unpack/stream_in_64"
                ]
              },
              "axis_subset_converter_0_M_AXIS": {
                "interface_ports": [
                  "frontend/VIDEO_IN",
                  "pixel_reorder/M_AXIS"
                ]
              },
              "color_convert_0_stream_out_48": {
                "interface_ports": [
                  "color_convert/stream_out_48",
                  "tx_video_axis_reg_slice/S_AXIS"
                ]
              },
              "intf_net_v_hdmi_tx_ss_DDC_OUT": {
                "interface_ports": [
                  "TX_DDC_OUT",
                  "frontend/DDC_OUT"
                ]
              },
              "intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT": {
                "interface_ports": [
                  "LINK_DATA0_OUT",
                  "frontend/LINK_DATA0_OUT"
                ]
              },
              "intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT": {
                "interface_ports": [
                  "LINK_DATA1_OUT",
                  "frontend/LINK_DATA1_OUT"
                ]
              },
              "intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT": {
                "interface_ports": [
                  "LINK_DATA2_OUT",
                  "frontend/LINK_DATA2_OUT"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_status_sb_tx": {
                "interface_ports": [
                  "SB_STATUS_IN",
                  "frontend/SB_STATUS_IN"
                ]
              },
              "intf_net_zynq_us_ss_0_M02_AXI": {
                "interface_ports": [
                  "S_AXI_CPU_IN",
                  "frontend/S_AXI_CPU_IN"
                ]
              },
              "pixel_unpack_0_stream_out_48": {
                "interface_ports": [
                  "color_convert/stream_in_48",
                  "pixel_unpack/stream_out_48"
                ]
              },
              "tx_video_axis_reg_slice_M_AXIS": {
                "interface_ports": [
                  "pixel_reorder/S_AXIS",
                  "tx_video_axis_reg_slice/M_AXIS"
                ]
              }
            },
            "nets": {
              "acr_valid_1": {
                "ports": [
                  "acr_valid",
                  "frontend/acr_valid"
                ]
              },
              "net_bdry_in_TX_HPD_IN": {
                "ports": [
                  "TX_HPD_IN",
                  "frontend/hpd"
                ]
              },
              "net_v_hdmi_rx_ss_fid": {
                "ports": [
                  "fid",
                  "frontend/fid"
                ]
              },
              "net_v_hdmi_tx_ss_irq": {
                "ports": [
                  "frontend/irq",
                  "irq1"
                ]
              },
              "net_v_hdmi_tx_ss_locked": {
                "ports": [
                  "frontend/locked"
                ]
              },
              "net_vid_phy_controller_tx_video_clk": {
                "ports": [
                  "video_clk",
                  "frontend/video_clk"
                ]
              },
              "net_vid_phy_controller_txoutclk": {
                "ports": [
                  "link_clk",
                  "frontend/link_clk"
                ]
              },
              "net_zynq_us_ss_0_clk_out2": {
                "ports": [
                  "aclk",
                  "color_convert/ap_clk",
                  "frontend/s_axis_video_aclk",
                  "pixel_reorder/aclk",
                  "pixel_unpack/ap_clk",
                  "tx_video_axis_reg_slice/aclk"
                ]
              },
              "net_zynq_us_ss_0_dcm_locked": {
                "ports": [
                  "aresetn",
                  "color_convert/ap_rst_n",
                  "frontend/s_axis_video_aresetn",
                  "pixel_reorder/aresetn",
                  "pixel_unpack/ap_rst_n",
                  "tx_video_axis_reg_slice/aresetn"
                ]
              },
              "net_zynq_us_ss_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_cpu_aresetn",
                  "frontend/s_axi_cpu_aresetn"
                ]
              },
              "net_zynq_us_ss_0_s_axi_aclk": {
                "ports": [
                  "s_axi_cpu_aclk",
                  "frontend/s_axi_cpu_aclk"
                ]
              },
              "s_axis_audio_aclk_1": {
                "ports": [
                  "s_axis_audio_aclk",
                  "frontend/s_axis_audio_aclk"
                ]
              },
              "s_axis_audio_aresetn_1": {
                "ports": [
                  "s_axis_audio_aresetn",
                  "frontend/s_axis_audio_aresetn"
                ]
              }
            }
          },
          "phy": {
            "interface_ports": {
              "DRU_CLK_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
                "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
              },
              "vid_phy_axi4lite": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "vid_phy_rx_axi4s_ch0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_rx_axi4s_ch1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_rx_axi4s_ch2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_status_sb_rx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_status_sb_tx": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_tx_axi4s_ch0": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_tx_axi4s_ch1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "vid_phy_tx_axi4s_ch2": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "HDMI_RX_CLK_N_IN": {
                "type": "clk",
                "direction": "I"
              },
              "HDMI_RX_CLK_P_IN": {
                "type": "clk",
                "direction": "I"
              },
              "HDMI_RX_DAT_N_IN": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "HDMI_RX_DAT_P_IN": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "HDMI_TX_CLK_N_OUT": {
                "type": "clk",
                "direction": "O"
              },
              "HDMI_TX_CLK_P_OUT": {
                "type": "clk",
                "direction": "O"
              },
              "HDMI_TX_DAT_N_OUT": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "HDMI_TX_DAT_P_OUT": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "IDT_8T49N241_LOL_IN": {
                "direction": "I"
              },
              "RX_REFCLK_N_OUT": {
                "type": "clk",
                "direction": "O"
              },
              "RX_REFCLK_P_OUT": {
                "type": "clk",
                "direction": "O"
              },
              "TX_EN_OUT": {
                "type": "rst",
                "direction": "I"
              },
              "TX_REFCLK_N_IN": {
                "type": "clk",
                "direction": "I"
              },
              "TX_REFCLK_P_IN": {
                "type": "clk",
                "direction": "I"
              },
              "irq2": {
                "type": "intr",
                "direction": "O"
              },
              "rx_video_clk": {
                "type": "clk",
                "direction": "O"
              },
              "s_axi_cpu_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_cpu_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "tx_video_clk": {
                "type": "clk",
                "direction": "O"
              },
              "vid_phy_rx_axi4s_aclk": {
                "type": "clk",
                "direction": "O"
              },
              "vid_phy_tx_axi4s_aclk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "dru_ibufds_gt_odiv2": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
                "xci_name": "design_1_dru_ibufds_gt_odiv2_0",
                "xci_path": "ip/design_1_dru_ibufds_gt_odiv2_0/design_1_dru_ibufds_gt_odiv2_0.xci",
                "inst_hier_path": "video/phy/dru_ibufds_gt_odiv2",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "BUFG_GT"
                  }
                }
              },
              "gt_refclk_buf": {
                "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
                "xci_name": "design_1_gt_refclk_buf_0",
                "xci_path": "ip/design_1_gt_refclk_buf_0/design_1_gt_refclk_buf_0.xci",
                "inst_hier_path": "video/phy/gt_refclk_buf",
                "parameters": {
                  "C_BUF_TYPE": {
                    "value": "IBUFDSGTE"
                  }
                }
              },
              "vcc_const0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_vcc_const0_0",
                "xci_path": "ip/design_1_vcc_const0_0/design_1_vcc_const0_0.xci",
                "inst_hier_path": "video/phy/vcc_const0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "1"
                  }
                }
              },
              "vid_phy_controller": {
                "vlnv": "xilinx.com:ip:vid_phy_controller:2.2",
                "xci_name": "design_1_vid_phy_controller_0",
                "xci_path": "ip/design_1_vid_phy_controller_0/design_1_vid_phy_controller_0.xci",
                "inst_hier_path": "video/phy/vid_phy_controller",
                "parameters": {
                  "CHANNEL_ENABLE": {
                    "value": "X0Y16 X0Y17 X0Y18"
                  },
                  "CHANNEL_SITE": {
                    "value": "X0Y16"
                  },
                  "C_INPUT_PIXELS_PER_CLOCK": {
                    "value": "2"
                  },
                  "C_INT_HDMI_VER_CMPTBLE": {
                    "value": "3"
                  },
                  "C_NIDRU": {
                    "value": "true"
                  },
                  "C_NIDRU_REFCLK_SEL": {
                    "value": "3"
                  },
                  "C_RX_PLL_SELECTION": {
                    "value": "0"
                  },
                  "C_RX_REFCLK_SEL": {
                    "value": "1"
                  },
                  "C_Rx_Protocol": {
                    "value": "HDMI"
                  },
                  "C_TX_PLL_SELECTION": {
                    "value": "6"
                  },
                  "C_TX_REFCLK_SEL": {
                    "value": "0"
                  },
                  "C_Tx_Protocol": {
                    "value": "HDMI"
                  },
                  "C_Txrefclk_Rdy_Invert": {
                    "value": "true"
                  },
                  "C_Use_Oddr_for_Tmds_Clkout": {
                    "value": "true"
                  },
                  "C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH": {
                    "value": "20"
                  },
                  "C_vid_phy_rx_axi4s_ch_TDATA_WIDTH": {
                    "value": "20"
                  },
                  "C_vid_phy_rx_axi4s_ch_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH": {
                    "value": "20"
                  },
                  "C_vid_phy_tx_axi4s_ch_TDATA_WIDTH": {
                    "value": "20"
                  },
                  "C_vid_phy_tx_axi4s_ch_TUSER_WIDTH": {
                    "value": "1"
                  },
                  "Rx_GT_Line_Rate": {
                    "value": "5.94"
                  },
                  "Rx_GT_Ref_Clock_Freq": {
                    "value": "297"
                  },
                  "Tx_GT_Line_Rate": {
                    "value": "5.94"
                  },
                  "Tx_GT_Ref_Clock_Freq": {
                    "value": "297"
                  }
                },
                "interface_ports": {
                  "vid_phy_axi4lite": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "memory_map_ref": "vid_phy_axi4lite"
                  }
                },
                "addressing": {
                  "memory_maps": {
                    "vid_phy_axi4lite": {
                      "address_blocks": {
                        "Reg": {
                          "base_address": "0",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "intf_net_bdry_in_DRU_CLK_IN": {
                "interface_ports": [
                  "DRU_CLK_IN",
                  "gt_refclk_buf/CLK_IN_D"
                ]
              },
              "intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT": {
                "interface_ports": [
                  "vid_phy_tx_axi4s_ch0",
                  "vid_phy_controller/vid_phy_tx_axi4s_ch0"
                ]
              },
              "intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT": {
                "interface_ports": [
                  "vid_phy_tx_axi4s_ch1",
                  "vid_phy_controller/vid_phy_tx_axi4s_ch1"
                ]
              },
              "intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT": {
                "interface_ports": [
                  "vid_phy_tx_axi4s_ch2",
                  "vid_phy_controller/vid_phy_tx_axi4s_ch2"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0": {
                "interface_ports": [
                  "vid_phy_rx_axi4s_ch0",
                  "vid_phy_controller/vid_phy_rx_axi4s_ch0"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1": {
                "interface_ports": [
                  "vid_phy_rx_axi4s_ch1",
                  "vid_phy_controller/vid_phy_rx_axi4s_ch1"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2": {
                "interface_ports": [
                  "vid_phy_rx_axi4s_ch2",
                  "vid_phy_controller/vid_phy_rx_axi4s_ch2"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_status_sb_rx": {
                "interface_ports": [
                  "vid_phy_status_sb_rx",
                  "vid_phy_controller/vid_phy_status_sb_rx"
                ]
              },
              "intf_net_vid_phy_controller_vid_phy_status_sb_tx": {
                "interface_ports": [
                  "vid_phy_status_sb_tx",
                  "vid_phy_controller/vid_phy_status_sb_tx"
                ]
              },
              "intf_net_zynq_us_ss_0_M00_AXI": {
                "interface_ports": [
                  "vid_phy_axi4lite",
                  "vid_phy_controller/vid_phy_axi4lite"
                ]
              }
            },
            "nets": {
              "net_bdry_in_HDMI_RX_CLK_N_IN": {
                "ports": [
                  "HDMI_RX_CLK_N_IN",
                  "vid_phy_controller/mgtrefclk1_pad_n_in"
                ]
              },
              "net_bdry_in_HDMI_RX_CLK_P_IN": {
                "ports": [
                  "HDMI_RX_CLK_P_IN",
                  "vid_phy_controller/mgtrefclk1_pad_p_in"
                ]
              },
              "net_bdry_in_HDMI_RX_DAT_N_IN": {
                "ports": [
                  "HDMI_RX_DAT_N_IN",
                  "vid_phy_controller/phy_rxn_in"
                ]
              },
              "net_bdry_in_HDMI_RX_DAT_P_IN": {
                "ports": [
                  "HDMI_RX_DAT_P_IN",
                  "vid_phy_controller/phy_rxp_in"
                ]
              },
              "net_bdry_in_IDT_8T49N241_LOL_IN": {
                "ports": [
                  "IDT_8T49N241_LOL_IN",
                  "vid_phy_controller/tx_refclk_rdy"
                ]
              },
              "net_bdry_in_TX_REFCLK_N_IN": {
                "ports": [
                  "TX_REFCLK_N_IN",
                  "vid_phy_controller/mgtrefclk0_pad_n_in"
                ]
              },
              "net_bdry_in_TX_REFCLK_P_IN": {
                "ports": [
                  "TX_REFCLK_P_IN",
                  "vid_phy_controller/mgtrefclk0_pad_p_in"
                ]
              },
              "net_dru_ibufds_gt_odiv2_BUFG_GT_O": {
                "ports": [
                  "dru_ibufds_gt_odiv2/BUFG_GT_O",
                  "vid_phy_controller/gtnorthrefclk1_odiv2_in"
                ]
              },
              "net_gt_refclk_buf_IBUF_DS_ODIV2": {
                "ports": [
                  "gt_refclk_buf/IBUF_DS_ODIV2",
                  "dru_ibufds_gt_odiv2/BUFG_GT_I"
                ]
              },
              "net_gt_refclk_buf_IBUF_OUT": {
                "ports": [
                  "gt_refclk_buf/IBUF_OUT",
                  "vid_phy_controller/gtnorthrefclk1_in"
                ]
              },
              "net_vcc_const0_dout": {
                "ports": [
                  "vcc_const0/dout",
                  "dru_ibufds_gt_odiv2/BUFG_GT_CE"
                ]
              },
              "net_vcc_const_dout": {
                "ports": [
                  "TX_EN_OUT",
                  "vid_phy_controller/vid_phy_rx_axi4s_aresetn",
                  "vid_phy_controller/vid_phy_tx_axi4s_aresetn"
                ]
              },
              "net_vid_phy_controller_irq": {
                "ports": [
                  "vid_phy_controller/irq",
                  "irq2"
                ]
              },
              "net_vid_phy_controller_phy_txn_out": {
                "ports": [
                  "vid_phy_controller/phy_txn_out",
                  "HDMI_TX_DAT_N_OUT"
                ]
              },
              "net_vid_phy_controller_phy_txp_out": {
                "ports": [
                  "vid_phy_controller/phy_txp_out",
                  "HDMI_TX_DAT_P_OUT"
                ]
              },
              "net_vid_phy_controller_rx_tmds_clk_n": {
                "ports": [
                  "vid_phy_controller/rx_tmds_clk_n",
                  "RX_REFCLK_N_OUT"
                ]
              },
              "net_vid_phy_controller_rx_tmds_clk_p": {
                "ports": [
                  "vid_phy_controller/rx_tmds_clk_p",
                  "RX_REFCLK_P_OUT"
                ]
              },
              "net_vid_phy_controller_rx_video_clk": {
                "ports": [
                  "vid_phy_controller/rx_video_clk",
                  "rx_video_clk"
                ]
              },
              "net_vid_phy_controller_rxoutclk": {
                "ports": [
                  "vid_phy_controller/rxoutclk",
                  "vid_phy_rx_axi4s_aclk",
                  "vid_phy_controller/vid_phy_rx_axi4s_aclk"
                ]
              },
              "net_vid_phy_controller_tx_tmds_clk_n": {
                "ports": [
                  "vid_phy_controller/tx_tmds_clk_n",
                  "HDMI_TX_CLK_N_OUT"
                ]
              },
              "net_vid_phy_controller_tx_tmds_clk_p": {
                "ports": [
                  "vid_phy_controller/tx_tmds_clk_p",
                  "HDMI_TX_CLK_P_OUT"
                ]
              },
              "net_vid_phy_controller_tx_video_clk": {
                "ports": [
                  "vid_phy_controller/tx_video_clk",
                  "tx_video_clk"
                ]
              },
              "net_vid_phy_controller_txoutclk": {
                "ports": [
                  "vid_phy_controller/txoutclk",
                  "vid_phy_tx_axi4s_aclk",
                  "vid_phy_controller/vid_phy_tx_axi4s_aclk"
                ]
              },
              "net_zynq_us_ss_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_cpu_aresetn",
                  "vid_phy_controller/vid_phy_axi4lite_aresetn",
                  "vid_phy_controller/vid_phy_sb_aresetn"
                ]
              },
              "net_zynq_us_ss_0_s_axi_aclk": {
                "ports": [
                  "s_axi_cpu_aclk",
                  "vid_phy_controller/drpclk",
                  "vid_phy_controller/vid_phy_axi4lite_aclk",
                  "vid_phy_controller/vid_phy_sb_aclk"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_M07_AXI": {
            "interface_ports": [
              "s_axi_control",
              "hdmi_out/s_axi_control"
            ]
          },
          "axi_interconnect_M08_AXI": {
            "interface_ports": [
              "s_axi_control1",
              "hdmi_in/s_axi_control"
            ]
          },
          "axi_interconnect_M09_AXI": {
            "interface_ports": [
              "s_axi_control2",
              "hdmi_in/s_axi_control1"
            ]
          },
          "axi_interconnect_M10_AXI": {
            "interface_ports": [
              "s_axi_control3",
              "hdmi_out/s_axi_control1"
            ]
          },
          "axi_vdma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma/M_AXIS_MM2S",
              "hdmi_out/stream_in_64"
            ]
          },
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_vdma/M_AXI_MM2S"
            ]
          },
          "axi_vdma_0_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_vdma/M_AXI_S2MM"
            ]
          },
          "intf_net_bdry_in_DRU_CLK_IN": {
            "interface_ports": [
              "DRU_CLK_IN",
              "phy/DRU_CLK_IN"
            ]
          },
          "intf_net_v_hdmi_rx_ss_DDC_OUT": {
            "interface_ports": [
              "RX_DDC_OUT",
              "hdmi_in/RX_DDC_OUT"
            ]
          },
          "intf_net_v_hdmi_tx_ss_DDC_OUT": {
            "interface_ports": [
              "TX_DDC_OUT",
              "hdmi_out/TX_DDC_OUT"
            ]
          },
          "intf_net_v_hdmi_tx_ss_LINK_DATA0_OUT": {
            "interface_ports": [
              "hdmi_out/LINK_DATA0_OUT",
              "phy/vid_phy_tx_axi4s_ch0"
            ]
          },
          "intf_net_v_hdmi_tx_ss_LINK_DATA1_OUT": {
            "interface_ports": [
              "hdmi_out/LINK_DATA1_OUT",
              "phy/vid_phy_tx_axi4s_ch1"
            ]
          },
          "intf_net_v_hdmi_tx_ss_LINK_DATA2_OUT": {
            "interface_ports": [
              "hdmi_out/LINK_DATA2_OUT",
              "phy/vid_phy_tx_axi4s_ch2"
            ]
          },
          "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch0": {
            "interface_ports": [
              "hdmi_in/LINK_DATA0_IN",
              "phy/vid_phy_rx_axi4s_ch0"
            ]
          },
          "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch1": {
            "interface_ports": [
              "hdmi_in/LINK_DATA1_IN",
              "phy/vid_phy_rx_axi4s_ch1"
            ]
          },
          "intf_net_vid_phy_controller_vid_phy_rx_axi4s_ch2": {
            "interface_ports": [
              "hdmi_in/LINK_DATA2_IN",
              "phy/vid_phy_rx_axi4s_ch2"
            ]
          },
          "intf_net_vid_phy_controller_vid_phy_status_sb_rx": {
            "interface_ports": [
              "hdmi_in/SB_STATUS_IN",
              "phy/vid_phy_status_sb_rx"
            ]
          },
          "intf_net_vid_phy_controller_vid_phy_status_sb_tx": {
            "interface_ports": [
              "hdmi_out/SB_STATUS_IN",
              "phy/vid_phy_status_sb_tx"
            ]
          },
          "intf_net_zynq_us_ss_0_M00_AXI": {
            "interface_ports": [
              "vid_phy_axi4lite",
              "phy/vid_phy_axi4lite"
            ]
          },
          "intf_net_zynq_us_ss_0_M01_AXI": {
            "interface_ports": [
              "S_AXI_CPU_IN",
              "hdmi_in/S_AXI_CPU_IN"
            ]
          },
          "intf_net_zynq_us_ss_0_M02_AXI": {
            "interface_ports": [
              "S_AXI_CPU_IN1",
              "hdmi_out/S_AXI_CPU_IN"
            ]
          },
          "pixel_pack_0_stream_out_64": {
            "interface_ports": [
              "axi_vdma/S_AXIS_S2MM",
              "hdmi_in/stream_out_64"
            ]
          },
          "zynq_us_ss_0_M03_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_vdma/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "axi_vdma_0_mm2s_introut": {
            "ports": [
              "axi_vdma/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_vdma_0_s2mm_introut": {
            "ports": [
              "axi_vdma/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "const_gnd_dout": {
            "ports": [
              "const_gnd/dout",
              "hdmi_in/s_axis_audio_aclk",
              "hdmi_in/s_axis_audio_aresetn",
              "hdmi_out/acr_valid",
              "hdmi_out/s_axis_audio_aclk",
              "hdmi_out/s_axis_audio_aresetn"
            ]
          },
          "net_bdry_in_HDMI_RX_CLK_N_IN": {
            "ports": [
              "HDMI_RX_CLK_N_IN",
              "phy/HDMI_RX_CLK_N_IN"
            ]
          },
          "net_bdry_in_HDMI_RX_CLK_P_IN": {
            "ports": [
              "HDMI_RX_CLK_P_IN",
              "phy/HDMI_RX_CLK_P_IN"
            ]
          },
          "net_bdry_in_HDMI_RX_DAT_N_IN": {
            "ports": [
              "HDMI_RX_DAT_N_IN",
              "phy/HDMI_RX_DAT_N_IN"
            ]
          },
          "net_bdry_in_HDMI_RX_DAT_P_IN": {
            "ports": [
              "HDMI_RX_DAT_P_IN",
              "phy/HDMI_RX_DAT_P_IN"
            ]
          },
          "net_bdry_in_IDT_8T49N241_LOL_IN": {
            "ports": [
              "IDT_8T49N241_LOL_IN",
              "phy/IDT_8T49N241_LOL_IN"
            ]
          },
          "net_bdry_in_RX_DET_IN": {
            "ports": [
              "RX_DET_IN",
              "hdmi_in/RX_DET_IN"
            ]
          },
          "net_bdry_in_TX_HPD_IN": {
            "ports": [
              "TX_HPD_IN",
              "hdmi_out/TX_HPD_IN"
            ]
          },
          "net_bdry_in_TX_REFCLK_N_IN": {
            "ports": [
              "TX_REFCLK_N_IN",
              "phy/TX_REFCLK_N_IN"
            ]
          },
          "net_bdry_in_TX_REFCLK_P_IN": {
            "ports": [
              "TX_REFCLK_P_IN",
              "phy/TX_REFCLK_P_IN"
            ]
          },
          "net_v_hdmi_rx_ss_hpd": {
            "ports": [
              "hdmi_in/RX_HPD_OUT",
              "RX_HPD_OUT"
            ]
          },
          "net_v_hdmi_rx_ss_irq": {
            "ports": [
              "hdmi_in/irq",
              "irq"
            ]
          },
          "net_v_hdmi_tx_ss_irq": {
            "ports": [
              "hdmi_out/irq1",
              "irq1"
            ]
          },
          "net_vcc_const_dout": {
            "ports": [
              "TX_EN_OUT",
              "phy/TX_EN_OUT"
            ]
          },
          "net_vid_phy_controller_irq": {
            "ports": [
              "phy/irq2",
              "irq2"
            ]
          },
          "net_vid_phy_controller_phy_txn_out": {
            "ports": [
              "phy/HDMI_TX_DAT_N_OUT",
              "HDMI_TX_DAT_N_OUT"
            ]
          },
          "net_vid_phy_controller_phy_txp_out": {
            "ports": [
              "phy/HDMI_TX_DAT_P_OUT",
              "HDMI_TX_DAT_P_OUT"
            ]
          },
          "net_vid_phy_controller_rx_tmds_clk_n": {
            "ports": [
              "phy/RX_REFCLK_N_OUT",
              "RX_REFCLK_N_OUT"
            ]
          },
          "net_vid_phy_controller_rx_tmds_clk_p": {
            "ports": [
              "phy/RX_REFCLK_P_OUT",
              "RX_REFCLK_P_OUT"
            ]
          },
          "net_vid_phy_controller_rx_video_clk": {
            "ports": [
              "phy/rx_video_clk",
              "hdmi_in/video_clk"
            ]
          },
          "net_vid_phy_controller_rxoutclk": {
            "ports": [
              "phy/vid_phy_rx_axi4s_aclk",
              "hdmi_in/link_clk"
            ]
          },
          "net_vid_phy_controller_tx_tmds_clk_n": {
            "ports": [
              "phy/HDMI_TX_CLK_N_OUT",
              "HDMI_TX_CLK_N_OUT"
            ]
          },
          "net_vid_phy_controller_tx_tmds_clk_p": {
            "ports": [
              "phy/HDMI_TX_CLK_P_OUT",
              "HDMI_TX_CLK_P_OUT"
            ]
          },
          "net_vid_phy_controller_tx_video_clk": {
            "ports": [
              "phy/tx_video_clk",
              "hdmi_out/video_clk"
            ]
          },
          "net_vid_phy_controller_txoutclk": {
            "ports": [
              "phy/vid_phy_tx_axi4s_aclk",
              "hdmi_out/link_clk"
            ]
          },
          "net_zynq_us_ss_0_clk_out2": {
            "ports": [
              "aclk",
              "axi_vdma/m_axi_mm2s_aclk",
              "axi_vdma/m_axi_s2mm_aclk",
              "axi_vdma/m_axis_mm2s_aclk",
              "axi_vdma/s_axis_s2mm_aclk",
              "hdmi_in/aclk",
              "hdmi_out/aclk"
            ]
          },
          "net_zynq_us_ss_0_dcm_locked": {
            "ports": [
              "aresetn",
              "hdmi_in/aresetn",
              "hdmi_out/aresetn"
            ]
          },
          "net_zynq_us_ss_0_peripheral_aresetn": {
            "ports": [
              "s_axi_cpu_aresetn",
              "axi_vdma/axi_resetn",
              "hdmi_in/s_axi_cpu_aresetn",
              "hdmi_out/s_axi_cpu_aresetn",
              "phy/s_axi_cpu_aresetn"
            ]
          },
          "net_zynq_us_ss_0_s_axi_aclk": {
            "ports": [
              "s_axi_cpu_aclk",
              "axi_vdma/s_axi_lite_aclk",
              "hdmi_in/s_axi_cpu_aclk",
              "hdmi_out/s_axi_cpu_aclk",
              "phy/s_axi_cpu_aclk"
            ]
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_3",
        "xci_path": "ip/design_1_xlslice_0_3/design_1_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_0"
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "xci_path": "ip/design_1_xlslice_1_0/design_1_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_vmem_img_proc": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_vmem_img_proc",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_1",
            "xci_path": "ip/design_1_xbar_1/design_1_xbar_1.xci",
            "inst_hier_path": "axi_vmem_img_proc/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_vmem_img_proc_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_vmem_img_proc_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_vmem_img_proc": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_vmem_img_proc_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_vmem_img_proc_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S02_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S03_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S04_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S05_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S06_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S07_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S08_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S09_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S10_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S11_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S12_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S13_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S14_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"} S15_AXI {memport \"S_AXI_HP\" sptag \"\" memory \"HP2_DDR_LOW\" is_range \"false\"}"
        }
      },
      "axi_vmem_hdmi": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_interconnect_0_1/design_1_axi_interconnect_0_1.xci",
        "inst_hier_path": "axi_vmem_hdmi",
        "xci_name": "design_1_axi_interconnect_0_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_3",
            "xci_path": "ip/design_1_xbar_3/design_1_xbar_3.xci",
            "inst_hier_path": "axi_vmem_hdmi/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_vmem_hdmi_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_vmem_hdmi_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_vmem_hdmi": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_vmem_hdmi_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_vmem_hdmi_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clock_and_reset": {
        "ports": {
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "locked": {
            "direction": "O"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_in1": {
            "type": "clk",
            "direction": "I"
          },
          "clk_low_speed": {
            "type": "clk",
            "direction": "O"
          },
          "interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_video": {
            "type": "clk",
            "direction": "O"
          },
          "clk_150": {
            "type": "clk",
            "direction": "O"
          }
        },
        "components": {
          "reset_dpu_600": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_1",
            "xci_path": "ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xci",
            "inst_hier_path": "clock_and_reset/reset_dpu_600"
          },
          "reset_75": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_reset_150_0",
            "xci_path": "ip/design_1_reset_150_0/design_1_reset_150_0.xci",
            "inst_hier_path": "clock_and_reset/reset_75"
          },
          "reset_150": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_reset_300_0",
            "xci_path": "ip/design_1_reset_300_0/design_1_reset_300_0.xci",
            "inst_hier_path": "clock_and_reset/reset_150"
          },
          "reset_100": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_reset_75_1",
            "xci_path": "ip/design_1_reset_75_1/design_1_reset_75_1.xci",
            "inst_hier_path": "clock_and_reset/reset_100"
          },
          "reset_video": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_reset_dpu_300_0",
            "xci_path": "ip/design_1_reset_dpu_300_0/design_1_reset_dpu_300_0.xci",
            "inst_hier_path": "clock_and_reset/reset_video"
          },
          "reset_dpu_300": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_reset_dpu_600_0",
            "xci_path": "ip/design_1_reset_dpu_600_0/design_1_reset_dpu_600_0.xci",
            "inst_hier_path": "clock_and_reset/reset_dpu_300"
          },
          "clk_wiz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
            "inst_hier_path": "clock_and_reset/clk_wiz",
            "parameters": {
              "AUTO_PRIMITIVE": {
                "value": "MMCM"
              },
              "AXI_DRP": {
                "value": "false"
              },
              "CALC_DONE": {
                "value": "empty"
              },
              "CDDCDONE_PORT": {
                "value": "cddcdone"
              },
              "CDDCREQ_PORT": {
                "value": "cddcreq"
              },
              "CLKFB_IN_N_PORT": {
                "value": "clkfb_in_n"
              },
              "CLKFB_IN_PORT": {
                "value": "clkfb_in"
              },
              "CLKFB_IN_P_PORT": {
                "value": "clkfb_in_p"
              },
              "CLKFB_IN_SIGNALING": {
                "value": "SINGLE"
              },
              "CLKFB_OUT_N_PORT": {
                "value": "clkfb_out_n"
              },
              "CLKFB_OUT_PORT": {
                "value": "clkfb_out"
              },
              "CLKFB_OUT_P_PORT": {
                "value": "clkfb_out_p"
              },
              "CLKFB_STOPPED_PORT": {
                "value": "clkfb_stopped"
              },
              "CLKIN1_JITTER_PS": {
                "value": "100.01"
              },
              "CLKIN1_UI_JITTER": {
                "value": "0.010"
              },
              "CLKIN2_JITTER_PS": {
                "value": "100.0"
              },
              "CLKIN2_UI_JITTER": {
                "value": "0.010"
              },
              "CLKOUT1_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT1_JITTER": {
                "value": "83.768"
              },
              "CLKOUT1_MATCHED_ROUTING": {
                "value": "true"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT1_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "600"
              },
              "CLKOUT1_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT1_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT1_USED": {
                "value": "true"
              },
              "CLKOUT2_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT2_JITTER": {
                "value": "94.862"
              },
              "CLKOUT2_MATCHED_ROUTING": {
                "value": "true"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT2_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT2_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "CLKOUT2_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT2_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT3_JITTER": {
                "value": "94.862"
              },
              "CLKOUT3_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT3_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT3_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT3_REQUESTED_OUT_FREQ": {
                "value": "300"
              },
              "CLKOUT3_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT3_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT3_USED": {
                "value": "true"
              },
              "CLKOUT4_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT4_JITTER": {
                "value": "107.567"
              },
              "CLKOUT4_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT4_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT4_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT4_REQUESTED_OUT_FREQ": {
                "value": "150"
              },
              "CLKOUT4_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT4_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT4_USED": {
                "value": "true"
              },
              "CLKOUT5_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT5_JITTER": {
                "value": "115.831"
              },
              "CLKOUT5_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT5_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT5_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT5_REQUESTED_OUT_FREQ": {
                "value": "100"
              },
              "CLKOUT5_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT5_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT5_USED": {
                "value": "true"
              },
              "CLKOUT6_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT6_JITTER": {
                "value": "122.158"
              },
              "CLKOUT6_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT6_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT6_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT6_REQUESTED_OUT_FREQ": {
                "value": "75"
              },
              "CLKOUT6_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT6_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT6_USED": {
                "value": "true"
              },
              "CLKOUT7_DRIVES": {
                "value": "Buffer"
              },
              "CLKOUT7_JITTER": {
                "value": "132.683"
              },
              "CLKOUT7_MATCHED_ROUTING": {
                "value": "false"
              },
              "CLKOUT7_PHASE_ERROR": {
                "value": "87.180"
              },
              "CLKOUT7_REQUESTED_DUTY_CYCLE": {
                "value": "50.000"
              },
              "CLKOUT7_REQUESTED_OUT_FREQ": {
                "value": "50"
              },
              "CLKOUT7_REQUESTED_PHASE": {
                "value": "0.000"
              },
              "CLKOUT7_SEQUENCE_NUMBER": {
                "value": "1"
              },
              "CLKOUT7_USED": {
                "value": "true"
              },
              "CLKOUTPHY_REQUESTED_FREQ": {
                "value": "600.000"
              },
              "CLK_IN1_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "CLK_IN2_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "CLK_IN_SEL_PORT": {
                "value": "clk_in_sel"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_dpu_600"
              },
              "CLK_OUT1_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT2_PORT": {
                "value": "clk_dpu_300"
              },
              "CLK_OUT2_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT3_PORT": {
                "value": "clk_video"
              },
              "CLK_OUT3_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT4_PORT": {
                "value": "clk_150"
              },
              "CLK_OUT4_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT5_PORT": {
                "value": "clk_100"
              },
              "CLK_OUT5_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT6_PORT": {
                "value": "clk_75"
              },
              "CLK_OUT6_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_OUT7_PORT": {
                "value": "clk_50"
              },
              "CLK_OUT7_USE_FINE_PS_GUI": {
                "value": "false"
              },
              "CLK_VALID_PORT": {
                "value": "CLK_VALID"
              },
              "CLOCK_MGR_TYPE": {
                "value": "auto"
              },
              "DADDR_PORT": {
                "value": "daddr"
              },
              "DCLK_PORT": {
                "value": "dclk"
              },
              "DEN_PORT": {
                "value": "den"
              },
              "DIFF_CLK_IN1_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "DIFF_CLK_IN2_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "DIN_PORT": {
                "value": "din"
              },
              "DOUT_PORT": {
                "value": "dout"
              },
              "DRDY_PORT": {
                "value": "drdy"
              },
              "DWE_PORT": {
                "value": "dwe"
              },
              "ENABLE_CDDC": {
                "value": "false"
              },
              "ENABLE_CLKOUTPHY": {
                "value": "false"
              },
              "ENABLE_CLOCK_MONITOR": {
                "value": "false"
              },
              "ENABLE_USER_CLOCK0": {
                "value": "false"
              },
              "ENABLE_USER_CLOCK1": {
                "value": "false"
              },
              "ENABLE_USER_CLOCK2": {
                "value": "false"
              },
              "ENABLE_USER_CLOCK3": {
                "value": "false"
              },
              "Enable_PLL0": {
                "value": "false"
              },
              "Enable_PLL1": {
                "value": "false"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "INPUT_CLK_STOPPED_PORT": {
                "value": "input_clk_stopped"
              },
              "INPUT_MODE": {
                "value": "frequency"
              },
              "INTERFACE_SELECTION": {
                "value": "Enable_AXI"
              },
              "IN_FREQ_UNITS": {
                "value": "Units_MHz"
              },
              "IN_JITTER_UNITS": {
                "value": "Units_UI"
              },
              "JITTER_OPTIONS": {
                "value": "UI"
              },
              "JITTER_SEL": {
                "value": "No_Jitter"
              },
              "LOCKED_PORT": {
                "value": "locked"
              },
              "MMCM_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "12.000"
              },
              "MMCM_CLKFBOUT_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKFBOUT_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "2.000"
              },
              "MMCM_CLKOUT0_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT0_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT0_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "4"
              },
              "MMCM_CLKOUT1_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT1_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT1_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT2_DIVIDE": {
                "value": "4"
              },
              "MMCM_CLKOUT2_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT2_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT2_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT3_DIVIDE": {
                "value": "8"
              },
              "MMCM_CLKOUT3_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT3_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT3_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT4_CASCADE": {
                "value": "false"
              },
              "MMCM_CLKOUT4_DIVIDE": {
                "value": "12"
              },
              "MMCM_CLKOUT4_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT4_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT4_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT5_DIVIDE": {
                "value": "16"
              },
              "MMCM_CLKOUT5_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT5_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT5_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLKOUT6_DIVIDE": {
                "value": "24"
              },
              "MMCM_CLKOUT6_DUTY_CYCLE": {
                "value": "0.500"
              },
              "MMCM_CLKOUT6_PHASE": {
                "value": "0.000"
              },
              "MMCM_CLKOUT6_USE_FINE_PS": {
                "value": "false"
              },
              "MMCM_CLOCK_HOLD": {
                "value": "false"
              },
              "MMCM_COMPENSATION": {
                "value": "AUTO"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "MMCM_NOTES": {
                "value": "None"
              },
              "MMCM_REF_JITTER1": {
                "value": "0.010"
              },
              "MMCM_REF_JITTER2": {
                "value": "0.010"
              },
              "MMCM_STARTUP_WAIT": {
                "value": "false"
              },
              "NUM_OUT_CLKS": {
                "value": "7"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "false"
              },
              "OVERRIDE_MMCM": {
                "value": "false"
              },
              "OVERRIDE_PLL": {
                "value": "false"
              },
              "PHASESHIFT_MODE": {
                "value": "LATENCY"
              },
              "PHASE_DUTY_CONFIG": {
                "value": "false"
              },
              "PLATFORM": {
                "value": "UNKNOWN"
              },
              "PLL_BANDWIDTH": {
                "value": "OPTIMIZED"
              },
              "PLL_CLKFBOUT_MULT": {
                "value": "4"
              },
              "PLL_CLKFBOUT_PHASE": {
                "value": "0.000"
              },
              "PLL_CLKIN_PERIOD": {
                "value": "10.000"
              },
              "PLL_CLKOUT0_DIVIDE": {
                "value": "1"
              },
              "PLL_CLKOUT0_DUTY_CYCLE": {
                "value": "0.500"
              },
              "PLL_CLKOUT0_PHASE": {
                "value": "0.000"
              },
              "PLL_CLKOUT1_DIVIDE": {
                "value": "1"
              },
              "PLL_CLKOUT1_DUTY_CYCLE": {
                "value": "0.500"
              },
              "PLL_CLKOUT1_PHASE": {
                "value": "0.000"
              },
              "PLL_CLKOUT2_DIVIDE": {
                "value": "1"
              },
              "PLL_CLKOUT2_DUTY_CYCLE": {
                "value": "0.500"
              },
              "PLL_CLKOUT2_PHASE": {
                "value": "0.000"
              },
              "PLL_CLKOUT3_DIVIDE": {
                "value": "1"
              },
              "PLL_CLKOUT3_DUTY_CYCLE": {
                "value": "0.500"
              },
              "PLL_CLKOUT3_PHASE": {
                "value": "0.000"
              },
              "PLL_CLKOUT4_DIVIDE": {
                "value": "1"
              },
              "PLL_CLKOUT4_DUTY_CYCLE": {
                "value": "0.500"
              },
              "PLL_CLKOUT4_PHASE": {
                "value": "0.000"
              },
              "PLL_CLKOUT5_DIVIDE": {
                "value": "1"
              },
              "PLL_CLKOUT5_DUTY_CYCLE": {
                "value": "0.500"
              },
              "PLL_CLKOUT5_PHASE": {
                "value": "0.000"
              },
              "PLL_CLK_FEEDBACK": {
                "value": "CLKFBOUT"
              },
              "PLL_COMPENSATION": {
                "value": "SYSTEM_SYNCHRONOUS"
              },
              "PLL_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "PLL_NOTES": {
                "value": "None"
              },
              "PLL_REF_JITTER": {
                "value": "0.010"
              },
              "POWER_DOWN_PORT": {
                "value": "power_down"
              },
              "PRECISION": {
                "value": "1"
              },
              "PRIMARY_PORT": {
                "value": "clk_in1"
              },
              "PRIMITIVE": {
                "value": "MMCM"
              },
              "PRIMTYPE_SEL": {
                "value": "mmcm_adv"
              },
              "PRIM_IN_FREQ": {
                "value": "100.000"
              },
              "PRIM_IN_JITTER": {
                "value": "0.010"
              },
              "PRIM_IN_TIMEPERIOD": {
                "value": "10.000"
              },
              "PRIM_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "PSCLK_PORT": {
                "value": "psclk"
              },
              "PSDONE_PORT": {
                "value": "psdone"
              },
              "PSEN_PORT": {
                "value": "psen"
              },
              "PSINCDEC_PORT": {
                "value": "psincdec"
              },
              "REF_CLK_FREQ": {
                "value": "100.0"
              },
              "RELATIVE_INCLK": {
                "value": "REL_PRIMARY"
              },
              "RESET_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "RESET_PORT": {
                "value": "resetn"
              },
              "RESET_TYPE": {
                "value": "ACTIVE_LOW"
              },
              "SECONDARY_IN_FREQ": {
                "value": "100.000"
              },
              "SECONDARY_IN_JITTER": {
                "value": "0.010"
              },
              "SECONDARY_IN_TIMEPERIOD": {
                "value": "10.000"
              },
              "SECONDARY_PORT": {
                "value": "clk_in2"
              },
              "SECONDARY_SOURCE": {
                "value": "Single_ended_clock_capable_pin"
              },
              "SS_MODE": {
                "value": "CENTER_HIGH"
              },
              "SS_MOD_FREQ": {
                "value": "250"
              },
              "SS_MOD_TIME": {
                "value": "0.004"
              },
              "STATUS_PORT": {
                "value": "STATUS"
              },
              "SUMMARY_STRINGS": {
                "value": "empty"
              },
              "USER_CLK_FREQ0": {
                "value": "100.0"
              },
              "USER_CLK_FREQ1": {
                "value": "100.0"
              },
              "USER_CLK_FREQ2": {
                "value": "100.0"
              },
              "USER_CLK_FREQ3": {
                "value": "100.0"
              },
              "USE_BOARD_FLOW": {
                "value": "false"
              },
              "USE_CLKFB_STOPPED": {
                "value": "false"
              },
              "USE_CLK_VALID": {
                "value": "false"
              },
              "USE_CLOCK_SEQUENCING": {
                "value": "false"
              },
              "USE_DYN_PHASE_SHIFT": {
                "value": "false"
              },
              "USE_DYN_RECONFIG": {
                "value": "false"
              },
              "USE_FREEZE": {
                "value": "false"
              },
              "USE_FREQ_SYNTH": {
                "value": "true"
              },
              "USE_INCLK_STOPPED": {
                "value": "false"
              },
              "USE_INCLK_SWITCHOVER": {
                "value": "false"
              },
              "USE_LOCKED": {
                "value": "true"
              },
              "USE_MAX_I_JITTER": {
                "value": "false"
              },
              "USE_MIN_O_JITTER": {
                "value": "false"
              },
              "USE_MIN_POWER": {
                "value": "false"
              },
              "USE_PHASE_ALIGNMENT": {
                "value": "false"
              },
              "USE_POWER_DOWN": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "true"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "false"
              },
              "USE_SPREAD_SPECTRUM": {
                "value": "false"
              },
              "USE_STATUS": {
                "value": "false"
              }
            },
            "pfm_attributes": {
              "CLOCK": "clk_dpu_600 {id \"46\" is_default \"false\" proc_sys_reset \"/clock_and_reset/reset_dpu_600\" status \"fixed\" freq_hz \"600000000\"} clk_dpu_300 {id \"47\" is_default \"false\" proc_sys_reset \"/clock_and_reset/reset_dpu_300\" status \"fixed\" freq_hz \"300000000\"} clk_video {id \"66\" is_default \"false\" proc_sys_reset \"/clock_and_reset/reset_video\" status \"fixed\" freq_hz \"300000000\"} clk_150 {id \"48\" is_default \"false\" proc_sys_reset \"/clock_and_reset/reset_150\" status \"fixed\" freq_hz \"150000000\"} clk_100 {id \"49\" is_default \"true\" proc_sys_reset \"/clock_and_reset/reset_100\" status \"fixed\" freq_hz \"100000000\"} clk_75 {id \"50\" is_default \"false\" proc_sys_reset \"/clock_and_reset/reset_75\" status \"fixed\" freq_hz \"75000000\"} clk_50 {id \"51\" is_default \"false\" proc_sys_reset \"/clock_and_reset/reset_50\" status \"fixed\" freq_hz \"50000000\"}"
            }
          },
          "reset_50": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_reset_75_0",
            "xci_path": "ip/design_1_reset_75_0/design_1_reset_75_0.xci",
            "inst_hier_path": "clock_and_reset/reset_50"
          }
        },
        "nets": {
          "clk_gen_clk_75": {
            "ports": [
              "clk_wiz/clk_75",
              "reset_75/slowest_sync_clk",
              "clk_low_speed"
            ]
          },
          "clk_gen_clk_100": {
            "ports": [
              "clk_wiz/clk_100",
              "reset_100/slowest_sync_clk"
            ]
          },
          "clk_gen_clk_150": {
            "ports": [
              "clk_wiz/clk_150",
              "reset_150/slowest_sync_clk",
              "clk_150"
            ]
          },
          "clk_gen_clk_dpu_300": {
            "ports": [
              "clk_wiz/clk_dpu_300",
              "reset_dpu_300/slowest_sync_clk"
            ]
          },
          "clk_gen_clk_dpu_600": {
            "ports": [
              "clk_wiz/clk_dpu_600",
              "reset_dpu_600/slowest_sync_clk"
            ]
          },
          "clk_gen_locked": {
            "ports": [
              "clk_wiz/locked",
              "locked",
              "reset_dpu_300/dcm_locked",
              "reset_video/dcm_locked",
              "reset_50/dcm_locked",
              "reset_75/dcm_locked",
              "reset_150/dcm_locked",
              "reset_100/dcm_locked",
              "reset_dpu_600/dcm_locked"
            ]
          },
          "clk_wiz_clk_50": {
            "ports": [
              "clk_wiz/clk_50",
              "reset_50/slowest_sync_clk"
            ]
          },
          "clk_wiz_clk_video": {
            "ports": [
              "clk_wiz/clk_video",
              "reset_video/slowest_sync_clk",
              "clk_video"
            ]
          },
          "ps_e_pl_clk0": {
            "ports": [
              "clk_in1",
              "clk_wiz/clk_in1"
            ]
          },
          "ps_e_pl_resetn0": {
            "ports": [
              "resetn",
              "clk_wiz/resetn",
              "reset_dpu_300/ext_reset_in",
              "reset_video/ext_reset_in",
              "reset_150/ext_reset_in",
              "reset_75/ext_reset_in",
              "reset_50/ext_reset_in",
              "reset_100/ext_reset_in",
              "reset_dpu_600/ext_reset_in"
            ]
          },
          "reset_300_interconnect_aresetn": {
            "ports": [
              "reset_video/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "reset_300_peripheral_aresetn": {
            "ports": [
              "reset_video/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "reset_75_interconnect_aresetn": {
            "ports": [
              "reset_75/interconnect_aresetn",
              "interconnect_aresetn1"
            ]
          },
          "reset_75_peripheral_aresetn": {
            "ports": [
              "reset_75/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "axi_vmem_img_proc/S00_AXI",
          "img_proc/M_AXI_MM2S"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "axi_vmem_img_proc/S01_AXI",
          "img_proc/M_AXI_S2MM"
        ]
      },
      "axi_control_M05_AXI": {
        "interface_ports": [
          "axi_control/M05_AXI",
          "img_proc/S_AXI_LITE"
        ]
      },
      "axi_control_M11_AXI": {
        "interface_ports": [
          "axi_control/M11_AXI",
          "img_proc/S_AXI"
        ]
      },
      "axi_control_M12_AXI": {
        "interface_ports": [
          "axi_control/M12_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "axi_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_control/M06_AXI",
          "reset_control/S_AXI"
        ]
      },
      "axi_interconnect_M07_AXI": {
        "interface_ports": [
          "axi_control/M07_AXI",
          "video/s_axi_control"
        ]
      },
      "axi_interconnect_M08_AXI": {
        "interface_ports": [
          "axi_control/M08_AXI",
          "video/s_axi_control1"
        ]
      },
      "axi_interconnect_M09_AXI": {
        "interface_ports": [
          "axi_control/M09_AXI",
          "video/s_axi_control2"
        ]
      },
      "axi_vmem_hdmi_M00_AXI": {
        "interface_ports": [
          "axi_vmem_hdmi/M00_AXI",
          "ps_e/S_AXI_HPC0_FPD"
        ]
      },
      "axi_vmem_img_proc_M00_AXI": {
        "interface_ports": [
          "axi_vmem_img_proc/M00_AXI",
          "ps_e/S_AXI_HPC1_FPD"
        ]
      },
      "intf_net_axi_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_control/M04_AXI",
          "fmch_axi_iic/S_AXI"
        ]
      },
      "intf_net_bdry_in_DRU_CLK_IN": {
        "interface_ports": [
          "DRU_CLK_IN",
          "video/DRU_CLK_IN"
        ]
      },
      "intf_net_v_hdmi_rx_ss_DDC_OUT": {
        "interface_ports": [
          "RX_DDC_OUT",
          "video/RX_DDC_OUT"
        ]
      },
      "intf_net_v_hdmi_tx_ss_DDC_OUT": {
        "interface_ports": [
          "TX_DDC_OUT",
          "video/TX_DDC_OUT"
        ]
      },
      "intf_net_zynq_us_ss_0_IIC": {
        "interface_ports": [
          "fmch_iic",
          "fmch_axi_iic/IIC"
        ]
      },
      "intf_net_zynq_us_ss_0_M00_AXI": {
        "interface_ports": [
          "axi_control/M00_AXI",
          "video/vid_phy_axi4lite"
        ]
      },
      "intf_net_zynq_us_ss_0_M01_AXI": {
        "interface_ports": [
          "axi_control/M01_AXI",
          "video/S_AXI_CPU_IN"
        ]
      },
      "intf_net_zynq_us_ss_0_M02_AXI": {
        "interface_ports": [
          "axi_control/M02_AXI",
          "video/S_AXI_CPU_IN1"
        ]
      },
      "ps_e_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "ps_e/M_AXI_HPM0_FPD",
          "axi_control/S00_AXI"
        ]
      },
      "s_axi_control3_1": {
        "interface_ports": [
          "axi_control/M10_AXI",
          "video/s_axi_control3"
        ]
      },
      "video_M_AXI_MM2S": {
        "interface_ports": [
          "video/M_AXI_MM2S",
          "axi_vmem_hdmi/S00_AXI"
        ]
      },
      "video_M_AXI_S2MM": {
        "interface_ports": [
          "video/M_AXI_S2MM",
          "axi_vmem_hdmi/S01_AXI"
        ]
      },
      "zynq_us_ss_0_M03_AXI": {
        "interface_ports": [
          "axi_control/M03_AXI",
          "video/S_AXI_LITE"
        ]
      }
    },
    "nets": {
      "M12_ARESETN_1": {
        "ports": [
          "clock_and_reset/peripheral_aresetn1",
          "axi_intc_0/s_axi_aresetn",
          "axi_control/M12_ARESETN",
          "img_proc/S00_ARESETN",
          "fmch_axi_iic/s_axi_aresetn",
          "reset_control/s_axi_aresetn",
          "video/s_axi_cpu_aresetn",
          "axi_control/M00_ARESETN",
          "axi_control/M01_ARESETN",
          "axi_control/M02_ARESETN",
          "axi_control/M03_ARESETN",
          "axi_control/M04_ARESETN",
          "axi_control/M05_ARESETN",
          "axi_control/M06_ARESETN",
          "axi_control/M11_ARESETN",
          "axi_control/S00_ARESETN"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "reset_control/gpio_io_o",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "ps_e/pl_ps_irq0"
        ]
      },
      "axi_vdma_0_mm2s_introut": {
        "ports": [
          "video/mm2s_introut",
          "xlconcat_0/In6"
        ]
      },
      "axi_vdma_0_s2mm_introut": {
        "ports": [
          "video/s2mm_introut",
          "xlconcat_0/In5"
        ]
      },
      "clk_gen_clk_75": {
        "ports": [
          "clock_and_reset/clk_low_speed",
          "axi_intc_0/s_axi_aclk",
          "ps_e/maxihpm0_fpd_aclk",
          "img_proc/s_axi_aclk",
          "axi_control/ACLK",
          "fmch_axi_iic/s_axi_aclk",
          "reset_control/s_axi_aclk",
          "video/s_axi_cpu_aclk",
          "axi_control/M00_ACLK",
          "axi_control/M01_ACLK",
          "axi_control/M02_ACLK",
          "axi_control/M03_ACLK",
          "axi_control/M04_ACLK",
          "axi_control/M05_ACLK",
          "axi_control/M06_ACLK",
          "axi_control/M11_ACLK",
          "axi_control/S00_ACLK",
          "axi_control/M12_ACLK"
        ]
      },
      "clk_gen_clk_300": {
        "ports": [
          "clock_and_reset/clk_video",
          "axi_vmem_hdmi/ACLK",
          "axi_vmem_hdmi/S00_ACLK",
          "axi_vmem_hdmi/M00_ACLK",
          "axi_vmem_hdmi/S01_ACLK",
          "video/aclk",
          "axi_vmem_img_proc/S01_ACLK",
          "axi_vmem_img_proc/M00_ACLK",
          "axi_vmem_img_proc/S00_ACLK",
          "axi_vmem_img_proc/ACLK",
          "axi_control/M07_ACLK",
          "axi_control/M08_ACLK",
          "axi_control/M09_ACLK",
          "axi_control/M10_ACLK",
          "img_proc/S01_ACLK",
          "ps_e/saxihpc0_fpd_aclk",
          "ps_e/saxihpc1_fpd_aclk"
        ]
      },
      "clk_gen_locked": {
        "ports": [
          "clock_and_reset/locked",
          "img_proc/dcm_locked"
        ]
      },
      "fmch_axi_iic_iic2intc_irpt": {
        "ports": [
          "fmch_axi_iic/iic2intc_irpt",
          "xlconcat_0/In7"
        ]
      },
      "mem2mem_mm2s_introut": {
        "ports": [
          "img_proc/mm2s_introut",
          "xlconcat_0/In0"
        ]
      },
      "mem2mem_s2mm_introut": {
        "ports": [
          "img_proc/s2mm_introut",
          "xlconcat_0/In1"
        ]
      },
      "net_bdry_in_HDMI_RX_CLK_N_IN": {
        "ports": [
          "HDMI_RX_CLK_N_IN",
          "video/HDMI_RX_CLK_N_IN"
        ]
      },
      "net_bdry_in_HDMI_RX_CLK_P_IN": {
        "ports": [
          "HDMI_RX_CLK_P_IN",
          "video/HDMI_RX_CLK_P_IN"
        ]
      },
      "net_bdry_in_HDMI_RX_DAT_N_IN": {
        "ports": [
          "HDMI_RX_DAT_N_IN",
          "video/HDMI_RX_DAT_N_IN"
        ]
      },
      "net_bdry_in_HDMI_RX_DAT_P_IN": {
        "ports": [
          "HDMI_RX_DAT_P_IN",
          "video/HDMI_RX_DAT_P_IN"
        ]
      },
      "net_bdry_in_IDT_8T49N241_LOL_IN": {
        "ports": [
          "IDT_8T49N241_LOL_IN",
          "video/IDT_8T49N241_LOL_IN"
        ]
      },
      "net_bdry_in_RX_DET_IN": {
        "ports": [
          "RX_DET_IN",
          "video/RX_DET_IN"
        ]
      },
      "net_bdry_in_TX_HPD_IN": {
        "ports": [
          "TX_HPD_IN",
          "video/TX_HPD_IN"
        ]
      },
      "net_bdry_in_TX_REFCLK_N_IN": {
        "ports": [
          "TX_REFCLK_N_IN",
          "video/TX_REFCLK_N_IN"
        ]
      },
      "net_bdry_in_TX_REFCLK_P_IN": {
        "ports": [
          "TX_REFCLK_P_IN",
          "video/TX_REFCLK_P_IN"
        ]
      },
      "net_v_hdmi_rx_ss_hpd": {
        "ports": [
          "video/RX_HPD_OUT",
          "RX_HPD_OUT"
        ]
      },
      "net_v_hdmi_rx_ss_irq": {
        "ports": [
          "video/irq",
          "xlconcat_0/In3"
        ]
      },
      "net_v_hdmi_tx_ss_irq": {
        "ports": [
          "video/irq1",
          "xlconcat_0/In4"
        ]
      },
      "net_vcc_const_dout": {
        "ports": [
          "vcc_const/dout",
          "TX_EN_OUT",
          "video/TX_EN_OUT"
        ]
      },
      "net_vid_phy_controller_irq": {
        "ports": [
          "video/irq2",
          "xlconcat_0/In2"
        ]
      },
      "net_vid_phy_controller_phy_txn_out": {
        "ports": [
          "video/HDMI_TX_DAT_N_OUT",
          "HDMI_TX_DAT_N_OUT"
        ]
      },
      "net_vid_phy_controller_phy_txp_out": {
        "ports": [
          "video/HDMI_TX_DAT_P_OUT",
          "HDMI_TX_DAT_P_OUT"
        ]
      },
      "net_vid_phy_controller_rx_tmds_clk_n": {
        "ports": [
          "video/RX_REFCLK_N_OUT",
          "RX_REFCLK_N_OUT"
        ]
      },
      "net_vid_phy_controller_rx_tmds_clk_p": {
        "ports": [
          "video/RX_REFCLK_P_OUT",
          "RX_REFCLK_P_OUT"
        ]
      },
      "net_vid_phy_controller_tx_tmds_clk_n": {
        "ports": [
          "video/HDMI_TX_CLK_N_OUT",
          "HDMI_TX_CLK_N_OUT"
        ]
      },
      "net_vid_phy_controller_tx_tmds_clk_p": {
        "ports": [
          "video/HDMI_TX_CLK_P_OUT",
          "HDMI_TX_CLK_P_OUT"
        ]
      },
      "ps_e_pl_clk0": {
        "ports": [
          "ps_e/pl_clk0",
          "clock_and_reset/clk_in1"
        ]
      },
      "ps_e_pl_resetn0": {
        "ports": [
          "ps_e/pl_resetn0",
          "img_proc/ext_reset_in",
          "clock_and_reset/resetn"
        ]
      },
      "reset_300_interconnect_aresetn": {
        "ports": [
          "clock_and_reset/interconnect_aresetn",
          "axi_vmem_hdmi/ARESETN",
          "axi_vmem_img_proc/ARESETN"
        ]
      },
      "reset_300_peripheral_aresetn": {
        "ports": [
          "clock_and_reset/peripheral_aresetn",
          "axi_vmem_hdmi/S00_ARESETN",
          "axi_vmem_hdmi/S01_ARESETN",
          "axi_vmem_hdmi/M00_ARESETN",
          "axi_vmem_img_proc/S00_ARESETN",
          "axi_vmem_img_proc/M00_ARESETN",
          "axi_vmem_img_proc/S01_ARESETN",
          "video/aresetn",
          "axi_control/M07_ARESETN",
          "axi_control/M08_ARESETN",
          "axi_control/M09_ARESETN",
          "axi_control/M10_ARESETN"
        ]
      },
      "reset_50_interconnect_aresetn": {
        "ports": [
          "clock_and_reset/interconnect_aresetn1",
          "axi_control/ARESETN"
        ]
      },
      "slowest_sync_clk_1": {
        "ports": [
          "clock_and_reset/clk_150",
          "img_proc/slowest_sync_clk"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "IDT_8T49N241_RST_OUT"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "HDMI_RX_LS_OE"
        ]
      }
    },
    "addressing": {
      "/ps_e": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_axi_vdma_Reg": {
                "address_block": "/video/axi_vdma/S_AXI_LITE/Reg",
                "offset": "0x00A0080000",
                "range": "64K"
              },
              "SEG_color_convert_Reg": {
                "address_block": "/video/hdmi_in/color_convert/s_axi_control/Reg",
                "offset": "0x00A0090000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_color_convert_Reg_1": {
                "address_block": "/video/hdmi_out/color_convert/s_axi_control/Reg",
                "offset": "0x00A00B0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_fmch_axi_iic_Reg": {
                "address_block": "/fmch_axi_iic/S_AXI/Reg",
                "offset": "0x00A0040000",
                "range": "64K"
              },
              "SEG_frontend_Reg": {
                "address_block": "/video/hdmi_in/frontend/S_AXI_CPU_IN/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_frontend_Reg_1": {
                "address_block": "/video/hdmi_out/frontend/S_AXI_CPU_IN/Reg",
                "offset": "0x00A0020000",
                "range": "128K"
              },
              "SEG_histeq_control_gpio_Reg": {
                "address_block": "/img_proc/histeq_control_gpio/S_AXI/Reg",
                "offset": "0x00A0050000",
                "range": "64K"
              },
              "SEG_histeq_vdma_Reg": {
                "address_block": "/img_proc/histeq_vdma/S_AXI_LITE/Reg",
                "offset": "0x00A0060000",
                "range": "64K"
              },
              "SEG_pixel_pack_Reg": {
                "address_block": "/video/hdmi_in/pixel_pack/s_axi_control/Reg",
                "offset": "0x00A00A0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_pixel_unpack_Reg": {
                "address_block": "/video/hdmi_out/pixel_unpack/s_axi_control/Reg",
                "offset": "0x00A00C0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              },
              "SEG_reset_control_Reg": {
                "address_block": "/reset_control/S_AXI/Reg",
                "offset": "0x00A0070000",
                "range": "64K"
              },
              "SEG_vid_phy_controller_Reg": {
                "address_block": "/video/phy/vid_phy_controller/vid_phy_axi4lite/Reg",
                "offset": "0x00A00D0000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/img_proc/histeq_vdma": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_ps_e_HPC1_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_HPC1_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_HPC1_QSPI": {
                "address_block": "/ps_e/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_ps_e_HPC1_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_HPC1_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_HPC1_QSPI": {
                "address_block": "/ps_e/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/video/axi_vdma": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_ps_e_HPC0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_HPC0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_HPC0_QSPI": {
                "address_block": "/ps_e/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_ps_e_HPC0_DDR_LOW": {
                "address_block": "/ps_e/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_ps_e_HPC0_LPS_OCM": {
                "address_block": "/ps_e/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_ps_e_HPC0_QSPI": {
                "address_block": "/ps_e/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}