

================================================================
== Vivado HLS Report for 'memcachedPipeline_hashKeyResizer'
================================================================
* Date:           Wed Oct 21 12:18:26 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.40|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 5.40ns
ST_1: keyResizerState_load [1/1] 0.00ns
codeRepl:9  %keyResizerState_load = load i3* @keyResizerState, align 1

ST_1: keyResizerLength_V_load [1/1] 0.00ns
codeRepl:10  %keyResizerLength_V_load = load i8* @keyResizerLength_V, align 1

ST_1: p_Val2_s [1/1] 0.00ns
codeRepl:11  %p_Val2_s = load i128* @tempInput_data_V, align 8

ST_1: stg_6 [1/1] 1.17ns
codeRepl:13  switch i3 %keyResizerState_load, label %._crit_edge393 [
    i3 0, label %0
    i3 1, label %4
    i3 2, label %5
    i3 3, label %6
    i3 -4, label %7
    i3 -3, label %10
    i3 -2, label %11
    i3 -1, label %12
  ]

ST_1: stg_7 [1/1] 1.07ns
:3  store i3 0, i3* @keyResizerState, align 1

ST_1: stg_8 [1/1] 0.00ns
:4  br label %._crit_edge393

ST_1: stg_9 [1/1] 1.07ns
:4  store i3 0, i3* @keyResizerState, align 1

ST_1: stg_10 [1/1] 0.00ns
:5  br label %._crit_edge393

ST_1: stg_11 [1/1] 1.07ns
:4  store i3 0, i3* @keyResizerState, align 1

ST_1: stg_12 [1/1] 0.00ns
:5  br label %._crit_edge393

ST_1: tmp_65 [1/1] 0.00ns
:0  %tmp_65 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_14 [1/1] 0.00ns
:1  br i1 %tmp_65, label %8, label %._crit_edge401

ST_1: tmp_3 [1/1] 2.91ns
:0  %tmp_3 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_43 [1/1] 0.00ns
:1  %p_Val2_43 = trunc i130 %tmp_3 to i128

ST_1: stg_17 [1/1] 0.89ns
:2  store i128 %p_Val2_43, i128* @tempInput_data_V, align 16

ST_1: tmp_392 [1/1] 0.00ns
:3  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_3, i32 129)

ST_1: tmp_V_95 [1/1] 0.00ns
:4  %tmp_V_95 = trunc i130 %tmp_3 to i96

ST_1: tmp_290 [1/1] 1.34ns
:7  %tmp_290 = icmp ugt i8 %keyResizerLength_V_load, 12

ST_1: stg_21 [1/1] 0.00ns
:8  br i1 %tmp_290, label %9, label %._crit_edge402

ST_1: storemerge [1/1] 0.71ns
:0  %storemerge = select i1 %tmp_392, i3 -3, i3 1

ST_1: stg_23 [1/1] 1.07ns
:1  store i3 %storemerge, i3* @keyResizerState, align 1

ST_1: stg_24 [1/1] 0.00ns
._crit_edge401:0  br label %._crit_edge393

ST_1: tmp_s [1/1] 1.24ns
:0  %tmp_s = add i8 %keyResizerLength_V_load, -16

ST_1: stg_26 [1/1] 0.89ns
:1  store i8 %tmp_s, i8* @keyResizerLength_V, align 1

ST_1: tmp_285 [1/1] 1.34ns
:5  %tmp_285 = icmp eq i8 %tmp_s, 0

ST_1: storemerge5 [1/1] 0.71ns
:6  %storemerge5 = select i1 %tmp_285, i3 0, i3 -4

ST_1: stg_29 [1/1] 1.07ns
:7  store i3 %storemerge5, i3* @keyResizerState, align 1

ST_1: stg_30 [1/1] 0.00ns
:8  br label %._crit_edge393

ST_1: tmp_64 [1/1] 0.00ns
:0  %tmp_64 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_32 [1/1] 0.00ns
:1  br i1 %tmp_64, label %_ifconv1, label %._crit_edge399

ST_1: tmp_288 [1/1] 1.24ns
_ifconv1:0  %tmp_288 = add i8 -16, %keyResizerLength_V_load

ST_1: stg_34 [1/1] 0.89ns
_ifconv1:1  store i8 %tmp_288, i8* @keyResizerLength_V, align 1

ST_1: tmp_2 [1/1] 2.91ns
_ifconv1:3  %tmp_2 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_42 [1/1] 0.00ns
_ifconv1:4  %p_Val2_42 = trunc i130 %tmp_2 to i128

ST_1: stg_37 [1/1] 0.89ns
_ifconv1:5  store i128 %p_Val2_42, i128* @tempInput_data_V, align 16

ST_1: tmp_389 [1/1] 0.00ns
_ifconv1:6  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_2, i32 129)

ST_1: tmp_390 [1/1] 0.00ns
_ifconv1:7  %tmp_390 = trunc i130 %tmp_2 to i32

ST_1: tmp_289 [1/1] 1.34ns
_ifconv1:11  %tmp_289 = icmp ugt i8 %tmp_288, 4

ST_1: storemerge8 [1/1] 0.71ns
_ifconv1:12  %storemerge8 = select i1 %tmp_389, i3 -1, i3 3

ST_1: storemerge9 [1/1] 0.71ns
_ifconv1:13  %storemerge9 = select i1 %tmp_289, i3 %storemerge8, i3 0

ST_1: stg_43 [1/1] 1.07ns
_ifconv1:14  store i3 %storemerge9, i3* @keyResizerState, align 1

ST_1: stg_44 [1/1] 0.00ns
._crit_edge399:0  br label %._crit_edge393

ST_1: tmp_63 [1/1] 0.00ns
:0  %tmp_63 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:1  br i1 %tmp_63, label %_ifconv, label %._crit_edge397

ST_1: tmp_286 [1/1] 1.24ns
_ifconv:0  %tmp_286 = add i8 -16, %keyResizerLength_V_load

ST_1: stg_48 [1/1] 0.89ns
_ifconv:1  store i8 %tmp_286, i8* @keyResizerLength_V, align 1

ST_1: tmp_1 [1/1] 2.91ns
_ifconv:3  %tmp_1 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_41 [1/1] 0.00ns
_ifconv:4  %p_Val2_41 = trunc i130 %tmp_1 to i128

ST_1: stg_51 [1/1] 0.89ns
_ifconv:5  store i128 %p_Val2_41, i128* @tempInput_data_V, align 16

ST_1: tmp_386 [1/1] 0.00ns
_ifconv:6  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp_1, i32 129)

ST_1: tmp_387 [1/1] 0.00ns
_ifconv:7  %tmp_387 = trunc i130 %tmp_1 to i64

ST_1: tmp_287 [1/1] 1.34ns
_ifconv:11  %tmp_287 = icmp ugt i8 %tmp_286, 8

ST_1: storemerge6 [1/1] 0.71ns
_ifconv:12  %storemerge6 = select i1 %tmp_386, i3 -2, i3 2

ST_1: storemerge7 [1/1] 0.71ns
_ifconv:13  %storemerge7 = select i1 %tmp_287, i3 %storemerge6, i3 0

ST_1: stg_57 [1/1] 1.07ns
_ifconv:14  store i3 %storemerge7, i3* @keyResizerState, align 1

ST_1: stg_58 [1/1] 0.00ns
._crit_edge397:0  br label %._crit_edge393

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* @in2hashKeyLength_V_V, i32 1) nounwind

ST_1: stg_60 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge394

ST_1: tmp_66 [1/1] 0.00ns
:0  %tmp_66 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i130P(i130* @in2hash_V, i32 1) nounwind

ST_1: stg_62 [1/1] 0.00ns
:1  br i1 %tmp_66, label %2, label %._crit_edge394

ST_1: tmp_V_96 [1/1] 2.91ns
:0  %tmp_V_96 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @in2hashKeyLength_V_V) nounwind

ST_1: stg_64 [1/1] 0.89ns
:1  store i8 %tmp_V_96, i8* @keyResizerLength_V, align 1

ST_1: tmp90 [1/1] 2.91ns
:2  %tmp90 = call i130 @_ssdm_op_Read.ap_fifo.volatile.i130P(i130* @in2hash_V) nounwind

ST_1: p_Val2_44 [1/1] 0.00ns
:3  %p_Val2_44 = trunc i130 %tmp90 to i128

ST_1: stg_67 [1/1] 0.89ns
:4  store i128 %p_Val2_44, i128* @tempInput_data_V, align 16

ST_1: tmp_395 [1/1] 0.00ns
:5  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i130.i32(i130 %tmp90, i32 129)

ST_1: tmp_V_97 [1/1] 0.00ns
:9  %tmp_V_97 = trunc i130 %tmp90 to i96

ST_1: tmp_291 [1/1] 1.34ns
:12  %tmp_291 = icmp ugt i8 %tmp_V_96, 12

ST_1: stg_71 [1/1] 0.00ns
:13  br i1 %tmp_291, label %3, label %._crit_edge396

ST_1: storemerge1 [1/1] 0.71ns
:0  %storemerge1 = select i1 %tmp_395, i3 -3, i3 1

ST_1: stg_73 [1/1] 1.07ns
:1  store i3 %storemerge1, i3* @keyResizerState, align 1

ST_1: stg_74 [1/1] 0.00ns
._crit_edge394:0  br label %._crit_edge393


 <State 2>: 2.91ns
ST_2: stg_75 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedInitValue_V, [8 x i8]* @str1730, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1731, [1 x i8]* @str1731, [8 x i8]* @str1730)

ST_2: stg_76 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* @resizedKeyLength_V, [8 x i8]* @str1726, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1727, [1 x i8]* @str1727, [8 x i8]* @str1726)

ST_2: stg_77 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i96* @resizedKey_V_V, [8 x i8]* @str1722, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1723, [1 x i8]* @str1723, [8 x i8]* @str1722)

ST_2: stg_78 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i8* @in2hashKeyLength_V_V, [8 x i8]* @str1606, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1607, [1 x i8]* @str1607, [8 x i8]* @str1606)

ST_2: stg_79 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1602, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1603, [1 x i8]* @str1603, [8 x i8]* @str1602) nounwind

ST_2: stg_80 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1598, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1599, [1 x i8]* @str1599, [8 x i8]* @str1598) nounwind

ST_2: stg_81 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1595, [1 x i8]* @str1595, [8 x i8]* @str1594) nounwind

ST_2: stg_82 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1309, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str308, [1 x i8]* @p_str308) nounwind

ST_2: stg_83 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str308) nounwind

ST_2: p_Val2_40 [1/1] 0.00ns
codeRepl:12  %p_Val2_40 = load i96* @resizedKeyOutput_V, align 8

ST_2: tmp_V_92 [1/1] 0.00ns
:0  %tmp_V_92 = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 127)

ST_2: stg_86 [1/1] 1.07ns
:1  store i96 %tmp_V_92, i96* @resizedKeyOutput_V, align 8

ST_2: stg_87 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_92) nounwind

ST_2: p_Result_20 [1/1] 0.00ns
:0  %p_Result_20 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

ST_2: p_Result_61 [1/1] 0.00ns
:1  %p_Result_61 = call i96 @llvm.part.set.i96.i64(i96 %p_Val2_40, i64 %p_Result_20, i32 0, i32 63)

ST_2: stg_90 [1/1] 1.07ns
:2  store i96 %p_Result_61, i96* @resizedKeyOutput_V, align 8

ST_2: stg_91 [1/1] 2.91ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_61) nounwind

ST_2: p_Result_s_95 [1/1] 0.00ns
:0  %p_Result_s_95 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

ST_2: p_Result_60 [1/1] 0.00ns
:1  %p_Result_60 = call i96 @llvm.part.set.i96.i32(i96 %p_Val2_40, i32 %p_Result_s_95, i32 0, i32 31)

ST_2: stg_94 [1/1] 1.07ns
:2  store i96 %p_Result_60, i96* @resizedKeyOutput_V, align 8

ST_2: stg_95 [1/1] 2.91ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_60) nounwind

ST_2: stg_96 [1/1] 1.07ns
:5  store i96 %tmp_V_95, i96* @resizedKeyOutput_V, align 8

ST_2: stg_97 [1/1] 2.91ns
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_95) nounwind

ST_2: stg_98 [1/1] 0.00ns
:2  br label %._crit_edge402

ST_2: stg_99 [1/1] 0.00ns
._crit_edge402:0  br label %._crit_edge401

ST_2: tmp_V [1/1] 0.00ns
:2  %tmp_V = call i96 @_ssdm_op_PartSelect.i96.i128.i32.i32(i128 %p_Val2_s, i32 32, i32 127)

ST_2: stg_101 [1/1] 1.07ns
:3  store i96 %tmp_V, i96* @resizedKeyOutput_V, align 8

ST_2: stg_102 [1/1] 2.91ns
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V) nounwind

ST_2: p_Result_22 [1/1] 0.00ns
_ifconv1:2  %p_Result_22 = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

ST_2: p_Result_59 [1/1] 0.00ns
_ifconv1:8  %p_Result_59 = call i96 @_ssdm_op_BitConcatenate.i96.i32.i64(i32 %tmp_390, i64 %p_Result_22)

ST_2: stg_105 [1/1] 1.07ns
_ifconv1:9  store i96 %p_Result_59, i96* @resizedKeyOutput_V, align 8

ST_2: stg_106 [1/1] 2.91ns
_ifconv1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_59) nounwind

ST_2: stg_107 [1/1] 0.00ns
_ifconv1:15  br label %._crit_edge399

ST_2: p_Result_21 [1/1] 0.00ns
_ifconv:2  %p_Result_21 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %p_Val2_s, i32 96, i32 127)

ST_2: p_Result_s [1/1] 0.00ns
_ifconv:8  %p_Result_s = call i96 @_ssdm_op_BitConcatenate.i96.i64.i32(i64 %tmp_387, i32 %p_Result_21)

ST_2: stg_110 [1/1] 1.07ns
_ifconv:9  store i96 %p_Result_s, i96* @resizedKeyOutput_V, align 8

ST_2: stg_111 [1/1] 2.91ns
_ifconv:10  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %p_Result_s) nounwind

ST_2: stg_112 [1/1] 0.00ns
_ifconv:15  br label %._crit_edge397

ST_2: tmp_67 [1/1] 0.00ns
:6  %tmp_67 = zext i8 %tmp_V_96 to i32

ST_2: stg_114 [1/1] 2.91ns
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @resizedKeyLength_V, i32 %tmp_67) nounwind

ST_2: stg_115 [1/1] 2.91ns
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @resizedInitValue_V, i32 13) nounwind

ST_2: stg_116 [1/1] 1.07ns
:10  store i96 %tmp_V_97, i96* @resizedKeyOutput_V, align 8

ST_2: stg_117 [1/1] 2.91ns
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i96P(i96* @resizedKey_V_V, i96 %tmp_V_97) nounwind

ST_2: stg_118 [1/1] 0.00ns
:2  br label %._crit_edge396

ST_2: stg_119 [1/1] 0.00ns
._crit_edge396:0  br label %._crit_edge394

ST_2: stg_120 [1/1] 0.00ns
._crit_edge393:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
