[INFO]: Current run directory is /openlane/designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis...
[INFO]: Running Single-Corner Static Timing Analysis...
[INFO]: Running Initial Floorplanning...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 300.84, CORE_HEIGHT to 299.2.
[INFO]: Running IO Placement...
[INFO]: Performing Manual Macro Placement...
[INFO]: Running Tap/Decap Insertion...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN...
[INFO]: Running Global Placement...
[INFO]: Running Placement Resizer Design Optimizations...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Placement...
[INFO]: Running Placement Resizer Timing Optimizations...
[INFO]: Writing Verilog...
[INFO]: Routing...
[INFO]: Skipping Global Routing Resizer Timing Optimizations.
[INFO]: Running Detailed Placement...
[INFO]: Running Fill Insertion...
[INFO]: Running Global Routing...
[INFO]: Writing Verilog...
[INFO]: Running Detailed Routing...
[INFO]: No DRC violations after detailed routing.
[INFO]: Writing Verilog...
[INFO]: Running parasitics-based static timing analysis...
[INFO]: Running SPEF Extraction at the min process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner...
[INFO]: Running SPEF Extraction at the max process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner...
[INFO]: Running SPEF Extraction at the nom process corner...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDS-II with Magic...
[INFO]: Generating MAGLEF views...
[INFO]: Streaming out GDS-II with Klayout...
[INFO]: Running XOR on the layouts using Klayout...
[INFO]: Running Magic Spice Export from LEF...
[INFO]: Writing Powered Verilog...
[INFO]: Writing Verilog...
[INFO]: Running LEF LVS...
[INFO]: Running Magic DRC...
[INFO]: Converting Magic DRC Violations to Magic Readable Format...
[INFO]: Converting Magic DRC Violations to Klayout XML Database...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Running Antenna Checks...
[INFO]: Running OpenROAD Antenna Rule Checker...
[INFO]: Your design contains macros, which is not supported by the current integration of CVC. So CVC won't run, however CVC is just a check so it's not critical to your design.
[INFO]: Saving current set of views in 'designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/manual_macro_placement_test/runs/RUN_2022.06.24_18.18.23/reports/metrics.csv'.
[INFO]: There are no max slew violations in the design at the typical corner.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
