---
title: ASIC ç¼–è¯‘å™¨æŠ€æœ¯
weight: 4
next: asic-compiler/introduction
---

# ASIC ç¼–è¯‘å™¨æŠ€æœ¯

ASIC (Application-Specific Integrated Circuit) ç¼–è¯‘å™¨ä¸“æ³¨äºä¸ºç‰¹å®šåº”ç”¨è®¾è®¡çš„é›†æˆç”µè·¯ç”Ÿæˆä¼˜åŒ–ä»£ç ã€‚æœ¬ç« èŠ‚æ¶µç›–é«˜å±‚æ¬¡ç»¼åˆ(HLS)ã€é¢†åŸŸç‰¹å®šæ¶æ„(DSA)ç¼–è¯‘å™¨è®¾è®¡ç­‰æ ¸å¿ƒæŠ€æœ¯ã€‚

## ğŸ“‹ ç« èŠ‚æ¦‚è§ˆ

{{< cards >}}
  {{< card link="asic-compiler/introduction" title="ASICç¼–è¯‘å™¨ç®€ä»‹" icon="chip" subtitle="ä¸“ç”¨èŠ¯ç‰‡ç¼–è¯‘åŸºç¡€" >}}
  {{< card link="asic-compiler/hls" title="é«˜å±‚æ¬¡ç»¼åˆ" icon="cube" subtitle="HLS è®¾è®¡ä¸å®ç°" >}}
  {{< card link="asic-compiler/dsa" title="é¢†åŸŸç‰¹å®šæ¶æ„" icon="chip" subtitle="DSA ç¼–è¯‘å™¨è®¾è®¡" >}}
  {{< card link="asic-compiler/scheduling" title="è°ƒåº¦ä¸ä¼˜åŒ–" icon="fire" subtitle="èµ„æºè°ƒåº¦ä¸æµæ°´çº¿" >}}
  {{< card link="asic-compiler/verification" title="éªŒè¯ä¸æµ‹è¯•" icon="check-circle" subtitle="è®¾è®¡éªŒè¯æ–¹æ³•" >}}
  {{< card link="asic-compiler/case-studies" title="æ¡ˆä¾‹ç ”ç©¶" icon="academic-cap" subtitle="å®é™…é¡¹ç›®åˆ†æ" >}}
{{< /cards >}}

## ğŸ¯ å­¦ä¹ ç›®æ ‡

é€šè¿‡æœ¬ç« èŠ‚çš„å­¦ä¹ ï¼Œä½ å°†æŒæ¡ï¼š

- **HLS åŸç†**: ç†è§£é«˜å±‚æ¬¡ç»¼åˆçš„åŸºæœ¬æ¦‚å¿µå’Œæµç¨‹
- **DSA è®¾è®¡**: å­¦ä¼šè®¾è®¡é¢†åŸŸç‰¹å®šçš„å¤„ç†å™¨æ¶æ„
- **ç¼–è¯‘å™¨åç«¯**: æŒæ¡ASICç¼–è¯‘å™¨åç«¯çš„å®ç°æŠ€æœ¯
- **æ€§èƒ½ä¼˜åŒ–**: äº†è§£ASICè®¾è®¡ä¸­çš„æ€§èƒ½ä¼˜åŒ–ç­–ç•¥
- **éªŒè¯æ–¹æ³•**: å­¦ä¹ ASICè®¾è®¡çš„éªŒè¯å’Œæµ‹è¯•æ–¹æ³•

## ğŸ—ï¸ ASIC ç¼–è¯‘å™¨æ¶æ„

### é«˜å±‚æ¬¡ç»¼åˆæµç¨‹
```
C/C++/SystemC  â†’  [å‰ç«¯]  â†’  IR  â†’  [è°ƒåº¦]  â†’  RTL  â†’  [ç»¼åˆ]  â†’  ç½‘è¡¨
      â†“              â†“        â†“        â†“        â†“         â†“        â†“
   é«˜çº§è¯­è¨€      è¯­æ³•åˆ†æ   ä¸­é—´è¡¨ç¤º   èµ„æºè°ƒåº¦   å¯„å­˜å™¨ä¼ è¾“çº§   é€»è¾‘ç»¼åˆ   é—¨çº§ç½‘è¡¨
```

### DSA ç¼–è¯‘å™¨æµç¨‹
```
é¢†åŸŸè¯­è¨€  â†’  [DSLç¼–è¯‘å™¨]  â†’  æŒ‡ä»¤åºåˆ—  â†’  [æŒ‡ä»¤è°ƒåº¦]  â†’  æœºå™¨ç 
    â†“            â†“             â†“            â†“           â†“
  DSLä»£ç      è¯­ä¹‰åˆ†æ      ä¸­é—´æŒ‡ä»¤     ä¼˜åŒ–è°ƒåº¦     ç›®æ ‡ä»£ç 
```

### å…¸å‹çš„ HLS å·¥å…·é“¾
```
Vivado HLS / Vitis HLS (Xilinx)
â”œâ”€â”€ C/C++ å‰ç«¯
â”œâ”€â”€ æ•°æ®æµåˆ†æ
â”œâ”€â”€ è°ƒåº¦å™¨
â”œâ”€â”€ ç»‘å®šå™¨
â””â”€â”€ RTL ç”Ÿæˆå™¨

Catapult HLS (Siemens)
â”œâ”€â”€ SystemC å‰ç«¯  
â”œâ”€â”€ è¡Œä¸ºç»¼åˆ
â”œâ”€â”€ æ¥å£ç»¼åˆ
â””â”€â”€ éªŒè¯ç¯å¢ƒ

Intel HLS Compiler
â”œâ”€â”€ C++ å‰ç«¯
â”œâ”€â”€ LLVM ä¼˜åŒ–
â”œâ”€â”€ è°ƒåº¦ä¸ç»‘å®š
â””â”€â”€ Verilog ç”Ÿæˆ
```

## ğŸ”§ å¼€å‘ç¯å¢ƒæ­å»º

### Xilinx Vitis HLS
```bash
# ä¸‹è½½å¹¶å®‰è£… Vitis
# ä» Xilinx å®˜ç½‘ä¸‹è½½ Vitis ç»Ÿä¸€è½¯ä»¶å¹³å°

# è®¾ç½®ç¯å¢ƒå˜é‡
source /tools/Xilinx/Vitis/2023.1/settings64.sh

# éªŒè¯å®‰è£…
vitis_hls -version
```

### Intel HLS Compiler
```bash
# å®‰è£… Intel oneAPI
wget https://registrationcenter-download.intel.com/akdlm/irc_nas/18673/l_BaseKit_p_2022.2.0.262_offline.sh
sudo sh l_BaseKit_p_2022.2.0.262_offline.sh

# è®¾ç½®ç¯å¢ƒ
source /opt/intel/oneapi/setvars.sh

# éªŒè¯å®‰è£…
i++ --version
```

### å¼€æº HLS å·¥å…·
```bash
# å®‰è£… LegUp HLS
git clone https://github.com/legup-hls/legup-4.0.git
cd legup-4.0
make

# å®‰è£… GAUT HLS
git clone https://github.com/gaut-hls/gaut.git
cd gaut
make install
```

## ğŸ’» ç¬¬ä¸€ä¸ª HLS ç¨‹åº

### çŸ©é˜µä¹˜æ³•ç¤ºä¾‹
```cpp
// matrix_mult.cpp
#include <ap_int.h>
#include <hls_stream.h>

#define SIZE 8
typedef ap_int<16> data_t;

void matrix_mult(
    data_t A[SIZE][SIZE],
    data_t B[SIZE][SIZE], 
    data_t C[SIZE][SIZE]
) {
#pragma HLS INTERFACE m_axi port=A offset=slave bundle=gmem0
#pragma HLS INTERFACE m_axi port=B offset=slave bundle=gmem1  
#pragma HLS INTERFACE m_axi port=C offset=slave bundle=gmem2
#pragma HLS INTERFACE s_axilite port=return

    // çŸ©é˜µä¹˜æ³•è®¡ç®—
    Row: for(int i = 0; i < SIZE; i++) {
#pragma HLS LOOP_TRIPCOUNT min=8 max=8
        Col: for(int j = 0; j < SIZE; j++) {
#pragma HLS LOOP_TRIPCOUNT min=8 max=8
#pragma HLS PIPELINE II=1
            data_t sum = 0;
            Product: for(int k = 0; k < SIZE; k++) {
#pragma HLS LOOP_TRIPCOUNT min=8 max=8
                sum += A[i][k] * B[k][j];
            }
            C[i][j] = sum;
        }
    }
}
```

### HLS ä¼˜åŒ–æŒ‡ä»¤
```cpp
// æµæ°´çº¿ä¼˜åŒ–
#pragma HLS PIPELINE II=1

// å¾ªç¯å±•å¼€
#pragma HLS UNROLL factor=4

// æ•°ç»„åˆ†å‰²
#pragma HLS ARRAY_PARTITION variable=A complete dim=2

// æ•°æ®æµä¼˜åŒ–
#pragma HLS DATAFLOW

// æ¥å£ä¼˜åŒ–
#pragma HLS INTERFACE m_axi port=data offset=slave bundle=gmem
#pragma HLS INTERFACE s_axilite port=return
```

### TCL è„šæœ¬
```tcl
# run_hls.tcl
open_project matrix_mult_proj
set_top matrix_mult
add_files matrix_mult.cpp
open_solution "solution1"
set_part {xcvu9p-flga2104-2-i}
create_clock -period 10 -name default

# è¿è¡Œ C ä»¿çœŸ
csim_design

# è¿è¡Œç»¼åˆ
csynth_design

# è¿è¡Œ C/RTL ååŒä»¿çœŸ
cosim_design

# å¯¼å‡º RTL
export_design -format ip_catalog

exit
```

### è¿è¡Œ HLS
```bash
# å‘½ä»¤è¡Œè¿è¡Œ
vitis_hls run_hls.tcl

# æŸ¥çœ‹æŠ¥å‘Š
cat matrix_mult_proj/solution1/syn/report/matrix_mult_csynth.rpt

# æŸ¥çœ‹ç”Ÿæˆçš„ RTL
ls matrix_mult_proj/solution1/syn/verilog/
```

## ğŸš€ HLS ä¼˜åŒ–æŠ€æœ¯

### 1. å¾ªç¯ä¼˜åŒ–
```cpp
// å¾ªç¯æµæ°´çº¿
for(int i = 0; i < N; i++) {
#pragma HLS PIPELINE II=1
    // å¾ªç¯ä½“
}

// å¾ªç¯å±•å¼€
for(int i = 0; i < N; i++) {
#pragma HLS UNROLL factor=4
    // å¾ªç¯ä½“
}

// å¾ªç¯åˆå¹¶
for(int i = 0; i < N; i++) {
    for(int j = 0; j < M; j++) {
#pragma HLS LOOP_FLATTEN
        // å¾ªç¯ä½“
    }
}
```

### 2. å†…å­˜ä¼˜åŒ–
```cpp
// æ•°ç»„åˆ†å‰²
int array[1024];
#pragma HLS ARRAY_PARTITION variable=array complete

// æ•°ç»„é‡å¡‘
int matrix[32][32];
#pragma HLS ARRAY_RESHAPE variable=matrix complete dim=2

// åŒç«¯å£ RAM
int buffer[SIZE];
#pragma HLS RESOURCE variable=buffer core=RAM_2P_BRAM
```

### 3. æ•°æ®æµä¼˜åŒ–
```cpp
void top_function(int *in, int *out) {
#pragma HLS DATAFLOW
    
    hls::stream<int> s1, s2;
    
    stage1(in, s1);
    stage2(s1, s2);
    stage3(s2, out);
}
```

## ğŸ“Š æ€§èƒ½åˆ†æ

### èµ„æºåˆ©ç”¨ç‡æŠ¥å‘Š
```
================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------+-------+-------+--------+-------+-----+
|   Name    | BRAM  |  DSP  |   FF   |  LUT  | URAM|
+-----------+-------+-------+--------+-------+-----+
|DSP        |   -   |   64  |    -   |   -   |  -  |
|Expression |   -   |   -   |    0   |  156  |  -  |
|FIFO       |   -   |   -   |    -   |   -   |  -  |
|Instance   |   -   |   -   |    -   |   -   |  -  |
|Memory     |   8   |   -   |    0   |   0   |  -  |
|Multiplexer|   -   |   -   |    -   |  72   |  -  |
|Register   |   -   |   -   |  423   |   -   |  -  |
+-----------+-------+-------+--------+-------+-----+
|Total      |   8   |   64  |  423   |  228  |  0  |
+-----------+-------+-------+--------+-------+-----+
```

### æ—¶åºåˆ†ææŠ¥å‘Š
```
================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      513|      513|  5.130 us|  5.130 us|  514|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+
```

## ğŸ”¬ DSA ç¼–è¯‘å™¨è®¾è®¡

### æŒ‡ä»¤é›†æ¶æ„å®šä¹‰
```cpp
// dsa_isa.h
enum OpCode {
    OP_ADD = 0x01,
    OP_MUL = 0x02,
    OP_MAC = 0x03,  // Multiply-Accumulate
    OP_LOAD = 0x10,
    OP_STORE = 0x11,
    OP_BRANCH = 0x20
};

struct Instruction {
    OpCode opcode : 8;
    uint8_t dst : 8;
    uint8_t src1 : 8;
    uint8_t src2 : 8;
    uint32_t immediate;
};
```

### ç¼–è¯‘å™¨åç«¯å®ç°
```cpp
// dsa_backend.cpp
class DSABackend {
public:
    void generateCode(const IR& ir) {
        for (const auto& node : ir.nodes) {
            switch (node.type) {
                case IR::ADD:
                    emitAdd(node.dst, node.src1, node.src2);
                    break;
                case IR::MUL:
                    emitMul(node.dst, node.src1, node.src2);
                    break;
                case IR::LOAD:
                    emitLoad(node.dst, node.addr);
                    break;
            }
        }
    }
    
private:
    void emitAdd(int dst, int src1, int src2) {
        Instruction inst;
        inst.opcode = OP_ADD;
        inst.dst = dst;
        inst.src1 = src1;
        inst.src2 = src2;
        instructions.push_back(inst);
    }
    
    std::vector<Instruction> instructions;
};
```

## ğŸ”— ç›¸å…³èµ„æº

- [Xilinx Vitis HLS ç”¨æˆ·æŒ‡å—](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2023_1/ug1399-vitis-hls.pdf)
- [Intel HLS ç¼–è¯‘å™¨æ–‡æ¡£](https://www.intel.com/content/www/us/en/docs/programmable/683152/current/intel-hls-compiler-reference-manual.html)
- [é«˜å±‚æ¬¡ç»¼åˆæ•™ç¨‹](https://github.com/Xilinx/HLS-Tiny-Tutorials)
- [SystemC å»ºæ¨¡æŒ‡å—](https://www.accellera.org/downloads/standards/systemc)
- [ASIC è®¾è®¡æµç¨‹](https://www.synopsys.com/implementation-and-signoff.html)