
21_Counting_sempahore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062d0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08006470  08006470  00016470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006588  08006588  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006588  08006588  00016588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006590  08006590  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006590  08006590  00016590  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006594  08006594  00016594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006598  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a20  20000074  0800660c  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a94  0800660c  00024a94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cef3  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039af  00000000  00000000  0003cf97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  00040948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001398  00000000  00000000  00041e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f5f  00000000  00000000  000431d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016ef2  00000000  00000000  0005c12f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009920f  00000000  00000000  00073021  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010c230  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee8  00000000  00000000  0010c284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006458 	.word	0x08006458

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006458 	.word	0x08006458

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <adc_init>:
#include "stm32f4xx_hal.h"

void adc_init(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= (1<<0); // for enabling the GPIOA pin 0 for ADC pin. 0x00000001 = 0B
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <adc_init+0x4c>)
 800057e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000580:	4a10      	ldr	r2, [pc, #64]	; (80005c4 <adc_init+0x4c>)
 8000582:	f043 0301 	orr.w	r3, r3, #1
 8000586:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->APB2ENR |= (1<<8); // setting the 8th bit for enabling the ADC.
 8000588:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <adc_init+0x4c>)
 800058a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800058c:	4a0d      	ldr	r2, [pc, #52]	; (80005c4 <adc_init+0x4c>)
 800058e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000592:	6453      	str	r3, [r2, #68]	; 0x44
	GPIOA->MODER |= 0xC;    // for setting the mode register for GPIOA pin 0. for analog mode.
 8000594:	4b0c      	ldr	r3, [pc, #48]	; (80005c8 <adc_init+0x50>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0b      	ldr	r2, [pc, #44]	; (80005c8 <adc_init+0x50>)
 800059a:	f043 030c 	orr.w	r3, r3, #12
 800059e:	6013      	str	r3, [r2, #0]

	ADC1->CR2 = 0; 			// SW trigger (software trigger)
 80005a0:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <adc_init+0x54>)
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
	ADC1->SQR3 = 1;			// conversion sequence starts at ch 1  -> single channel
 80005a6:	4b09      	ldr	r3, [pc, #36]	; (80005cc <adc_init+0x54>)
 80005a8:	2201      	movs	r2, #1
 80005aa:	635a      	str	r2, [r3, #52]	; 0x34
	ADC1->SQR1 = 0;			// conversion sequence length 1
 80005ac:	4b07      	ldr	r3, [pc, #28]	; (80005cc <adc_init+0x54>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->CR2 = 1;			// enable ADC1
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <adc_init+0x54>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	609a      	str	r2, [r3, #8]
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40023800 	.word	0x40023800
 80005c8:	40020000 	.word	0x40020000
 80005cc:	40012000 	.word	0x40012000

080005d0 <read_analog_sensor>:


uint32_t read_analog_sensor(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
	ADC1->CR2 |= (1<<30);	// start conversion on regular channels.
 80005d4:	4b09      	ldr	r3, [pc, #36]	; (80005fc <read_analog_sensor+0x2c>)
 80005d6:	689b      	ldr	r3, [r3, #8]
 80005d8:	4a08      	ldr	r2, [pc, #32]	; (80005fc <read_analog_sensor+0x2c>)
 80005da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80005de:	6093      	str	r3, [r2, #8]
	while(!(ADC1->SR & 2)){}	// check for the status register whether End of conversion is set or not.
 80005e0:	bf00      	nop
 80005e2:	4b06      	ldr	r3, [pc, #24]	; (80005fc <read_analog_sensor+0x2c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d0f9      	beq.n	80005e2 <read_analog_sensor+0x12>
	return ADC1->DR;		// return results.
 80005ee:	4b03      	ldr	r3, [pc, #12]	; (80005fc <read_analog_sensor+0x2c>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	40012000 	.word	0x40012000

08000600 <gpio_init>:
	NVIC_EnableIRQ(EXTI15_10_IRQn);
}


void gpio_init(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= 4; 				// Enable GPIOC clock
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <gpio_init+0x1c>)
 8000606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000608:	4a04      	ldr	r2, [pc, #16]	; (800061c <gpio_init+0x1c>)
 800060a:	f043 0304 	orr.w	r3, r3, #4
 800060e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	40023800 	.word	0x40023800

08000620 <read_digital_sensor>:

uint8_t read_digital_sensor(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
	if( GPIOC->IDR & 0x2000)     // 0x2000  => 0b 0010 0000 0000 0000 => 13th bit (check for set or reset)
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <read_digital_sensor+0x20>)
 8000626:	691b      	ldr	r3, [r3, #16]
 8000628:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <read_digital_sensor+0x14>
	{
		return 1;
 8000630:	2301      	movs	r3, #1
 8000632:	e000      	b.n	8000636 <read_digital_sensor+0x16>
	}
	else
	{
		return 0;
 8000634:	2300      	movs	r3, #0
	}
}
 8000636:	4618      	mov	r0, r3
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	40020800 	.word	0x40020800

08000644 <main>:
uint32_t sensor_value;

SemaphoreHandle_t xSerialSemaphore;

int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af02      	add	r7, sp, #8
  HAL_Init();
 800064a:	f000 fb7b 	bl	8000d44 <HAL_Init>
  SystemClock_Config();
 800064e:	f000 f885 	bl	800075c <SystemClock_Config>
  MX_GPIO_Init();
 8000652:	f000 f8ef 	bl	8000834 <MX_GPIO_Init>
  MX_USART2_UART_TX_Init();
 8000656:	f000 fb15 	bl	8000c84 <MX_USART2_UART_TX_Init>



  //xSerialSemaphore = xSemaphoreCreateCounting(10,0);  // it denotes 10 keys, and also it doesnt need sempahore to give before taking

  xSerialSemaphore = xSemaphoreCreateCounting(1,1);
 800065a:	2101      	movs	r1, #1
 800065c:	2001      	movs	r0, #1
 800065e:	f002 faa4 	bl	8002baa <xQueueCreateCountingSemaphore>
 8000662:	4603      	mov	r3, r0
 8000664:	4a0c      	ldr	r2, [pc, #48]	; (8000698 <main+0x54>)
 8000666:	6013      	str	r3, [r2, #0]

  xTaskCreate(digital_sensor_tsk,
 8000668:	2300      	movs	r3, #0
 800066a:	9301      	str	r3, [sp, #4]
 800066c:	2302      	movs	r3, #2
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	2300      	movs	r3, #0
 8000672:	2280      	movs	r2, #128	; 0x80
 8000674:	4909      	ldr	r1, [pc, #36]	; (800069c <main+0x58>)
 8000676:	480a      	ldr	r0, [pc, #40]	; (80006a0 <main+0x5c>)
 8000678:	f003 f833 	bl	80036e2 <xTaskCreate>
		  	  128,
			  NULL,
			  2,
			  NULL);

  xTaskCreate(analog_sensor_tsk,
 800067c:	2300      	movs	r3, #0
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2301      	movs	r3, #1
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2300      	movs	r3, #0
 8000686:	2280      	movs	r2, #128	; 0x80
 8000688:	4906      	ldr	r1, [pc, #24]	; (80006a4 <main+0x60>)
 800068a:	4807      	ldr	r0, [pc, #28]	; (80006a8 <main+0x64>)
 800068c:	f003 f829 	bl	80036e2 <xTaskCreate>
			  1,
			  NULL);

  //xSemaphoreGive(xSerialSemaphore);

  vTaskStartScheduler();
 8000690:	f003 f9a0 	bl	80039d4 <vTaskStartScheduler>

  while (1)
 8000694:	e7fe      	b.n	8000694 <main+0x50>
 8000696:	bf00      	nop
 8000698:	200049a8 	.word	0x200049a8
 800069c:	08006470 	.word	0x08006470
 80006a0:	080006ad 	.word	0x080006ad
 80006a4:	0800647c 	.word	0x0800647c
 80006a8:	08000705 	.word	0x08000705

080006ac <digital_sensor_tsk>:
  }
}


void digital_sensor_tsk(void *pvParams)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
	gpio_init();
 80006b4:	f7ff ffa4 	bl	8000600 <gpio_init>
	while(1)
	{
		btn_state = read_digital_sensor();
 80006b8:	f7ff ffb2 	bl	8000620 <read_digital_sensor>
 80006bc:	4603      	mov	r3, r0
 80006be:	461a      	mov	r2, r3
 80006c0:	4b0d      	ldr	r3, [pc, #52]	; (80006f8 <digital_sensor_tsk+0x4c>)
 80006c2:	701a      	strb	r2, [r3, #0]

		// see if we can obtain or "Take" the serial semaphore.
		// If the semaphore is not avaialble, wait 5 tick of the scheduler to see if it becomes free.
		if(xSemaphoreTake(xSerialSemaphore, (TickType_t ) 5) == pdTRUE)
 80006c4:	4b0d      	ldr	r3, [pc, #52]	; (80006fc <digital_sensor_tsk+0x50>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2105      	movs	r1, #5
 80006ca:	4618      	mov	r0, r3
 80006cc:	f002 fd1a 	bl	8003104 <xQueueSemaphoreTake>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b01      	cmp	r3, #1
 80006d4:	d10c      	bne.n	80006f0 <digital_sensor_tsk+0x44>
		{
			printf("This button state is :%d \n\r", btn_state);
 80006d6:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <digital_sensor_tsk+0x4c>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	4619      	mov	r1, r3
 80006dc:	4808      	ldr	r0, [pc, #32]	; (8000700 <digital_sensor_tsk+0x54>)
 80006de:	f004 ff65 	bl	80055ac <iprintf>
			xSemaphoreGive(xSerialSemaphore);  // now free or give the serial port to others.
 80006e2:	4b06      	ldr	r3, [pc, #24]	; (80006fc <digital_sensor_tsk+0x50>)
 80006e4:	6818      	ldr	r0, [r3, #0]
 80006e6:	2300      	movs	r3, #0
 80006e8:	2200      	movs	r2, #0
 80006ea:	2100      	movs	r1, #0
 80006ec:	f002 fa90 	bl	8002c10 <xQueueGenericSend>
		}
		vTaskDelay(1);
 80006f0:	2001      	movs	r0, #1
 80006f2:	f003 f93b 	bl	800396c <vTaskDelay>
		btn_state = read_digital_sensor();
 80006f6:	e7df      	b.n	80006b8 <digital_sensor_tsk+0xc>
 80006f8:	200049ac 	.word	0x200049ac
 80006fc:	200049a8 	.word	0x200049a8
 8000700:	08006488 	.word	0x08006488

08000704 <analog_sensor_tsk>:
	}
}


void analog_sensor_tsk(void *pvParams)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	adc_init();
 800070c:	f7ff ff34 	bl	8000578 <adc_init>
	while(1)
	{
		sensor_value = read_analog_sensor();
 8000710:	f7ff ff5e 	bl	80005d0 <read_analog_sensor>
 8000714:	4603      	mov	r3, r0
 8000716:	4a0e      	ldr	r2, [pc, #56]	; (8000750 <analog_sensor_tsk+0x4c>)
 8000718:	6013      	str	r3, [r2, #0]

		if(xSemaphoreTake(xSerialSemaphore, (TickType_t ) 5) == pdTRUE)
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <analog_sensor_tsk+0x50>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2105      	movs	r1, #5
 8000720:	4618      	mov	r0, r3
 8000722:	f002 fcef 	bl	8003104 <xQueueSemaphoreTake>
 8000726:	4603      	mov	r3, r0
 8000728:	2b01      	cmp	r3, #1
 800072a:	d10c      	bne.n	8000746 <analog_sensor_tsk+0x42>
		{
			printf("The sensor value is :%ld \n\r", sensor_value);
 800072c:	4b08      	ldr	r3, [pc, #32]	; (8000750 <analog_sensor_tsk+0x4c>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4619      	mov	r1, r3
 8000732:	4809      	ldr	r0, [pc, #36]	; (8000758 <analog_sensor_tsk+0x54>)
 8000734:	f004 ff3a 	bl	80055ac <iprintf>
			xSemaphoreGive(xSerialSemaphore);  // now free or give the serial port to others.
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <analog_sensor_tsk+0x50>)
 800073a:	6818      	ldr	r0, [r3, #0]
 800073c:	2300      	movs	r3, #0
 800073e:	2200      	movs	r2, #0
 8000740:	2100      	movs	r1, #0
 8000742:	f002 fa65 	bl	8002c10 <xQueueGenericSend>
		}
		vTaskDelay(1);
 8000746:	2001      	movs	r0, #1
 8000748:	f003 f910 	bl	800396c <vTaskDelay>
		sensor_value = read_analog_sensor();
 800074c:	e7e0      	b.n	8000710 <analog_sensor_tsk+0xc>
 800074e:	bf00      	nop
 8000750:	200049b0 	.word	0x200049b0
 8000754:	200049a8 	.word	0x200049a8
 8000758:	080064a4 	.word	0x080064a4

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b094      	sub	sp, #80	; 0x50
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	2230      	movs	r2, #48	; 0x30
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f004 ff16 	bl	800559c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000780:	2300      	movs	r3, #0
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	4b29      	ldr	r3, [pc, #164]	; (800082c <SystemClock_Config+0xd0>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000788:	4a28      	ldr	r2, [pc, #160]	; (800082c <SystemClock_Config+0xd0>)
 800078a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800078e:	6413      	str	r3, [r2, #64]	; 0x40
 8000790:	4b26      	ldr	r3, [pc, #152]	; (800082c <SystemClock_Config+0xd0>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	4b23      	ldr	r3, [pc, #140]	; (8000830 <SystemClock_Config+0xd4>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007a8:	4a21      	ldr	r2, [pc, #132]	; (8000830 <SystemClock_Config+0xd4>)
 80007aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007ae:	6013      	str	r3, [r2, #0]
 80007b0:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <SystemClock_Config+0xd4>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007bc:	2302      	movs	r3, #2
 80007be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007c0:	2301      	movs	r3, #1
 80007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c4:	2310      	movs	r3, #16
 80007c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c8:	2302      	movs	r3, #2
 80007ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007cc:	2300      	movs	r3, #0
 80007ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007d0:	2310      	movs	r3, #16
 80007d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007d4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007da:	2304      	movs	r3, #4
 80007dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007de:	2307      	movs	r3, #7
 80007e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e2:	f107 0320 	add.w	r3, r7, #32
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 fd6e 	bl	80012c8 <HAL_RCC_OscConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007f2:	f000 f89f 	bl	8000934 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f6:	230f      	movs	r3, #15
 80007f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fa:	2302      	movs	r3, #2
 80007fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000802:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000806:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800080c:	f107 030c 	add.w	r3, r7, #12
 8000810:	2102      	movs	r1, #2
 8000812:	4618      	mov	r0, r3
 8000814:	f000 ffd0 	bl	80017b8 <HAL_RCC_ClockConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800081e:	f000 f889 	bl	8000934 <Error_Handler>
  }
}
 8000822:	bf00      	nop
 8000824:	3750      	adds	r7, #80	; 0x50
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	; 0x28
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
 800084e:	4b2d      	ldr	r3, [pc, #180]	; (8000904 <MX_GPIO_Init+0xd0>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a2c      	ldr	r2, [pc, #176]	; (8000904 <MX_GPIO_Init+0xd0>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b2a      	ldr	r3, [pc, #168]	; (8000904 <MX_GPIO_Init+0xd0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	60fb      	str	r3, [r7, #12]
 800086a:	4b26      	ldr	r3, [pc, #152]	; (8000904 <MX_GPIO_Init+0xd0>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	4a25      	ldr	r2, [pc, #148]	; (8000904 <MX_GPIO_Init+0xd0>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000874:	6313      	str	r3, [r2, #48]	; 0x30
 8000876:	4b23      	ldr	r3, [pc, #140]	; (8000904 <MX_GPIO_Init+0xd0>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	4b1f      	ldr	r3, [pc, #124]	; (8000904 <MX_GPIO_Init+0xd0>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a1e      	ldr	r2, [pc, #120]	; (8000904 <MX_GPIO_Init+0xd0>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b1c      	ldr	r3, [pc, #112]	; (8000904 <MX_GPIO_Init+0xd0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	60bb      	str	r3, [r7, #8]
 800089c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b18      	ldr	r3, [pc, #96]	; (8000904 <MX_GPIO_Init+0xd0>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a17      	ldr	r2, [pc, #92]	; (8000904 <MX_GPIO_Init+0xd0>)
 80008a8:	f043 0302 	orr.w	r3, r3, #2
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b15      	ldr	r3, [pc, #84]	; (8000904 <MX_GPIO_Init+0xd0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2120      	movs	r1, #32
 80008be:	4812      	ldr	r0, [pc, #72]	; (8000908 <MX_GPIO_Init+0xd4>)
 80008c0:	f000 fce8 	bl	8001294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008ca:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4619      	mov	r1, r3
 80008da:	480c      	ldr	r0, [pc, #48]	; (800090c <MX_GPIO_Init+0xd8>)
 80008dc:	f000 fb56 	bl	8000f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008e0:	2320      	movs	r3, #32
 80008e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4619      	mov	r1, r3
 80008f6:	4804      	ldr	r0, [pc, #16]	; (8000908 <MX_GPIO_Init+0xd4>)
 80008f8:	f000 fb48 	bl	8000f8c <HAL_GPIO_Init>

}
 80008fc:	bf00      	nop
 80008fe:	3728      	adds	r7, #40	; 0x28
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40023800 	.word	0x40023800
 8000908:	40020000 	.word	0x40020000
 800090c:	40020800 	.word	0x40020800

08000910 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d101      	bne.n	8000926 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000922:	f000 fa31 	bl	8000d88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40010000 	.word	0x40010000

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000938:	b672      	cpsid	i
}
 800093a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093c:	e7fe      	b.n	800093c <Error_Handler+0x8>
	...

08000940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b12      	ldr	r3, [pc, #72]	; (8000994 <HAL_MspInit+0x54>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094e:	4a11      	ldr	r2, [pc, #68]	; (8000994 <HAL_MspInit+0x54>)
 8000950:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000954:	6453      	str	r3, [r2, #68]	; 0x44
 8000956:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <HAL_MspInit+0x54>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800095a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <HAL_MspInit+0x54>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <HAL_MspInit+0x54>)
 800096c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000970:	6413      	str	r3, [r2, #64]	; 0x40
 8000972:	4b08      	ldr	r3, [pc, #32]	; (8000994 <HAL_MspInit+0x54>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800097e:	2200      	movs	r2, #0
 8000980:	210f      	movs	r1, #15
 8000982:	f06f 0001 	mvn.w	r0, #1
 8000986:	f000 fad7 	bl	8000f38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800

08000998 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08a      	sub	sp, #40	; 0x28
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	605a      	str	r2, [r3, #4]
 80009aa:	609a      	str	r2, [r3, #8]
 80009ac:	60da      	str	r2, [r3, #12]
 80009ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	4a19      	ldr	r2, [pc, #100]	; (8000a1c <HAL_UART_MspInit+0x84>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d12b      	bne.n	8000a12 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	4b18      	ldr	r3, [pc, #96]	; (8000a20 <HAL_UART_MspInit+0x88>)
 80009c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c2:	4a17      	ldr	r2, [pc, #92]	; (8000a20 <HAL_UART_MspInit+0x88>)
 80009c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c8:	6413      	str	r3, [r2, #64]	; 0x40
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <HAL_UART_MspInit+0x88>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009d2:	613b      	str	r3, [r7, #16]
 80009d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <HAL_UART_MspInit+0x88>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	4a10      	ldr	r2, [pc, #64]	; (8000a20 <HAL_UART_MspInit+0x88>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6313      	str	r3, [r2, #48]	; 0x30
 80009e6:	4b0e      	ldr	r3, [pc, #56]	; (8000a20 <HAL_UART_MspInit+0x88>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009f2:	230c      	movs	r3, #12
 80009f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a02:	2307      	movs	r3, #7
 8000a04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f107 0314 	add.w	r3, r7, #20
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4805      	ldr	r0, [pc, #20]	; (8000a24 <HAL_UART_MspInit+0x8c>)
 8000a0e:	f000 fabd 	bl	8000f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a12:	bf00      	nop
 8000a14:	3728      	adds	r7, #40	; 0x28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	40004400 	.word	0x40004400
 8000a20:	40023800 	.word	0x40023800
 8000a24:	40020000 	.word	0x40020000

08000a28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08c      	sub	sp, #48	; 0x30
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	6879      	ldr	r1, [r7, #4]
 8000a3c:	2019      	movs	r0, #25
 8000a3e:	f000 fa7b 	bl	8000f38 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a42:	2019      	movs	r0, #25
 8000a44:	f000 fa94 	bl	8000f70 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	4b1e      	ldr	r3, [pc, #120]	; (8000ac8 <HAL_InitTick+0xa0>)
 8000a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a50:	4a1d      	ldr	r2, [pc, #116]	; (8000ac8 <HAL_InitTick+0xa0>)
 8000a52:	f043 0301 	orr.w	r3, r3, #1
 8000a56:	6453      	str	r3, [r2, #68]	; 0x44
 8000a58:	4b1b      	ldr	r3, [pc, #108]	; (8000ac8 <HAL_InitTick+0xa0>)
 8000a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a64:	f107 0210 	add.w	r2, r7, #16
 8000a68:	f107 0314 	add.w	r3, r7, #20
 8000a6c:	4611      	mov	r1, r2
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f001 f89e 	bl	8001bb0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a74:	f001 f888 	bl	8001b88 <HAL_RCC_GetPCLK2Freq>
 8000a78:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a7c:	4a13      	ldr	r2, [pc, #76]	; (8000acc <HAL_InitTick+0xa4>)
 8000a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a82:	0c9b      	lsrs	r3, r3, #18
 8000a84:	3b01      	subs	r3, #1
 8000a86:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000a8a:	4a12      	ldr	r2, [pc, #72]	; (8000ad4 <HAL_InitTick+0xac>)
 8000a8c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000a90:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a94:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a96:	4a0e      	ldr	r2, [pc, #56]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a9a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa2:	4b0b      	ldr	r3, [pc, #44]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000aa8:	4809      	ldr	r0, [pc, #36]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000aaa:	f001 f8b3 	bl	8001c14 <HAL_TIM_Base_Init>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d104      	bne.n	8000abe <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000ab4:	4806      	ldr	r0, [pc, #24]	; (8000ad0 <HAL_InitTick+0xa8>)
 8000ab6:	f001 f907 	bl	8001cc8 <HAL_TIM_Base_Start_IT>
 8000aba:	4603      	mov	r3, r0
 8000abc:	e000      	b.n	8000ac0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3730      	adds	r7, #48	; 0x30
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	431bde83 	.word	0x431bde83
 8000ad0:	200049b4 	.word	0x200049b4
 8000ad4:	40010000 	.word	0x40010000

08000ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000adc:	e7fe      	b.n	8000adc <NMI_Handler+0x4>

08000ade <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <HardFault_Handler+0x4>

08000ae4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <MemManage_Handler+0x4>

08000aea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aee:	e7fe      	b.n	8000aee <BusFault_Handler+0x4>

08000af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af4:	e7fe      	b.n	8000af4 <UsageFault_Handler+0x4>

08000af6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000af6:	b480      	push	{r7}
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b0a:	f001 f93f 	bl	8001d8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	200049b4 	.word	0x200049b4

08000b18 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]
 8000b28:	e00a      	b.n	8000b40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b2a:	f3af 8000 	nop.w
 8000b2e:	4601      	mov	r1, r0
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	1c5a      	adds	r2, r3, #1
 8000b34:	60ba      	str	r2, [r7, #8]
 8000b36:	b2ca      	uxtb	r2, r1
 8000b38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	697a      	ldr	r2, [r7, #20]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	dbf0      	blt.n	8000b2a <_read+0x12>
	}

return len;
 8000b48:	687b      	ldr	r3, [r7, #4]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	60f8      	str	r0, [r7, #12]
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
 8000b62:	e009      	b.n	8000b78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	60ba      	str	r2, [r7, #8]
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f000 f8ad 	bl	8000ccc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	3301      	adds	r3, #1
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	429a      	cmp	r2, r3
 8000b7e:	dbf1      	blt.n	8000b64 <_write+0x12>
	}
	return len;
 8000b80:	687b      	ldr	r3, [r7, #4]
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3718      	adds	r7, #24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <_close>:

int _close(int file)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	b083      	sub	sp, #12
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
	return -1;
 8000b92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bb2:	605a      	str	r2, [r3, #4]
	return 0;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <_isatty>:

int _isatty(int file)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	b083      	sub	sp, #12
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
	return 1;
 8000bca:	2301      	movs	r3, #1
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
	return 0;
 8000be4:	2300      	movs	r3, #0
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bfc:	4a14      	ldr	r2, [pc, #80]	; (8000c50 <_sbrk+0x5c>)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <_sbrk+0x60>)
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c08:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <_sbrk+0x64>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	; (8000c5c <_sbrk+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d207      	bcs.n	8000c34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c24:	f004 fc82 	bl	800552c <__errno>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c32:	e009      	b.n	8000c48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c34:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <_sbrk+0x64>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c3a:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a05      	ldr	r2, [pc, #20]	; (8000c58 <_sbrk+0x64>)
 8000c44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c46:	68fb      	ldr	r3, [r7, #12]
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20018000 	.word	0x20018000
 8000c54:	00000400 	.word	0x00000400
 8000c58:	20000090 	.word	0x20000090
 8000c5c:	20004a98 	.word	0x20004a98

08000c60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <SystemInit+0x20>)
 8000c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c6a:	4a05      	ldr	r2, [pc, #20]	; (8000c80 <SystemInit+0x20>)
 8000c6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <MX_USART2_UART_TX_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_TX_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000c88:	4b0e      	ldr	r3, [pc, #56]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000c8a:	4a0f      	ldr	r2, [pc, #60]	; (8000cc8 <MX_USART2_UART_TX_Init+0x44>)
 8000c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000c90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c96:	4b0b      	ldr	r3, [pc, #44]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c9c:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ca2:	4b08      	ldr	r3, [pc, #32]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000caa:	2208      	movs	r2, #8
 8000cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cae:	4b05      	ldr	r3, [pc, #20]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cba:	4802      	ldr	r0, [pc, #8]	; (8000cc4 <MX_USART2_UART_TX_Init+0x40>)
 8000cbc:	f001 fa2a 	bl	8002114 <HAL_UART_Init>
  {
	  // not handling an error here.
  }
}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	200049fc 	.word	0x200049fc
 8000cc8:	40004400 	.word	0x40004400

08000ccc <__io_putchar>:
	return ch;
}


int __io_putchar(int ch)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000cd4:	1d39      	adds	r1, r7, #4
 8000cd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4803      	ldr	r0, [pc, #12]	; (8000cec <__io_putchar+0x20>)
 8000cde:	f001 fa66 	bl	80021ae <HAL_UART_Transmit>
	// USART2_write(ch);
	return ch;
 8000ce2:	687b      	ldr	r3, [r7, #4]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	200049fc 	.word	0x200049fc

08000cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cf0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cf4:	480d      	ldr	r0, [pc, #52]	; (8000d2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cf6:	490e      	ldr	r1, [pc, #56]	; (8000d30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cf8:	4a0e      	ldr	r2, [pc, #56]	; (8000d34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cfc:	e002      	b.n	8000d04 <LoopCopyDataInit>

08000cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d02:	3304      	adds	r3, #4

08000d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d08:	d3f9      	bcc.n	8000cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0a:	4a0b      	ldr	r2, [pc, #44]	; (8000d38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d0c:	4c0b      	ldr	r4, [pc, #44]	; (8000d3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d10:	e001      	b.n	8000d16 <LoopFillZerobss>

08000d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d14:	3204      	adds	r2, #4

08000d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d18:	d3fb      	bcc.n	8000d12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d1a:	f7ff ffa1 	bl	8000c60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d1e:	f004 fc0b 	bl	8005538 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d22:	f7ff fc8f 	bl	8000644 <main>
  bx  lr    
 8000d26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d28:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d34:	08006598 	.word	0x08006598
  ldr r2, =_sbss
 8000d38:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d3c:	20004a94 	.word	0x20004a94

08000d40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC_IRQHandler>
	...

08000d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d48:	4b0e      	ldr	r3, [pc, #56]	; (8000d84 <HAL_Init+0x40>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a0d      	ldr	r2, [pc, #52]	; (8000d84 <HAL_Init+0x40>)
 8000d4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d54:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_Init+0x40>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <HAL_Init+0x40>)
 8000d5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d60:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <HAL_Init+0x40>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a07      	ldr	r2, [pc, #28]	; (8000d84 <HAL_Init+0x40>)
 8000d66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d6c:	2003      	movs	r0, #3
 8000d6e:	f000 f8d8 	bl	8000f22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d72:	200f      	movs	r0, #15
 8000d74:	f7ff fe58 	bl	8000a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d78:	f7ff fde2 	bl	8000940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d7c:	2300      	movs	r3, #0
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	40023c00 	.word	0x40023c00

08000d88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_IncTick+0x20>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	461a      	mov	r2, r3
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_IncTick+0x24>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4413      	add	r3, r2
 8000d98:	4a04      	ldr	r2, [pc, #16]	; (8000dac <HAL_IncTick+0x24>)
 8000d9a:	6013      	str	r3, [r2, #0]
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000008 	.word	0x20000008
 8000dac:	20004a40 	.word	0x20004a40

08000db0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  return uwTick;
 8000db4:	4b03      	ldr	r3, [pc, #12]	; (8000dc4 <HAL_GetTick+0x14>)
 8000db6:	681b      	ldr	r3, [r3, #0]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	20004a40 	.word	0x20004a40

08000dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <__NVIC_SetPriorityGrouping+0x44>)
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000de4:	4013      	ands	r3, r2
 8000de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dfa:	4a04      	ldr	r2, [pc, #16]	; (8000e0c <__NVIC_SetPriorityGrouping+0x44>)
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	60d3      	str	r3, [r2, #12]
}
 8000e00:	bf00      	nop
 8000e02:	3714      	adds	r7, #20
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e14:	4b04      	ldr	r3, [pc, #16]	; (8000e28 <__NVIC_GetPriorityGrouping+0x18>)
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	f003 0307 	and.w	r3, r3, #7
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	db0b      	blt.n	8000e56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	f003 021f 	and.w	r2, r3, #31
 8000e44:	4907      	ldr	r1, [pc, #28]	; (8000e64 <__NVIC_EnableIRQ+0x38>)
 8000e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e4a:	095b      	lsrs	r3, r3, #5
 8000e4c:	2001      	movs	r0, #1
 8000e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	e000e100 	.word	0xe000e100

08000e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	6039      	str	r1, [r7, #0]
 8000e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	db0a      	blt.n	8000e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	490c      	ldr	r1, [pc, #48]	; (8000eb4 <__NVIC_SetPriority+0x4c>)
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	0112      	lsls	r2, r2, #4
 8000e88:	b2d2      	uxtb	r2, r2
 8000e8a:	440b      	add	r3, r1
 8000e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e90:	e00a      	b.n	8000ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	b2da      	uxtb	r2, r3
 8000e96:	4908      	ldr	r1, [pc, #32]	; (8000eb8 <__NVIC_SetPriority+0x50>)
 8000e98:	79fb      	ldrb	r3, [r7, #7]
 8000e9a:	f003 030f 	and.w	r3, r3, #15
 8000e9e:	3b04      	subs	r3, #4
 8000ea0:	0112      	lsls	r2, r2, #4
 8000ea2:	b2d2      	uxtb	r2, r2
 8000ea4:	440b      	add	r3, r1
 8000ea6:	761a      	strb	r2, [r3, #24]
}
 8000ea8:	bf00      	nop
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	e000e100 	.word	0xe000e100
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b089      	sub	sp, #36	; 0x24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	f1c3 0307 	rsb	r3, r3, #7
 8000ed6:	2b04      	cmp	r3, #4
 8000ed8:	bf28      	it	cs
 8000eda:	2304      	movcs	r3, #4
 8000edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3304      	adds	r3, #4
 8000ee2:	2b06      	cmp	r3, #6
 8000ee4:	d902      	bls.n	8000eec <NVIC_EncodePriority+0x30>
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3b03      	subs	r3, #3
 8000eea:	e000      	b.n	8000eee <NVIC_EncodePriority+0x32>
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ef4:	69bb      	ldr	r3, [r7, #24]
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43da      	mvns	r2, r3
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	401a      	ands	r2, r3
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f04:	f04f 31ff 	mov.w	r1, #4294967295
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0e:	43d9      	mvns	r1, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	4313      	orrs	r3, r2
         );
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3724      	adds	r7, #36	; 0x24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b082      	sub	sp, #8
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f7ff ff4c 	bl	8000dc8 <__NVIC_SetPriorityGrouping>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f4a:	f7ff ff61 	bl	8000e10 <__NVIC_GetPriorityGrouping>
 8000f4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	68b9      	ldr	r1, [r7, #8]
 8000f54:	6978      	ldr	r0, [r7, #20]
 8000f56:	f7ff ffb1 	bl	8000ebc <NVIC_EncodePriority>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f60:	4611      	mov	r1, r2
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff ff80 	bl	8000e68 <__NVIC_SetPriority>
}
 8000f68:	bf00      	nop
 8000f6a:	3718      	adds	r7, #24
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}

08000f70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff ff54 	bl	8000e2c <__NVIC_EnableIRQ>
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	; 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
 8000fa6:	e159      	b.n	800125c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fa8:	2201      	movs	r2, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	697a      	ldr	r2, [r7, #20]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	f040 8148 	bne.w	8001256 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f003 0303 	and.w	r3, r3, #3
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d005      	beq.n	8000fde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d130      	bne.n	8001040 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	2203      	movs	r2, #3
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	68da      	ldr	r2, [r3, #12]
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001014:	2201      	movs	r2, #1
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	091b      	lsrs	r3, r3, #4
 800102a:	f003 0201 	and.w	r2, r3, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b03      	cmp	r3, #3
 800104a:	d017      	beq.n	800107c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	689a      	ldr	r2, [r3, #8]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0303 	and.w	r3, r3, #3
 8001084:	2b02      	cmp	r3, #2
 8001086:	d123      	bne.n	80010d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	08da      	lsrs	r2, r3, #3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3208      	adds	r2, #8
 8001090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	f003 0307 	and.w	r3, r3, #7
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	220f      	movs	r2, #15
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	691a      	ldr	r2, [r3, #16]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	08da      	lsrs	r2, r3, #3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3208      	adds	r2, #8
 80010ca:	69b9      	ldr	r1, [r7, #24]
 80010cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0203 	and.w	r2, r3, #3
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 80a2 	beq.w	8001256 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	4b57      	ldr	r3, [pc, #348]	; (8001274 <HAL_GPIO_Init+0x2e8>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111a:	4a56      	ldr	r2, [pc, #344]	; (8001274 <HAL_GPIO_Init+0x2e8>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001120:	6453      	str	r3, [r2, #68]	; 0x44
 8001122:	4b54      	ldr	r3, [pc, #336]	; (8001274 <HAL_GPIO_Init+0x2e8>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800112e:	4a52      	ldr	r2, [pc, #328]	; (8001278 <HAL_GPIO_Init+0x2ec>)
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	3302      	adds	r3, #2
 8001136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	220f      	movs	r2, #15
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a49      	ldr	r2, [pc, #292]	; (800127c <HAL_GPIO_Init+0x2f0>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d019      	beq.n	800118e <HAL_GPIO_Init+0x202>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a48      	ldr	r2, [pc, #288]	; (8001280 <HAL_GPIO_Init+0x2f4>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d013      	beq.n	800118a <HAL_GPIO_Init+0x1fe>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a47      	ldr	r2, [pc, #284]	; (8001284 <HAL_GPIO_Init+0x2f8>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d00d      	beq.n	8001186 <HAL_GPIO_Init+0x1fa>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a46      	ldr	r2, [pc, #280]	; (8001288 <HAL_GPIO_Init+0x2fc>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d007      	beq.n	8001182 <HAL_GPIO_Init+0x1f6>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a45      	ldr	r2, [pc, #276]	; (800128c <HAL_GPIO_Init+0x300>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d101      	bne.n	800117e <HAL_GPIO_Init+0x1f2>
 800117a:	2304      	movs	r3, #4
 800117c:	e008      	b.n	8001190 <HAL_GPIO_Init+0x204>
 800117e:	2307      	movs	r3, #7
 8001180:	e006      	b.n	8001190 <HAL_GPIO_Init+0x204>
 8001182:	2303      	movs	r3, #3
 8001184:	e004      	b.n	8001190 <HAL_GPIO_Init+0x204>
 8001186:	2302      	movs	r3, #2
 8001188:	e002      	b.n	8001190 <HAL_GPIO_Init+0x204>
 800118a:	2301      	movs	r3, #1
 800118c:	e000      	b.n	8001190 <HAL_GPIO_Init+0x204>
 800118e:	2300      	movs	r3, #0
 8001190:	69fa      	ldr	r2, [r7, #28]
 8001192:	f002 0203 	and.w	r2, r2, #3
 8001196:	0092      	lsls	r2, r2, #2
 8001198:	4093      	lsls	r3, r2
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011a0:	4935      	ldr	r1, [pc, #212]	; (8001278 <HAL_GPIO_Init+0x2ec>)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	089b      	lsrs	r3, r3, #2
 80011a6:	3302      	adds	r3, #2
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ae:	4b38      	ldr	r3, [pc, #224]	; (8001290 <HAL_GPIO_Init+0x304>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011d2:	4a2f      	ldr	r2, [pc, #188]	; (8001290 <HAL_GPIO_Init+0x304>)
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011d8:	4b2d      	ldr	r3, [pc, #180]	; (8001290 <HAL_GPIO_Init+0x304>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fc:	4a24      	ldr	r2, [pc, #144]	; (8001290 <HAL_GPIO_Init+0x304>)
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001202:	4b23      	ldr	r3, [pc, #140]	; (8001290 <HAL_GPIO_Init+0x304>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	43db      	mvns	r3, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001226:	4a1a      	ldr	r2, [pc, #104]	; (8001290 <HAL_GPIO_Init+0x304>)
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <HAL_GPIO_Init+0x304>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001250:	4a0f      	ldr	r2, [pc, #60]	; (8001290 <HAL_GPIO_Init+0x304>)
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3301      	adds	r3, #1
 800125a:	61fb      	str	r3, [r7, #28]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	2b0f      	cmp	r3, #15
 8001260:	f67f aea2 	bls.w	8000fa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3724      	adds	r7, #36	; 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	40013800 	.word	0x40013800
 800127c:	40020000 	.word	0x40020000
 8001280:	40020400 	.word	0x40020400
 8001284:	40020800 	.word	0x40020800
 8001288:	40020c00 	.word	0x40020c00
 800128c:	40021000 	.word	0x40021000
 8001290:	40013c00 	.word	0x40013c00

08001294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
 80012a0:	4613      	mov	r3, r2
 80012a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012a4:	787b      	ldrb	r3, [r7, #1]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d003      	beq.n	80012b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012aa:	887a      	ldrh	r2, [r7, #2]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b0:	e003      	b.n	80012ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012b2:	887b      	ldrh	r3, [r7, #2]
 80012b4:	041a      	lsls	r2, r3, #16
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	619a      	str	r2, [r3, #24]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e264      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d075      	beq.n	80013d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012e6:	4ba3      	ldr	r3, [pc, #652]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 030c 	and.w	r3, r3, #12
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	d00c      	beq.n	800130c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012f2:	4ba0      	ldr	r3, [pc, #640]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012fa:	2b08      	cmp	r3, #8
 80012fc:	d112      	bne.n	8001324 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012fe:	4b9d      	ldr	r3, [pc, #628]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001306:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800130a:	d10b      	bne.n	8001324 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800130c:	4b99      	ldr	r3, [pc, #612]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d05b      	beq.n	80013d0 <HAL_RCC_OscConfig+0x108>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d157      	bne.n	80013d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001320:	2301      	movs	r3, #1
 8001322:	e23f      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800132c:	d106      	bne.n	800133c <HAL_RCC_OscConfig+0x74>
 800132e:	4b91      	ldr	r3, [pc, #580]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a90      	ldr	r2, [pc, #576]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001334:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e01d      	b.n	8001378 <HAL_RCC_OscConfig+0xb0>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001344:	d10c      	bne.n	8001360 <HAL_RCC_OscConfig+0x98>
 8001346:	4b8b      	ldr	r3, [pc, #556]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a8a      	ldr	r2, [pc, #552]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800134c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	4b88      	ldr	r3, [pc, #544]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a87      	ldr	r2, [pc, #540]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135c:	6013      	str	r3, [r2, #0]
 800135e:	e00b      	b.n	8001378 <HAL_RCC_OscConfig+0xb0>
 8001360:	4b84      	ldr	r3, [pc, #528]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a83      	ldr	r2, [pc, #524]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	4b81      	ldr	r3, [pc, #516]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a80      	ldr	r2, [pc, #512]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d013      	beq.n	80013a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fd16 	bl	8000db0 <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001388:	f7ff fd12 	bl	8000db0 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b64      	cmp	r3, #100	; 0x64
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e204      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139a:	4b76      	ldr	r3, [pc, #472]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0xc0>
 80013a6:	e014      	b.n	80013d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a8:	f7ff fd02 	bl	8000db0 <HAL_GetTick>
 80013ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ae:	e008      	b.n	80013c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b0:	f7ff fcfe 	bl	8000db0 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	2b64      	cmp	r3, #100	; 0x64
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e1f0      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013c2:	4b6c      	ldr	r3, [pc, #432]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f0      	bne.n	80013b0 <HAL_RCC_OscConfig+0xe8>
 80013ce:	e000      	b.n	80013d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d063      	beq.n	80014a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013de:	4b65      	ldr	r3, [pc, #404]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d00b      	beq.n	8001402 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ea:	4b62      	ldr	r3, [pc, #392]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d11c      	bne.n	8001430 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013f6:	4b5f      	ldr	r3, [pc, #380]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d116      	bne.n	8001430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001402:	4b5c      	ldr	r3, [pc, #368]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d005      	beq.n	800141a <HAL_RCC_OscConfig+0x152>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d001      	beq.n	800141a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e1c4      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800141a:	4b56      	ldr	r3, [pc, #344]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	00db      	lsls	r3, r3, #3
 8001428:	4952      	ldr	r1, [pc, #328]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800142e:	e03a      	b.n	80014a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d020      	beq.n	800147a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001438:	4b4f      	ldr	r3, [pc, #316]	; (8001578 <HAL_RCC_OscConfig+0x2b0>)
 800143a:	2201      	movs	r2, #1
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800143e:	f7ff fcb7 	bl	8000db0 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001446:	f7ff fcb3 	bl	8000db0 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e1a5      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001458:	4b46      	ldr	r3, [pc, #280]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0f0      	beq.n	8001446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001464:	4b43      	ldr	r3, [pc, #268]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	4940      	ldr	r1, [pc, #256]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001474:	4313      	orrs	r3, r2
 8001476:	600b      	str	r3, [r1, #0]
 8001478:	e015      	b.n	80014a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800147a:	4b3f      	ldr	r3, [pc, #252]	; (8001578 <HAL_RCC_OscConfig+0x2b0>)
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001480:	f7ff fc96 	bl	8000db0 <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001488:	f7ff fc92 	bl	8000db0 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e184      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	4b36      	ldr	r3, [pc, #216]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d030      	beq.n	8001514 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d016      	beq.n	80014e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ba:	4b30      	ldr	r3, [pc, #192]	; (800157c <HAL_RCC_OscConfig+0x2b4>)
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c0:	f7ff fc76 	bl	8000db0 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014c8:	f7ff fc72 	bl	8000db0 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e164      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014da:	4b26      	ldr	r3, [pc, #152]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 80014dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0x200>
 80014e6:	e015      	b.n	8001514 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e8:	4b24      	ldr	r3, [pc, #144]	; (800157c <HAL_RCC_OscConfig+0x2b4>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7ff fc5f 	bl	8000db0 <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014f6:	f7ff fc5b 	bl	8000db0 <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e14d      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001508:	4b1a      	ldr	r3, [pc, #104]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800150a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d1f0      	bne.n	80014f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80a0 	beq.w	8001662 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001526:	4b13      	ldr	r3, [pc, #76]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10f      	bne.n	8001552 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
 8001536:	4b0f      	ldr	r3, [pc, #60]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 800153c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001540:	6413      	str	r3, [r2, #64]	; 0x40
 8001542:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <HAL_RCC_OscConfig+0x2ac>)
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800154e:	2301      	movs	r3, #1
 8001550:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001552:	4b0b      	ldr	r3, [pc, #44]	; (8001580 <HAL_RCC_OscConfig+0x2b8>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155a:	2b00      	cmp	r3, #0
 800155c:	d121      	bne.n	80015a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800155e:	4b08      	ldr	r3, [pc, #32]	; (8001580 <HAL_RCC_OscConfig+0x2b8>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a07      	ldr	r2, [pc, #28]	; (8001580 <HAL_RCC_OscConfig+0x2b8>)
 8001564:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800156a:	f7ff fc21 	bl	8000db0 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001570:	e011      	b.n	8001596 <HAL_RCC_OscConfig+0x2ce>
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800
 8001578:	42470000 	.word	0x42470000
 800157c:	42470e80 	.word	0x42470e80
 8001580:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001584:	f7ff fc14 	bl	8000db0 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e106      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001596:	4b85      	ldr	r3, [pc, #532]	; (80017ac <HAL_RCC_OscConfig+0x4e4>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f0      	beq.n	8001584 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d106      	bne.n	80015b8 <HAL_RCC_OscConfig+0x2f0>
 80015aa:	4b81      	ldr	r3, [pc, #516]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ae:	4a80      	ldr	r2, [pc, #512]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6713      	str	r3, [r2, #112]	; 0x70
 80015b6:	e01c      	b.n	80015f2 <HAL_RCC_OscConfig+0x32a>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	2b05      	cmp	r3, #5
 80015be:	d10c      	bne.n	80015da <HAL_RCC_OscConfig+0x312>
 80015c0:	4b7b      	ldr	r3, [pc, #492]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015c4:	4a7a      	ldr	r2, [pc, #488]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	6713      	str	r3, [r2, #112]	; 0x70
 80015cc:	4b78      	ldr	r3, [pc, #480]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d0:	4a77      	ldr	r2, [pc, #476]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015d2:	f043 0301 	orr.w	r3, r3, #1
 80015d6:	6713      	str	r3, [r2, #112]	; 0x70
 80015d8:	e00b      	b.n	80015f2 <HAL_RCC_OscConfig+0x32a>
 80015da:	4b75      	ldr	r3, [pc, #468]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015de:	4a74      	ldr	r2, [pc, #464]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015e0:	f023 0301 	bic.w	r3, r3, #1
 80015e4:	6713      	str	r3, [r2, #112]	; 0x70
 80015e6:	4b72      	ldr	r3, [pc, #456]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ea:	4a71      	ldr	r2, [pc, #452]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80015ec:	f023 0304 	bic.w	r3, r3, #4
 80015f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d015      	beq.n	8001626 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015fa:	f7ff fbd9 	bl	8000db0 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001600:	e00a      	b.n	8001618 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001602:	f7ff fbd5 	bl	8000db0 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001610:	4293      	cmp	r3, r2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e0c5      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001618:	4b65      	ldr	r3, [pc, #404]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 800161a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0ee      	beq.n	8001602 <HAL_RCC_OscConfig+0x33a>
 8001624:	e014      	b.n	8001650 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001626:	f7ff fbc3 	bl	8000db0 <HAL_GetTick>
 800162a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800162c:	e00a      	b.n	8001644 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800162e:	f7ff fbbf 	bl	8000db0 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	f241 3288 	movw	r2, #5000	; 0x1388
 800163c:	4293      	cmp	r3, r2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e0af      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001644:	4b5a      	ldr	r3, [pc, #360]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 8001646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1ee      	bne.n	800162e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001650:	7dfb      	ldrb	r3, [r7, #23]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d105      	bne.n	8001662 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001656:	4b56      	ldr	r3, [pc, #344]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	4a55      	ldr	r2, [pc, #340]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 800165c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001660:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 809b 	beq.w	80017a2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800166c:	4b50      	ldr	r3, [pc, #320]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f003 030c 	and.w	r3, r3, #12
 8001674:	2b08      	cmp	r3, #8
 8001676:	d05c      	beq.n	8001732 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	2b02      	cmp	r3, #2
 800167e:	d141      	bne.n	8001704 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001680:	4b4c      	ldr	r3, [pc, #304]	; (80017b4 <HAL_RCC_OscConfig+0x4ec>)
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001686:	f7ff fb93 	bl	8000db0 <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800168e:	f7ff fb8f 	bl	8000db0 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e081      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016a0:	4b43      	ldr	r3, [pc, #268]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1f0      	bne.n	800168e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69da      	ldr	r2, [r3, #28]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a1b      	ldr	r3, [r3, #32]
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ba:	019b      	lsls	r3, r3, #6
 80016bc:	431a      	orrs	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016c2:	085b      	lsrs	r3, r3, #1
 80016c4:	3b01      	subs	r3, #1
 80016c6:	041b      	lsls	r3, r3, #16
 80016c8:	431a      	orrs	r2, r3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ce:	061b      	lsls	r3, r3, #24
 80016d0:	4937      	ldr	r1, [pc, #220]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016d6:	4b37      	ldr	r3, [pc, #220]	; (80017b4 <HAL_RCC_OscConfig+0x4ec>)
 80016d8:	2201      	movs	r2, #1
 80016da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016dc:	f7ff fb68 	bl	8000db0 <HAL_GetTick>
 80016e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016e4:	f7ff fb64 	bl	8000db0 <HAL_GetTick>
 80016e8:	4602      	mov	r2, r0
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e056      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016f6:	4b2e      	ldr	r3, [pc, #184]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0f0      	beq.n	80016e4 <HAL_RCC_OscConfig+0x41c>
 8001702:	e04e      	b.n	80017a2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001704:	4b2b      	ldr	r3, [pc, #172]	; (80017b4 <HAL_RCC_OscConfig+0x4ec>)
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170a:	f7ff fb51 	bl	8000db0 <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001712:	f7ff fb4d 	bl	8000db0 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e03f      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001724:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1f0      	bne.n	8001712 <HAL_RCC_OscConfig+0x44a>
 8001730:	e037      	b.n	80017a2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	699b      	ldr	r3, [r3, #24]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d101      	bne.n	800173e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e032      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800173e:	4b1c      	ldr	r3, [pc, #112]	; (80017b0 <HAL_RCC_OscConfig+0x4e8>)
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d028      	beq.n	800179e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001756:	429a      	cmp	r2, r3
 8001758:	d121      	bne.n	800179e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001764:	429a      	cmp	r2, r3
 8001766:	d11a      	bne.n	800179e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800176e:	4013      	ands	r3, r2
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001774:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001776:	4293      	cmp	r3, r2
 8001778:	d111      	bne.n	800179e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001784:	085b      	lsrs	r3, r3, #1
 8001786:	3b01      	subs	r3, #1
 8001788:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800178a:	429a      	cmp	r2, r3
 800178c:	d107      	bne.n	800179e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001798:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800179a:	429a      	cmp	r2, r3
 800179c:	d001      	beq.n	80017a2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e000      	b.n	80017a4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40007000 	.word	0x40007000
 80017b0:	40023800 	.word	0x40023800
 80017b4:	42470060 	.word	0x42470060

080017b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e0cc      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017cc:	4b68      	ldr	r3, [pc, #416]	; (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d90c      	bls.n	80017f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017da:	4b65      	ldr	r3, [pc, #404]	; (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	b2d2      	uxtb	r2, r2
 80017e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e2:	4b63      	ldr	r3, [pc, #396]	; (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	683a      	ldr	r2, [r7, #0]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d001      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0b8      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d020      	beq.n	8001842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	2b00      	cmp	r3, #0
 800180a:	d005      	beq.n	8001818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800180c:	4b59      	ldr	r3, [pc, #356]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a58      	ldr	r2, [pc, #352]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001812:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001816:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0308 	and.w	r3, r3, #8
 8001820:	2b00      	cmp	r3, #0
 8001822:	d005      	beq.n	8001830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001824:	4b53      	ldr	r3, [pc, #332]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a52      	ldr	r2, [pc, #328]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800182a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800182e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001830:	4b50      	ldr	r3, [pc, #320]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	494d      	ldr	r1, [pc, #308]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800183e:	4313      	orrs	r3, r2
 8001840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	2b00      	cmp	r3, #0
 800184c:	d044      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d107      	bne.n	8001866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	4b47      	ldr	r3, [pc, #284]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d119      	bne.n	8001896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e07f      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d003      	beq.n	8001876 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001872:	2b03      	cmp	r3, #3
 8001874:	d107      	bne.n	8001886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001876:	4b3f      	ldr	r3, [pc, #252]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d109      	bne.n	8001896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e06f      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001886:	4b3b      	ldr	r3, [pc, #236]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e067      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001896:	4b37      	ldr	r3, [pc, #220]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f023 0203 	bic.w	r2, r3, #3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4934      	ldr	r1, [pc, #208]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018a8:	f7ff fa82 	bl	8000db0 <HAL_GetTick>
 80018ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ae:	e00a      	b.n	80018c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018b0:	f7ff fa7e 	bl	8000db0 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80018be:	4293      	cmp	r3, r2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e04f      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c6:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f003 020c 	and.w	r2, r3, #12
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d1eb      	bne.n	80018b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018d8:	4b25      	ldr	r3, [pc, #148]	; (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0307 	and.w	r3, r3, #7
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d20c      	bcs.n	8001900 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018e6:	4b22      	ldr	r3, [pc, #136]	; (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80018e8:	683a      	ldr	r2, [r7, #0]
 80018ea:	b2d2      	uxtb	r2, r2
 80018ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ee:	4b20      	ldr	r3, [pc, #128]	; (8001970 <HAL_RCC_ClockConfig+0x1b8>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	683a      	ldr	r2, [r7, #0]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d001      	beq.n	8001900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e032      	b.n	8001966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	2b00      	cmp	r3, #0
 800190a:	d008      	beq.n	800191e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800190c:	4b19      	ldr	r3, [pc, #100]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	4916      	ldr	r1, [pc, #88]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	4313      	orrs	r3, r2
 800191c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0308 	and.w	r3, r3, #8
 8001926:	2b00      	cmp	r3, #0
 8001928:	d009      	beq.n	800193e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800192a:	4b12      	ldr	r3, [pc, #72]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	490e      	ldr	r1, [pc, #56]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	4313      	orrs	r3, r2
 800193c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800193e:	f000 f821 	bl	8001984 <HAL_RCC_GetSysClockFreq>
 8001942:	4602      	mov	r2, r0
 8001944:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	091b      	lsrs	r3, r3, #4
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	490a      	ldr	r1, [pc, #40]	; (8001978 <HAL_RCC_ClockConfig+0x1c0>)
 8001950:	5ccb      	ldrb	r3, [r1, r3]
 8001952:	fa22 f303 	lsr.w	r3, r2, r3
 8001956:	4a09      	ldr	r2, [pc, #36]	; (800197c <HAL_RCC_ClockConfig+0x1c4>)
 8001958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800195a:	4b09      	ldr	r3, [pc, #36]	; (8001980 <HAL_RCC_ClockConfig+0x1c8>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff f862 	bl	8000a28 <HAL_InitTick>

  return HAL_OK;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40023c00 	.word	0x40023c00
 8001974:	40023800 	.word	0x40023800
 8001978:	080064d8 	.word	0x080064d8
 800197c:	20000000 	.word	0x20000000
 8001980:	20000004 	.word	0x20000004

08001984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001984:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001988:	b084      	sub	sp, #16
 800198a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	2300      	movs	r3, #0
 8001996:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001998:	2300      	movs	r3, #0
 800199a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800199c:	4b67      	ldr	r3, [pc, #412]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f003 030c 	and.w	r3, r3, #12
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d00d      	beq.n	80019c4 <HAL_RCC_GetSysClockFreq+0x40>
 80019a8:	2b08      	cmp	r3, #8
 80019aa:	f200 80bd 	bhi.w	8001b28 <HAL_RCC_GetSysClockFreq+0x1a4>
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d002      	beq.n	80019b8 <HAL_RCC_GetSysClockFreq+0x34>
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d003      	beq.n	80019be <HAL_RCC_GetSysClockFreq+0x3a>
 80019b6:	e0b7      	b.n	8001b28 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019b8:	4b61      	ldr	r3, [pc, #388]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80019ba:	60bb      	str	r3, [r7, #8]
       break;
 80019bc:	e0b7      	b.n	8001b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019be:	4b61      	ldr	r3, [pc, #388]	; (8001b44 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80019c0:	60bb      	str	r3, [r7, #8]
      break;
 80019c2:	e0b4      	b.n	8001b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019c4:	4b5d      	ldr	r3, [pc, #372]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019cc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019ce:	4b5b      	ldr	r3, [pc, #364]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d04d      	beq.n	8001a76 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019da:	4b58      	ldr	r3, [pc, #352]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	099b      	lsrs	r3, r3, #6
 80019e0:	461a      	mov	r2, r3
 80019e2:	f04f 0300 	mov.w	r3, #0
 80019e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80019ea:	f04f 0100 	mov.w	r1, #0
 80019ee:	ea02 0800 	and.w	r8, r2, r0
 80019f2:	ea03 0901 	and.w	r9, r3, r1
 80019f6:	4640      	mov	r0, r8
 80019f8:	4649      	mov	r1, r9
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	f04f 0300 	mov.w	r3, #0
 8001a02:	014b      	lsls	r3, r1, #5
 8001a04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a08:	0142      	lsls	r2, r0, #5
 8001a0a:	4610      	mov	r0, r2
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	ebb0 0008 	subs.w	r0, r0, r8
 8001a12:	eb61 0109 	sbc.w	r1, r1, r9
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	f04f 0300 	mov.w	r3, #0
 8001a1e:	018b      	lsls	r3, r1, #6
 8001a20:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a24:	0182      	lsls	r2, r0, #6
 8001a26:	1a12      	subs	r2, r2, r0
 8001a28:	eb63 0301 	sbc.w	r3, r3, r1
 8001a2c:	f04f 0000 	mov.w	r0, #0
 8001a30:	f04f 0100 	mov.w	r1, #0
 8001a34:	00d9      	lsls	r1, r3, #3
 8001a36:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a3a:	00d0      	lsls	r0, r2, #3
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	eb12 0208 	adds.w	r2, r2, r8
 8001a44:	eb43 0309 	adc.w	r3, r3, r9
 8001a48:	f04f 0000 	mov.w	r0, #0
 8001a4c:	f04f 0100 	mov.w	r1, #0
 8001a50:	0259      	lsls	r1, r3, #9
 8001a52:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001a56:	0250      	lsls	r0, r2, #9
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	461a      	mov	r2, r3
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	f7fe fc0a 	bl	8000280 <__aeabi_uldivmod>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4613      	mov	r3, r2
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	e04a      	b.n	8001b0c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a76:	4b31      	ldr	r3, [pc, #196]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	099b      	lsrs	r3, r3, #6
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a86:	f04f 0100 	mov.w	r1, #0
 8001a8a:	ea02 0400 	and.w	r4, r2, r0
 8001a8e:	ea03 0501 	and.w	r5, r3, r1
 8001a92:	4620      	mov	r0, r4
 8001a94:	4629      	mov	r1, r5
 8001a96:	f04f 0200 	mov.w	r2, #0
 8001a9a:	f04f 0300 	mov.w	r3, #0
 8001a9e:	014b      	lsls	r3, r1, #5
 8001aa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001aa4:	0142      	lsls	r2, r0, #5
 8001aa6:	4610      	mov	r0, r2
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	1b00      	subs	r0, r0, r4
 8001aac:	eb61 0105 	sbc.w	r1, r1, r5
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	018b      	lsls	r3, r1, #6
 8001aba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001abe:	0182      	lsls	r2, r0, #6
 8001ac0:	1a12      	subs	r2, r2, r0
 8001ac2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ac6:	f04f 0000 	mov.w	r0, #0
 8001aca:	f04f 0100 	mov.w	r1, #0
 8001ace:	00d9      	lsls	r1, r3, #3
 8001ad0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ad4:	00d0      	lsls	r0, r2, #3
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	1912      	adds	r2, r2, r4
 8001adc:	eb45 0303 	adc.w	r3, r5, r3
 8001ae0:	f04f 0000 	mov.w	r0, #0
 8001ae4:	f04f 0100 	mov.w	r1, #0
 8001ae8:	0299      	lsls	r1, r3, #10
 8001aea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001aee:	0290      	lsls	r0, r2, #10
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	461a      	mov	r2, r3
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	f7fe fbbe 	bl	8000280 <__aeabi_uldivmod>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	4613      	mov	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	0c1b      	lsrs	r3, r3, #16
 8001b12:	f003 0303 	and.w	r3, r3, #3
 8001b16:	3301      	adds	r3, #1
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b24:	60bb      	str	r3, [r7, #8]
      break;
 8001b26:	e002      	b.n	8001b2e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b28:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b2a:	60bb      	str	r3, [r7, #8]
      break;
 8001b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b2e:	68bb      	ldr	r3, [r7, #8]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	00f42400 	.word	0x00f42400
 8001b44:	007a1200 	.word	0x007a1200

08001b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b4c:	4b03      	ldr	r3, [pc, #12]	; (8001b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	20000000 	.word	0x20000000

08001b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b64:	f7ff fff0 	bl	8001b48 <HAL_RCC_GetHCLKFreq>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	0a9b      	lsrs	r3, r3, #10
 8001b70:	f003 0307 	and.w	r3, r3, #7
 8001b74:	4903      	ldr	r1, [pc, #12]	; (8001b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b76:	5ccb      	ldrb	r3, [r1, r3]
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40023800 	.word	0x40023800
 8001b84:	080064e8 	.word	0x080064e8

08001b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b8c:	f7ff ffdc 	bl	8001b48 <HAL_RCC_GetHCLKFreq>
 8001b90:	4602      	mov	r2, r0
 8001b92:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	0b5b      	lsrs	r3, r3, #13
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	4903      	ldr	r1, [pc, #12]	; (8001bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	080064e8 	.word	0x080064e8

08001bb0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	220f      	movs	r2, #15
 8001bbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bc0:	4b12      	ldr	r3, [pc, #72]	; (8001c0c <HAL_RCC_GetClockConfig+0x5c>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 0203 	and.w	r2, r3, #3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <HAL_RCC_GetClockConfig+0x5c>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <HAL_RCC_GetClockConfig+0x5c>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001be4:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <HAL_RCC_GetClockConfig+0x5c>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	08db      	lsrs	r3, r3, #3
 8001bea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001bf2:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <HAL_RCC_GetClockConfig+0x60>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0207 	and.w	r2, r3, #7
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	601a      	str	r2, [r3, #0]
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	40023c00 	.word	0x40023c00

08001c14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e041      	b.n	8001caa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d106      	bne.n	8001c40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f839 	bl	8001cb2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2202      	movs	r2, #2
 8001c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3304      	adds	r3, #4
 8001c50:	4619      	mov	r1, r3
 8001c52:	4610      	mov	r0, r2
 8001c54:	f000 f9ca 	bl	8001fec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
	...

08001cc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d001      	beq.n	8001ce0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e044      	b.n	8001d6a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f042 0201 	orr.w	r2, r2, #1
 8001cf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a1e      	ldr	r2, [pc, #120]	; (8001d78 <HAL_TIM_Base_Start_IT+0xb0>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d018      	beq.n	8001d34 <HAL_TIM_Base_Start_IT+0x6c>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d0a:	d013      	beq.n	8001d34 <HAL_TIM_Base_Start_IT+0x6c>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a1a      	ldr	r2, [pc, #104]	; (8001d7c <HAL_TIM_Base_Start_IT+0xb4>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d00e      	beq.n	8001d34 <HAL_TIM_Base_Start_IT+0x6c>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a19      	ldr	r2, [pc, #100]	; (8001d80 <HAL_TIM_Base_Start_IT+0xb8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d009      	beq.n	8001d34 <HAL_TIM_Base_Start_IT+0x6c>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a17      	ldr	r2, [pc, #92]	; (8001d84 <HAL_TIM_Base_Start_IT+0xbc>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d004      	beq.n	8001d34 <HAL_TIM_Base_Start_IT+0x6c>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a16      	ldr	r2, [pc, #88]	; (8001d88 <HAL_TIM_Base_Start_IT+0xc0>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d111      	bne.n	8001d58 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d010      	beq.n	8001d68 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f042 0201 	orr.w	r2, r2, #1
 8001d54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d56:	e007      	b.n	8001d68 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3714      	adds	r7, #20
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40010000 	.word	0x40010000
 8001d7c:	40000400 	.word	0x40000400
 8001d80:	40000800 	.word	0x40000800
 8001d84:	40000c00 	.word	0x40000c00
 8001d88:	40014000 	.word	0x40014000

08001d8c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d122      	bne.n	8001de8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d11b      	bne.n	8001de8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f06f 0202 	mvn.w	r2, #2
 8001db8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f003 0303 	and.w	r3, r3, #3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f000 f8ee 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001dd4:	e005      	b.n	8001de2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 f8e0 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f000 f8f1 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	f003 0304 	and.w	r3, r3, #4
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d122      	bne.n	8001e3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	2b04      	cmp	r3, #4
 8001e02:	d11b      	bne.n	8001e3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f06f 0204 	mvn.w	r2, #4
 8001e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2202      	movs	r2, #2
 8001e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d003      	beq.n	8001e2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f8c4 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001e28:	e005      	b.n	8001e36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f000 f8b6 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 f8c7 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d122      	bne.n	8001e90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d11b      	bne.n	8001e90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f06f 0208 	mvn.w	r2, #8
 8001e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2204      	movs	r2, #4
 8001e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	69db      	ldr	r3, [r3, #28]
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d003      	beq.n	8001e7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f000 f89a 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001e7c:	e005      	b.n	8001e8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 f88c 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 f89d 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	f003 0310 	and.w	r3, r3, #16
 8001e9a:	2b10      	cmp	r3, #16
 8001e9c:	d122      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f003 0310 	and.w	r3, r3, #16
 8001ea8:	2b10      	cmp	r3, #16
 8001eaa:	d11b      	bne.n	8001ee4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f06f 0210 	mvn.w	r2, #16
 8001eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2208      	movs	r2, #8
 8001eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f870 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8001ed0:	e005      	b.n	8001ede <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f862 	bl	8001f9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 f873 	bl	8001fc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d10e      	bne.n	8001f10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d107      	bne.n	8001f10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0201 	mvn.w	r2, #1
 8001f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe fd00 	bl	8000910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f1a:	2b80      	cmp	r3, #128	; 0x80
 8001f1c:	d10e      	bne.n	8001f3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f28:	2b80      	cmp	r3, #128	; 0x80
 8001f2a:	d107      	bne.n	8001f3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f8e2 	bl	8002100 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	691b      	ldr	r3, [r3, #16]
 8001f42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f46:	2b40      	cmp	r3, #64	; 0x40
 8001f48:	d10e      	bne.n	8001f68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f54:	2b40      	cmp	r3, #64	; 0x40
 8001f56:	d107      	bne.n	8001f68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 f838 	bl	8001fd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	f003 0320 	and.w	r3, r3, #32
 8001f72:	2b20      	cmp	r3, #32
 8001f74:	d10e      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	f003 0320 	and.w	r3, r3, #32
 8001f80:	2b20      	cmp	r3, #32
 8001f82:	d107      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0220 	mvn.w	r2, #32
 8001f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f8ac 	bl	80020ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fcc:	bf00      	nop
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a34      	ldr	r2, [pc, #208]	; (80020d0 <TIM_Base_SetConfig+0xe4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d00f      	beq.n	8002024 <TIM_Base_SetConfig+0x38>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200a:	d00b      	beq.n	8002024 <TIM_Base_SetConfig+0x38>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4a31      	ldr	r2, [pc, #196]	; (80020d4 <TIM_Base_SetConfig+0xe8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d007      	beq.n	8002024 <TIM_Base_SetConfig+0x38>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a30      	ldr	r2, [pc, #192]	; (80020d8 <TIM_Base_SetConfig+0xec>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d003      	beq.n	8002024 <TIM_Base_SetConfig+0x38>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a2f      	ldr	r2, [pc, #188]	; (80020dc <TIM_Base_SetConfig+0xf0>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d108      	bne.n	8002036 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800202a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	4313      	orrs	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a25      	ldr	r2, [pc, #148]	; (80020d0 <TIM_Base_SetConfig+0xe4>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d01b      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002044:	d017      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a22      	ldr	r2, [pc, #136]	; (80020d4 <TIM_Base_SetConfig+0xe8>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d013      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a21      	ldr	r2, [pc, #132]	; (80020d8 <TIM_Base_SetConfig+0xec>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d00f      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a20      	ldr	r2, [pc, #128]	; (80020dc <TIM_Base_SetConfig+0xf0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d00b      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a1f      	ldr	r2, [pc, #124]	; (80020e0 <TIM_Base_SetConfig+0xf4>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d007      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a1e      	ldr	r2, [pc, #120]	; (80020e4 <TIM_Base_SetConfig+0xf8>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d003      	beq.n	8002076 <TIM_Base_SetConfig+0x8a>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a1d      	ldr	r2, [pc, #116]	; (80020e8 <TIM_Base_SetConfig+0xfc>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d108      	bne.n	8002088 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800207c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4313      	orrs	r3, r2
 8002086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	4313      	orrs	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a08      	ldr	r2, [pc, #32]	; (80020d0 <TIM_Base_SetConfig+0xe4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d103      	bne.n	80020bc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	691a      	ldr	r2, [r3, #16]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2201      	movs	r2, #1
 80020c0:	615a      	str	r2, [r3, #20]
}
 80020c2:	bf00      	nop
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	40010000 	.word	0x40010000
 80020d4:	40000400 	.word	0x40000400
 80020d8:	40000800 	.word	0x40000800
 80020dc:	40000c00 	.word	0x40000c00
 80020e0:	40014000 	.word	0x40014000
 80020e4:	40014400 	.word	0x40014400
 80020e8:	40014800 	.word	0x40014800

080020ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002108:	bf00      	nop
 800210a:	370c      	adds	r7, #12
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e03f      	b.n	80021a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800212c:	b2db      	uxtb	r3, r3
 800212e:	2b00      	cmp	r3, #0
 8002130:	d106      	bne.n	8002140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7fe fc2c 	bl	8000998 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2224      	movs	r2, #36	; 0x24
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002156:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f929 	bl	80023b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	691a      	ldr	r2, [r3, #16]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800216c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	695a      	ldr	r2, [r3, #20]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800217c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68da      	ldr	r2, [r3, #12]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800218c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2220      	movs	r2, #32
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2220      	movs	r2, #32
 80021a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b08a      	sub	sp, #40	; 0x28
 80021b2:	af02      	add	r7, sp, #8
 80021b4:	60f8      	str	r0, [r7, #12]
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	603b      	str	r3, [r7, #0]
 80021ba:	4613      	mov	r3, r2
 80021bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021be:	2300      	movs	r3, #0
 80021c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b20      	cmp	r3, #32
 80021cc:	d17c      	bne.n	80022c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <HAL_UART_Transmit+0x2c>
 80021d4:	88fb      	ldrh	r3, [r7, #6]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e075      	b.n	80022ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d101      	bne.n	80021ec <HAL_UART_Transmit+0x3e>
 80021e8:	2302      	movs	r3, #2
 80021ea:	e06e      	b.n	80022ca <HAL_UART_Transmit+0x11c>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2221      	movs	r2, #33	; 0x21
 80021fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002202:	f7fe fdd5 	bl	8000db0 <HAL_GetTick>
 8002206:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	88fa      	ldrh	r2, [r7, #6]
 800220c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	88fa      	ldrh	r2, [r7, #6]
 8002212:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800221c:	d108      	bne.n	8002230 <HAL_UART_Transmit+0x82>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d104      	bne.n	8002230 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	61bb      	str	r3, [r7, #24]
 800222e:	e003      	b.n	8002238 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002234:	2300      	movs	r3, #0
 8002236:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002240:	e02a      	b.n	8002298 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	2200      	movs	r2, #0
 800224a:	2180      	movs	r1, #128	; 0x80
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 f840 	bl	80022d2 <UART_WaitOnFlagUntilTimeout>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d001      	beq.n	800225c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e036      	b.n	80022ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10b      	bne.n	800227a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002270:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	3302      	adds	r3, #2
 8002276:	61bb      	str	r3, [r7, #24]
 8002278:	e007      	b.n	800228a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	781a      	ldrb	r2, [r3, #0]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	3301      	adds	r3, #1
 8002288:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800228e:	b29b      	uxth	r3, r3
 8002290:	3b01      	subs	r3, #1
 8002292:	b29a      	uxth	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800229c:	b29b      	uxth	r3, r3
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1cf      	bne.n	8002242 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2200      	movs	r2, #0
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	68f8      	ldr	r0, [r7, #12]
 80022ae:	f000 f810 	bl	80022d2 <UART_WaitOnFlagUntilTimeout>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e006      	b.n	80022ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2220      	movs	r2, #32
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80022c4:	2300      	movs	r3, #0
 80022c6:	e000      	b.n	80022ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80022c8:	2302      	movs	r3, #2
  }
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3720      	adds	r7, #32
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b090      	sub	sp, #64	; 0x40
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	60f8      	str	r0, [r7, #12]
 80022da:	60b9      	str	r1, [r7, #8]
 80022dc:	603b      	str	r3, [r7, #0]
 80022de:	4613      	mov	r3, r2
 80022e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022e2:	e050      	b.n	8002386 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ea:	d04c      	beq.n	8002386 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d007      	beq.n	8002302 <UART_WaitOnFlagUntilTimeout+0x30>
 80022f2:	f7fe fd5d 	bl	8000db0 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022fe:	429a      	cmp	r2, r3
 8002300:	d241      	bcs.n	8002386 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	330c      	adds	r3, #12
 8002308:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800230a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800230c:	e853 3f00 	ldrex	r3, [r3]
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002314:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002318:	63fb      	str	r3, [r7, #60]	; 0x3c
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	330c      	adds	r3, #12
 8002320:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002322:	637a      	str	r2, [r7, #52]	; 0x34
 8002324:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002326:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002328:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800232a:	e841 2300 	strex	r3, r2, [r1]
 800232e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002330:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1e5      	bne.n	8002302 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	3314      	adds	r3, #20
 800233c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	e853 3f00 	ldrex	r3, [r3]
 8002344:	613b      	str	r3, [r7, #16]
   return(result);
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	f023 0301 	bic.w	r3, r3, #1
 800234c:	63bb      	str	r3, [r7, #56]	; 0x38
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	3314      	adds	r3, #20
 8002354:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002356:	623a      	str	r2, [r7, #32]
 8002358:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800235a:	69f9      	ldr	r1, [r7, #28]
 800235c:	6a3a      	ldr	r2, [r7, #32]
 800235e:	e841 2300 	strex	r3, r2, [r1]
 8002362:	61bb      	str	r3, [r7, #24]
   return(result);
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1e5      	bne.n	8002336 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2220      	movs	r2, #32
 800236e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2220      	movs	r2, #32
 8002376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e00f      	b.n	80023a6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	4013      	ands	r3, r2
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	429a      	cmp	r2, r3
 8002394:	bf0c      	ite	eq
 8002396:	2301      	moveq	r3, #1
 8002398:	2300      	movne	r3, #0
 800239a:	b2db      	uxtb	r3, r3
 800239c:	461a      	mov	r2, r3
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d09f      	beq.n	80022e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3740      	adds	r7, #64	; 0x40
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023b4:	b09f      	sub	sp, #124	; 0x7c
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023c6:	68d9      	ldr	r1, [r3, #12]
 80023c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	ea40 0301 	orr.w	r3, r0, r1
 80023d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	431a      	orrs	r2, r3
 80023dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023de:	695b      	ldr	r3, [r3, #20]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80023ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80023f4:	f021 010c 	bic.w	r1, r1, #12
 80023f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023fe:	430b      	orrs	r3, r1
 8002400:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002402:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	695b      	ldr	r3, [r3, #20]
 8002408:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800240c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800240e:	6999      	ldr	r1, [r3, #24]
 8002410:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	ea40 0301 	orr.w	r3, r0, r1
 8002418:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800241a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4bc5      	ldr	r3, [pc, #788]	; (8002734 <UART_SetConfig+0x384>)
 8002420:	429a      	cmp	r2, r3
 8002422:	d004      	beq.n	800242e <UART_SetConfig+0x7e>
 8002424:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4bc3      	ldr	r3, [pc, #780]	; (8002738 <UART_SetConfig+0x388>)
 800242a:	429a      	cmp	r2, r3
 800242c:	d103      	bne.n	8002436 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800242e:	f7ff fbab 	bl	8001b88 <HAL_RCC_GetPCLK2Freq>
 8002432:	6778      	str	r0, [r7, #116]	; 0x74
 8002434:	e002      	b.n	800243c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002436:	f7ff fb93 	bl	8001b60 <HAL_RCC_GetPCLK1Freq>
 800243a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800243c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002444:	f040 80b6 	bne.w	80025b4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002448:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800244a:	461c      	mov	r4, r3
 800244c:	f04f 0500 	mov.w	r5, #0
 8002450:	4622      	mov	r2, r4
 8002452:	462b      	mov	r3, r5
 8002454:	1891      	adds	r1, r2, r2
 8002456:	6439      	str	r1, [r7, #64]	; 0x40
 8002458:	415b      	adcs	r3, r3
 800245a:	647b      	str	r3, [r7, #68]	; 0x44
 800245c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002460:	1912      	adds	r2, r2, r4
 8002462:	eb45 0303 	adc.w	r3, r5, r3
 8002466:	f04f 0000 	mov.w	r0, #0
 800246a:	f04f 0100 	mov.w	r1, #0
 800246e:	00d9      	lsls	r1, r3, #3
 8002470:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002474:	00d0      	lsls	r0, r2, #3
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	1911      	adds	r1, r2, r4
 800247c:	6639      	str	r1, [r7, #96]	; 0x60
 800247e:	416b      	adcs	r3, r5
 8002480:	667b      	str	r3, [r7, #100]	; 0x64
 8002482:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	461a      	mov	r2, r3
 8002488:	f04f 0300 	mov.w	r3, #0
 800248c:	1891      	adds	r1, r2, r2
 800248e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002490:	415b      	adcs	r3, r3
 8002492:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002494:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002498:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800249c:	f7fd fef0 	bl	8000280 <__aeabi_uldivmod>
 80024a0:	4602      	mov	r2, r0
 80024a2:	460b      	mov	r3, r1
 80024a4:	4ba5      	ldr	r3, [pc, #660]	; (800273c <UART_SetConfig+0x38c>)
 80024a6:	fba3 2302 	umull	r2, r3, r3, r2
 80024aa:	095b      	lsrs	r3, r3, #5
 80024ac:	011e      	lsls	r6, r3, #4
 80024ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024b0:	461c      	mov	r4, r3
 80024b2:	f04f 0500 	mov.w	r5, #0
 80024b6:	4622      	mov	r2, r4
 80024b8:	462b      	mov	r3, r5
 80024ba:	1891      	adds	r1, r2, r2
 80024bc:	6339      	str	r1, [r7, #48]	; 0x30
 80024be:	415b      	adcs	r3, r3
 80024c0:	637b      	str	r3, [r7, #52]	; 0x34
 80024c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80024c6:	1912      	adds	r2, r2, r4
 80024c8:	eb45 0303 	adc.w	r3, r5, r3
 80024cc:	f04f 0000 	mov.w	r0, #0
 80024d0:	f04f 0100 	mov.w	r1, #0
 80024d4:	00d9      	lsls	r1, r3, #3
 80024d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80024da:	00d0      	lsls	r0, r2, #3
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	1911      	adds	r1, r2, r4
 80024e2:	65b9      	str	r1, [r7, #88]	; 0x58
 80024e4:	416b      	adcs	r3, r5
 80024e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80024e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	461a      	mov	r2, r3
 80024ee:	f04f 0300 	mov.w	r3, #0
 80024f2:	1891      	adds	r1, r2, r2
 80024f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80024f6:	415b      	adcs	r3, r3
 80024f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80024fe:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002502:	f7fd febd 	bl	8000280 <__aeabi_uldivmod>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	4b8c      	ldr	r3, [pc, #560]	; (800273c <UART_SetConfig+0x38c>)
 800250c:	fba3 1302 	umull	r1, r3, r3, r2
 8002510:	095b      	lsrs	r3, r3, #5
 8002512:	2164      	movs	r1, #100	; 0x64
 8002514:	fb01 f303 	mul.w	r3, r1, r3
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	3332      	adds	r3, #50	; 0x32
 800251e:	4a87      	ldr	r2, [pc, #540]	; (800273c <UART_SetConfig+0x38c>)
 8002520:	fba2 2303 	umull	r2, r3, r2, r3
 8002524:	095b      	lsrs	r3, r3, #5
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800252c:	441e      	add	r6, r3
 800252e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002530:	4618      	mov	r0, r3
 8002532:	f04f 0100 	mov.w	r1, #0
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	1894      	adds	r4, r2, r2
 800253c:	623c      	str	r4, [r7, #32]
 800253e:	415b      	adcs	r3, r3
 8002540:	627b      	str	r3, [r7, #36]	; 0x24
 8002542:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002546:	1812      	adds	r2, r2, r0
 8002548:	eb41 0303 	adc.w	r3, r1, r3
 800254c:	f04f 0400 	mov.w	r4, #0
 8002550:	f04f 0500 	mov.w	r5, #0
 8002554:	00dd      	lsls	r5, r3, #3
 8002556:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800255a:	00d4      	lsls	r4, r2, #3
 800255c:	4622      	mov	r2, r4
 800255e:	462b      	mov	r3, r5
 8002560:	1814      	adds	r4, r2, r0
 8002562:	653c      	str	r4, [r7, #80]	; 0x50
 8002564:	414b      	adcs	r3, r1
 8002566:	657b      	str	r3, [r7, #84]	; 0x54
 8002568:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	461a      	mov	r2, r3
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	1891      	adds	r1, r2, r2
 8002574:	61b9      	str	r1, [r7, #24]
 8002576:	415b      	adcs	r3, r3
 8002578:	61fb      	str	r3, [r7, #28]
 800257a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800257e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002582:	f7fd fe7d 	bl	8000280 <__aeabi_uldivmod>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4b6c      	ldr	r3, [pc, #432]	; (800273c <UART_SetConfig+0x38c>)
 800258c:	fba3 1302 	umull	r1, r3, r3, r2
 8002590:	095b      	lsrs	r3, r3, #5
 8002592:	2164      	movs	r1, #100	; 0x64
 8002594:	fb01 f303 	mul.w	r3, r1, r3
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	3332      	adds	r3, #50	; 0x32
 800259e:	4a67      	ldr	r2, [pc, #412]	; (800273c <UART_SetConfig+0x38c>)
 80025a0:	fba2 2303 	umull	r2, r3, r2, r3
 80025a4:	095b      	lsrs	r3, r3, #5
 80025a6:	f003 0207 	and.w	r2, r3, #7
 80025aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4432      	add	r2, r6
 80025b0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80025b2:	e0b9      	b.n	8002728 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b6:	461c      	mov	r4, r3
 80025b8:	f04f 0500 	mov.w	r5, #0
 80025bc:	4622      	mov	r2, r4
 80025be:	462b      	mov	r3, r5
 80025c0:	1891      	adds	r1, r2, r2
 80025c2:	6139      	str	r1, [r7, #16]
 80025c4:	415b      	adcs	r3, r3
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025cc:	1912      	adds	r2, r2, r4
 80025ce:	eb45 0303 	adc.w	r3, r5, r3
 80025d2:	f04f 0000 	mov.w	r0, #0
 80025d6:	f04f 0100 	mov.w	r1, #0
 80025da:	00d9      	lsls	r1, r3, #3
 80025dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80025e0:	00d0      	lsls	r0, r2, #3
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	eb12 0804 	adds.w	r8, r2, r4
 80025ea:	eb43 0905 	adc.w	r9, r3, r5
 80025ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f04f 0100 	mov.w	r1, #0
 80025f8:	f04f 0200 	mov.w	r2, #0
 80025fc:	f04f 0300 	mov.w	r3, #0
 8002600:	008b      	lsls	r3, r1, #2
 8002602:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002606:	0082      	lsls	r2, r0, #2
 8002608:	4640      	mov	r0, r8
 800260a:	4649      	mov	r1, r9
 800260c:	f7fd fe38 	bl	8000280 <__aeabi_uldivmod>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4b49      	ldr	r3, [pc, #292]	; (800273c <UART_SetConfig+0x38c>)
 8002616:	fba3 2302 	umull	r2, r3, r3, r2
 800261a:	095b      	lsrs	r3, r3, #5
 800261c:	011e      	lsls	r6, r3, #4
 800261e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002620:	4618      	mov	r0, r3
 8002622:	f04f 0100 	mov.w	r1, #0
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	1894      	adds	r4, r2, r2
 800262c:	60bc      	str	r4, [r7, #8]
 800262e:	415b      	adcs	r3, r3
 8002630:	60fb      	str	r3, [r7, #12]
 8002632:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002636:	1812      	adds	r2, r2, r0
 8002638:	eb41 0303 	adc.w	r3, r1, r3
 800263c:	f04f 0400 	mov.w	r4, #0
 8002640:	f04f 0500 	mov.w	r5, #0
 8002644:	00dd      	lsls	r5, r3, #3
 8002646:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800264a:	00d4      	lsls	r4, r2, #3
 800264c:	4622      	mov	r2, r4
 800264e:	462b      	mov	r3, r5
 8002650:	1814      	adds	r4, r2, r0
 8002652:	64bc      	str	r4, [r7, #72]	; 0x48
 8002654:	414b      	adcs	r3, r1
 8002656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4618      	mov	r0, r3
 800265e:	f04f 0100 	mov.w	r1, #0
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	f04f 0300 	mov.w	r3, #0
 800266a:	008b      	lsls	r3, r1, #2
 800266c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002670:	0082      	lsls	r2, r0, #2
 8002672:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002676:	f7fd fe03 	bl	8000280 <__aeabi_uldivmod>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4b2f      	ldr	r3, [pc, #188]	; (800273c <UART_SetConfig+0x38c>)
 8002680:	fba3 1302 	umull	r1, r3, r3, r2
 8002684:	095b      	lsrs	r3, r3, #5
 8002686:	2164      	movs	r1, #100	; 0x64
 8002688:	fb01 f303 	mul.w	r3, r1, r3
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	3332      	adds	r3, #50	; 0x32
 8002692:	4a2a      	ldr	r2, [pc, #168]	; (800273c <UART_SetConfig+0x38c>)
 8002694:	fba2 2303 	umull	r2, r3, r2, r3
 8002698:	095b      	lsrs	r3, r3, #5
 800269a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800269e:	441e      	add	r6, r3
 80026a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026a2:	4618      	mov	r0, r3
 80026a4:	f04f 0100 	mov.w	r1, #0
 80026a8:	4602      	mov	r2, r0
 80026aa:	460b      	mov	r3, r1
 80026ac:	1894      	adds	r4, r2, r2
 80026ae:	603c      	str	r4, [r7, #0]
 80026b0:	415b      	adcs	r3, r3
 80026b2:	607b      	str	r3, [r7, #4]
 80026b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026b8:	1812      	adds	r2, r2, r0
 80026ba:	eb41 0303 	adc.w	r3, r1, r3
 80026be:	f04f 0400 	mov.w	r4, #0
 80026c2:	f04f 0500 	mov.w	r5, #0
 80026c6:	00dd      	lsls	r5, r3, #3
 80026c8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80026cc:	00d4      	lsls	r4, r2, #3
 80026ce:	4622      	mov	r2, r4
 80026d0:	462b      	mov	r3, r5
 80026d2:	eb12 0a00 	adds.w	sl, r2, r0
 80026d6:	eb43 0b01 	adc.w	fp, r3, r1
 80026da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4618      	mov	r0, r3
 80026e0:	f04f 0100 	mov.w	r1, #0
 80026e4:	f04f 0200 	mov.w	r2, #0
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	008b      	lsls	r3, r1, #2
 80026ee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80026f2:	0082      	lsls	r2, r0, #2
 80026f4:	4650      	mov	r0, sl
 80026f6:	4659      	mov	r1, fp
 80026f8:	f7fd fdc2 	bl	8000280 <__aeabi_uldivmod>
 80026fc:	4602      	mov	r2, r0
 80026fe:	460b      	mov	r3, r1
 8002700:	4b0e      	ldr	r3, [pc, #56]	; (800273c <UART_SetConfig+0x38c>)
 8002702:	fba3 1302 	umull	r1, r3, r3, r2
 8002706:	095b      	lsrs	r3, r3, #5
 8002708:	2164      	movs	r1, #100	; 0x64
 800270a:	fb01 f303 	mul.w	r3, r1, r3
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	011b      	lsls	r3, r3, #4
 8002712:	3332      	adds	r3, #50	; 0x32
 8002714:	4a09      	ldr	r2, [pc, #36]	; (800273c <UART_SetConfig+0x38c>)
 8002716:	fba2 2303 	umull	r2, r3, r2, r3
 800271a:	095b      	lsrs	r3, r3, #5
 800271c:	f003 020f 	and.w	r2, r3, #15
 8002720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4432      	add	r2, r6
 8002726:	609a      	str	r2, [r3, #8]
}
 8002728:	bf00      	nop
 800272a:	377c      	adds	r7, #124	; 0x7c
 800272c:	46bd      	mov	sp, r7
 800272e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002732:	bf00      	nop
 8002734:	40011000 	.word	0x40011000
 8002738:	40011400 	.word	0x40011400
 800273c:	51eb851f 	.word	0x51eb851f

08002740 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002744:	4b05      	ldr	r3, [pc, #20]	; (800275c <SysTick_Handler+0x1c>)
 8002746:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002748:	f001 fd8c 	bl	8004264 <xTaskGetSchedulerState>
 800274c:	4603      	mov	r3, r0
 800274e:	2b01      	cmp	r3, #1
 8002750:	d001      	beq.n	8002756 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002752:	f002 fc71 	bl	8005038 <xPortSysTickHandler>
  }
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	e000e010 	.word	0xe000e010

08002760 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4a07      	ldr	r2, [pc, #28]	; (800278c <vApplicationGetIdleTaskMemory+0x2c>)
 8002770:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	4a06      	ldr	r2, [pc, #24]	; (8002790 <vApplicationGetIdleTaskMemory+0x30>)
 8002776:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2280      	movs	r2, #128	; 0x80
 800277c:	601a      	str	r2, [r3, #0]
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000094 	.word	0x20000094
 8002790:	200000f0 	.word	0x200000f0

08002794 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4a07      	ldr	r2, [pc, #28]	; (80027c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80027a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	4a06      	ldr	r2, [pc, #24]	; (80027c4 <vApplicationGetTimerTaskMemory+0x30>)
 80027aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027b2:	601a      	str	r2, [r3, #0]
}
 80027b4:	bf00      	nop
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	200002f0 	.word	0x200002f0
 80027c4:	2000034c 	.word	0x2000034c

080027c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f103 0208 	add.w	r2, r3, #8
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f04f 32ff 	mov.w	r2, #4294967295
 80027e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f103 0208 	add.w	r2, r3, #8
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f103 0208 	add.w	r2, r3, #8
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2200      	movs	r2, #0
 8002814:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002822:	b480      	push	{r7}
 8002824:	b085      	sub	sp, #20
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
 800282a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	689a      	ldr	r2, [r3, #8]
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	601a      	str	r2, [r3, #0]
}
 800285e:	bf00      	nop
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr

0800286a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800286a:	b480      	push	{r7}
 800286c:	b085      	sub	sp, #20
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002880:	d103      	bne.n	800288a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	e00c      	b.n	80028a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3308      	adds	r3, #8
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	e002      	b.n	8002898 <vListInsert+0x2e>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	60fb      	str	r3, [r7, #12]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68ba      	ldr	r2, [r7, #8]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d2f6      	bcs.n	8002892 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	685a      	ldr	r2, [r3, #4]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	601a      	str	r2, [r3, #0]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	6892      	ldr	r2, [r2, #8]
 80028f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6852      	ldr	r2, [r2, #4]
 80028fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	429a      	cmp	r2, r3
 8002906:	d103      	bne.n	8002910 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	1e5a      	subs	r2, r3, #1
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10a      	bne.n	800295a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002948:	f383 8811 	msr	BASEPRI, r3
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002956:	bf00      	nop
 8002958:	e7fe      	b.n	8002958 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800295a:	f002 fadb 	bl	8004f14 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002966:	68f9      	ldr	r1, [r7, #12]
 8002968:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800296a:	fb01 f303 	mul.w	r3, r1, r3
 800296e:	441a      	add	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800298a:	3b01      	subs	r3, #1
 800298c:	68f9      	ldr	r1, [r7, #12]
 800298e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002990:	fb01 f303 	mul.w	r3, r1, r3
 8002994:	441a      	add	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	22ff      	movs	r2, #255	; 0xff
 800299e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	22ff      	movs	r2, #255	; 0xff
 80029a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d114      	bne.n	80029da <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d01a      	beq.n	80029ee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3310      	adds	r3, #16
 80029bc:	4618      	mov	r0, r3
 80029be:	f001 fa93 	bl	8003ee8 <xTaskRemoveFromEventList>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d012      	beq.n	80029ee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80029c8:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <xQueueGenericReset+0xcc>)
 80029ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	f3bf 8f4f 	dsb	sy
 80029d4:	f3bf 8f6f 	isb	sy
 80029d8:	e009      	b.n	80029ee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	3310      	adds	r3, #16
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff fef2 	bl	80027c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3324      	adds	r3, #36	; 0x24
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff feed 	bl	80027c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029ee:	f002 fac1 	bl	8004f74 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029f2:	2301      	movs	r3, #1
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3710      	adds	r7, #16
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	e000ed04 	.word	0xe000ed04

08002a00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08e      	sub	sp, #56	; 0x38
 8002a04:	af02      	add	r7, sp, #8
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
 8002a0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10a      	bne.n	8002a2a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a18:	f383 8811 	msr	BASEPRI, r3
 8002a1c:	f3bf 8f6f 	isb	sy
 8002a20:	f3bf 8f4f 	dsb	sy
 8002a24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002a26:	bf00      	nop
 8002a28:	e7fe      	b.n	8002a28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10a      	bne.n	8002a46 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a34:	f383 8811 	msr	BASEPRI, r3
 8002a38:	f3bf 8f6f 	isb	sy
 8002a3c:	f3bf 8f4f 	dsb	sy
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002a42:	bf00      	nop
 8002a44:	e7fe      	b.n	8002a44 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <xQueueGenericCreateStatic+0x52>
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <xQueueGenericCreateStatic+0x56>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <xQueueGenericCreateStatic+0x58>
 8002a56:	2300      	movs	r3, #0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d10a      	bne.n	8002a72 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a60:	f383 8811 	msr	BASEPRI, r3
 8002a64:	f3bf 8f6f 	isb	sy
 8002a68:	f3bf 8f4f 	dsb	sy
 8002a6c:	623b      	str	r3, [r7, #32]
}
 8002a6e:	bf00      	nop
 8002a70:	e7fe      	b.n	8002a70 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d102      	bne.n	8002a7e <xQueueGenericCreateStatic+0x7e>
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <xQueueGenericCreateStatic+0x82>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <xQueueGenericCreateStatic+0x84>
 8002a82:	2300      	movs	r3, #0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10a      	bne.n	8002a9e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a8c:	f383 8811 	msr	BASEPRI, r3
 8002a90:	f3bf 8f6f 	isb	sy
 8002a94:	f3bf 8f4f 	dsb	sy
 8002a98:	61fb      	str	r3, [r7, #28]
}
 8002a9a:	bf00      	nop
 8002a9c:	e7fe      	b.n	8002a9c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a9e:	2350      	movs	r3, #80	; 0x50
 8002aa0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b50      	cmp	r3, #80	; 0x50
 8002aa6:	d00a      	beq.n	8002abe <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aac:	f383 8811 	msr	BASEPRI, r3
 8002ab0:	f3bf 8f6f 	isb	sy
 8002ab4:	f3bf 8f4f 	dsb	sy
 8002ab8:	61bb      	str	r3, [r7, #24]
}
 8002aba:	bf00      	nop
 8002abc:	e7fe      	b.n	8002abc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002abe:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00d      	beq.n	8002ae6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ad2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad8:	9300      	str	r3, [sp, #0]
 8002ada:	4613      	mov	r3, r2
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	68b9      	ldr	r1, [r7, #8]
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f000 f83f 	bl	8002b64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3730      	adds	r7, #48	; 0x30
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b08a      	sub	sp, #40	; 0x28
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	4613      	mov	r3, r2
 8002afc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10a      	bne.n	8002b1a <xQueueGenericCreate+0x2a>
	__asm volatile
 8002b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b08:	f383 8811 	msr	BASEPRI, r3
 8002b0c:	f3bf 8f6f 	isb	sy
 8002b10:	f3bf 8f4f 	dsb	sy
 8002b14:	613b      	str	r3, [r7, #16]
}
 8002b16:	bf00      	nop
 8002b18:	e7fe      	b.n	8002b18 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	fb02 f303 	mul.w	r3, r2, r3
 8002b22:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	3350      	adds	r3, #80	; 0x50
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f002 fb15 	bl	8005158 <pvPortMalloc>
 8002b2e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d011      	beq.n	8002b5a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	3350      	adds	r3, #80	; 0x50
 8002b3e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b48:	79fa      	ldrb	r2, [r7, #7]
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	68b9      	ldr	r1, [r7, #8]
 8002b54:	68f8      	ldr	r0, [r7, #12]
 8002b56:	f000 f805 	bl	8002b64 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b5a:	69bb      	ldr	r3, [r7, #24]
	}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3720      	adds	r7, #32
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d103      	bne.n	8002b80 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	e002      	b.n	8002b86 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	68ba      	ldr	r2, [r7, #8]
 8002b90:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b92:	2101      	movs	r1, #1
 8002b94:	69b8      	ldr	r0, [r7, #24]
 8002b96:	f7ff fecb 	bl	8002930 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	78fa      	ldrb	r2, [r7, #3]
 8002b9e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ba2:	bf00      	nop
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b086      	sub	sp, #24
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8002bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bbe:	f383 8811 	msr	BASEPRI, r3
 8002bc2:	f3bf 8f6f 	isb	sy
 8002bc6:	f3bf 8f4f 	dsb	sy
 8002bca:	613b      	str	r3, [r7, #16]
}
 8002bcc:	bf00      	nop
 8002bce:	e7fe      	b.n	8002bce <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d90a      	bls.n	8002bee <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8002bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bdc:	f383 8811 	msr	BASEPRI, r3
 8002be0:	f3bf 8f6f 	isb	sy
 8002be4:	f3bf 8f4f 	dsb	sy
 8002be8:	60fb      	str	r3, [r7, #12]
}
 8002bea:	bf00      	nop
 8002bec:	e7fe      	b.n	8002bec <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002bee:	2202      	movs	r2, #2
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7ff ff7c 	bl	8002af0 <xQueueGenericCreate>
 8002bf8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8002c06:	697b      	ldr	r3, [r7, #20]
	}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08e      	sub	sp, #56	; 0x38
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	607a      	str	r2, [r7, #4]
 8002c1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10a      	bne.n	8002c42 <xQueueGenericSend+0x32>
	__asm volatile
 8002c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c30:	f383 8811 	msr	BASEPRI, r3
 8002c34:	f3bf 8f6f 	isb	sy
 8002c38:	f3bf 8f4f 	dsb	sy
 8002c3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002c3e:	bf00      	nop
 8002c40:	e7fe      	b.n	8002c40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d103      	bne.n	8002c50 <xQueueGenericSend+0x40>
 8002c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <xQueueGenericSend+0x44>
 8002c50:	2301      	movs	r3, #1
 8002c52:	e000      	b.n	8002c56 <xQueueGenericSend+0x46>
 8002c54:	2300      	movs	r3, #0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10a      	bne.n	8002c70 <xQueueGenericSend+0x60>
	__asm volatile
 8002c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c5e:	f383 8811 	msr	BASEPRI, r3
 8002c62:	f3bf 8f6f 	isb	sy
 8002c66:	f3bf 8f4f 	dsb	sy
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002c6c:	bf00      	nop
 8002c6e:	e7fe      	b.n	8002c6e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d103      	bne.n	8002c7e <xQueueGenericSend+0x6e>
 8002c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <xQueueGenericSend+0x72>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <xQueueGenericSend+0x74>
 8002c82:	2300      	movs	r3, #0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10a      	bne.n	8002c9e <xQueueGenericSend+0x8e>
	__asm volatile
 8002c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	623b      	str	r3, [r7, #32]
}
 8002c9a:	bf00      	nop
 8002c9c:	e7fe      	b.n	8002c9c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c9e:	f001 fae1 	bl	8004264 <xTaskGetSchedulerState>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d102      	bne.n	8002cae <xQueueGenericSend+0x9e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <xQueueGenericSend+0xa2>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <xQueueGenericSend+0xa4>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10a      	bne.n	8002cce <xQueueGenericSend+0xbe>
	__asm volatile
 8002cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cbc:	f383 8811 	msr	BASEPRI, r3
 8002cc0:	f3bf 8f6f 	isb	sy
 8002cc4:	f3bf 8f4f 	dsb	sy
 8002cc8:	61fb      	str	r3, [r7, #28]
}
 8002cca:	bf00      	nop
 8002ccc:	e7fe      	b.n	8002ccc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002cce:	f002 f921 	bl	8004f14 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d302      	bcc.n	8002ce4 <xQueueGenericSend+0xd4>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d129      	bne.n	8002d38 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	68b9      	ldr	r1, [r7, #8]
 8002ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cea:	f000 fb2f 	bl	800334c <prvCopyDataToQueue>
 8002cee:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d010      	beq.n	8002d1a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfa:	3324      	adds	r3, #36	; 0x24
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 f8f3 	bl	8003ee8 <xTaskRemoveFromEventList>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d013      	beq.n	8002d30 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d08:	4b3f      	ldr	r3, [pc, #252]	; (8002e08 <xQueueGenericSend+0x1f8>)
 8002d0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	f3bf 8f6f 	isb	sy
 8002d18:	e00a      	b.n	8002d30 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d007      	beq.n	8002d30 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d20:	4b39      	ldr	r3, [pc, #228]	; (8002e08 <xQueueGenericSend+0x1f8>)
 8002d22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d26:	601a      	str	r2, [r3, #0]
 8002d28:	f3bf 8f4f 	dsb	sy
 8002d2c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d30:	f002 f920 	bl	8004f74 <vPortExitCritical>
				return pdPASS;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e063      	b.n	8002e00 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d103      	bne.n	8002d46 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d3e:	f002 f919 	bl	8004f74 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d42:	2300      	movs	r3, #0
 8002d44:	e05c      	b.n	8002e00 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d106      	bne.n	8002d5a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d4c:	f107 0314 	add.w	r3, r7, #20
 8002d50:	4618      	mov	r0, r3
 8002d52:	f001 f92d 	bl	8003fb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d56:	2301      	movs	r3, #1
 8002d58:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d5a:	f002 f90b 	bl	8004f74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d5e:	f000 fe9f 	bl	8003aa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d62:	f002 f8d7 	bl	8004f14 <vPortEnterCritical>
 8002d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d6c:	b25b      	sxtb	r3, r3
 8002d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d72:	d103      	bne.n	8002d7c <xQueueGenericSend+0x16c>
 8002d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d82:	b25b      	sxtb	r3, r3
 8002d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d88:	d103      	bne.n	8002d92 <xQueueGenericSend+0x182>
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d92:	f002 f8ef 	bl	8004f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d96:	1d3a      	adds	r2, r7, #4
 8002d98:	f107 0314 	add.w	r3, r7, #20
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f001 f91c 	bl	8003fdc <xTaskCheckForTimeOut>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d124      	bne.n	8002df4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002daa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dac:	f000 fbc6 	bl	800353c <prvIsQueueFull>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d018      	beq.n	8002de8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db8:	3310      	adds	r3, #16
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f001 f842 	bl	8003e48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002dc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dc6:	f000 fb51 	bl	800346c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002dca:	f000 fe77 	bl	8003abc <xTaskResumeAll>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f47f af7c 	bne.w	8002cce <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002dd6:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <xQueueGenericSend+0x1f8>)
 8002dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	f3bf 8f4f 	dsb	sy
 8002de2:	f3bf 8f6f 	isb	sy
 8002de6:	e772      	b.n	8002cce <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002de8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002dea:	f000 fb3f 	bl	800346c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002dee:	f000 fe65 	bl	8003abc <xTaskResumeAll>
 8002df2:	e76c      	b.n	8002cce <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002df4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002df6:	f000 fb39 	bl	800346c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002dfa:	f000 fe5f 	bl	8003abc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002dfe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3738      	adds	r7, #56	; 0x38
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	e000ed04 	.word	0xe000ed04

08002e0c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b090      	sub	sp, #64	; 0x40
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10a      	bne.n	8002e3a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e28:	f383 8811 	msr	BASEPRI, r3
 8002e2c:	f3bf 8f6f 	isb	sy
 8002e30:	f3bf 8f4f 	dsb	sy
 8002e34:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e36:	bf00      	nop
 8002e38:	e7fe      	b.n	8002e38 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d103      	bne.n	8002e48 <xQueueGenericSendFromISR+0x3c>
 8002e40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <xQueueGenericSendFromISR+0x40>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <xQueueGenericSendFromISR+0x42>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10a      	bne.n	8002e68 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e56:	f383 8811 	msr	BASEPRI, r3
 8002e5a:	f3bf 8f6f 	isb	sy
 8002e5e:	f3bf 8f4f 	dsb	sy
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e64:	bf00      	nop
 8002e66:	e7fe      	b.n	8002e66 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d103      	bne.n	8002e76 <xQueueGenericSendFromISR+0x6a>
 8002e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <xQueueGenericSendFromISR+0x6e>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <xQueueGenericSendFromISR+0x70>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10a      	bne.n	8002e96 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e84:	f383 8811 	msr	BASEPRI, r3
 8002e88:	f3bf 8f6f 	isb	sy
 8002e8c:	f3bf 8f4f 	dsb	sy
 8002e90:	623b      	str	r3, [r7, #32]
}
 8002e92:	bf00      	nop
 8002e94:	e7fe      	b.n	8002e94 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e96:	f002 f91f 	bl	80050d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002e9a:	f3ef 8211 	mrs	r2, BASEPRI
 8002e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea2:	f383 8811 	msr	BASEPRI, r3
 8002ea6:	f3bf 8f6f 	isb	sy
 8002eaa:	f3bf 8f4f 	dsb	sy
 8002eae:	61fa      	str	r2, [r7, #28]
 8002eb0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002eb2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002eb4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d302      	bcc.n	8002ec8 <xQueueGenericSendFromISR+0xbc>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d12f      	bne.n	8002f28 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ed8:	683a      	ldr	r2, [r7, #0]
 8002eda:	68b9      	ldr	r1, [r7, #8]
 8002edc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ede:	f000 fa35 	bl	800334c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002ee2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eea:	d112      	bne.n	8002f12 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d016      	beq.n	8002f22 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef6:	3324      	adds	r3, #36	; 0x24
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f000 fff5 	bl	8003ee8 <xTaskRemoveFromEventList>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00e      	beq.n	8002f22 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00b      	beq.n	8002f22 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	e007      	b.n	8002f22 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f16:	3301      	adds	r3, #1
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	b25a      	sxtb	r2, r3
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002f22:	2301      	movs	r3, #1
 8002f24:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002f26:	e001      	b.n	8002f2c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f2e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f36:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3740      	adds	r7, #64	; 0x40
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08c      	sub	sp, #48	; 0x30
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	60b9      	str	r1, [r7, #8]
 8002f4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f50:	2300      	movs	r3, #0
 8002f52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10a      	bne.n	8002f74 <xQueueReceive+0x30>
	__asm volatile
 8002f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f62:	f383 8811 	msr	BASEPRI, r3
 8002f66:	f3bf 8f6f 	isb	sy
 8002f6a:	f3bf 8f4f 	dsb	sy
 8002f6e:	623b      	str	r3, [r7, #32]
}
 8002f70:	bf00      	nop
 8002f72:	e7fe      	b.n	8002f72 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d103      	bne.n	8002f82 <xQueueReceive+0x3e>
 8002f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <xQueueReceive+0x42>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <xQueueReceive+0x44>
 8002f86:	2300      	movs	r3, #0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10a      	bne.n	8002fa2 <xQueueReceive+0x5e>
	__asm volatile
 8002f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f90:	f383 8811 	msr	BASEPRI, r3
 8002f94:	f3bf 8f6f 	isb	sy
 8002f98:	f3bf 8f4f 	dsb	sy
 8002f9c:	61fb      	str	r3, [r7, #28]
}
 8002f9e:	bf00      	nop
 8002fa0:	e7fe      	b.n	8002fa0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fa2:	f001 f95f 	bl	8004264 <xTaskGetSchedulerState>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d102      	bne.n	8002fb2 <xQueueReceive+0x6e>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <xQueueReceive+0x72>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <xQueueReceive+0x74>
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10a      	bne.n	8002fd2 <xQueueReceive+0x8e>
	__asm volatile
 8002fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	61bb      	str	r3, [r7, #24]
}
 8002fce:	bf00      	nop
 8002fd0:	e7fe      	b.n	8002fd0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fd2:	f001 ff9f 	bl	8004f14 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d01f      	beq.n	8003022 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002fe2:	68b9      	ldr	r1, [r7, #8]
 8002fe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fe6:	f000 fa1b 	bl	8003420 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fec:	1e5a      	subs	r2, r3, #1
 8002fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d00f      	beq.n	800301a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ffc:	3310      	adds	r3, #16
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 ff72 	bl	8003ee8 <xTaskRemoveFromEventList>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d007      	beq.n	800301a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800300a:	4b3d      	ldr	r3, [pc, #244]	; (8003100 <xQueueReceive+0x1bc>)
 800300c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	f3bf 8f4f 	dsb	sy
 8003016:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800301a:	f001 ffab 	bl	8004f74 <vPortExitCritical>
				return pdPASS;
 800301e:	2301      	movs	r3, #1
 8003020:	e069      	b.n	80030f6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d103      	bne.n	8003030 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003028:	f001 ffa4 	bl	8004f74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800302c:	2300      	movs	r3, #0
 800302e:	e062      	b.n	80030f6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003032:	2b00      	cmp	r3, #0
 8003034:	d106      	bne.n	8003044 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003036:	f107 0310 	add.w	r3, r7, #16
 800303a:	4618      	mov	r0, r3
 800303c:	f000 ffb8 	bl	8003fb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003040:	2301      	movs	r3, #1
 8003042:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003044:	f001 ff96 	bl	8004f74 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003048:	f000 fd2a 	bl	8003aa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800304c:	f001 ff62 	bl	8004f14 <vPortEnterCritical>
 8003050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003052:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003056:	b25b      	sxtb	r3, r3
 8003058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305c:	d103      	bne.n	8003066 <xQueueReceive+0x122>
 800305e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003068:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800306c:	b25b      	sxtb	r3, r3
 800306e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003072:	d103      	bne.n	800307c <xQueueReceive+0x138>
 8003074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800307c:	f001 ff7a 	bl	8004f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003080:	1d3a      	adds	r2, r7, #4
 8003082:	f107 0310 	add.w	r3, r7, #16
 8003086:	4611      	mov	r1, r2
 8003088:	4618      	mov	r0, r3
 800308a:	f000 ffa7 	bl	8003fdc <xTaskCheckForTimeOut>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d123      	bne.n	80030dc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003096:	f000 fa3b 	bl	8003510 <prvIsQueueEmpty>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d017      	beq.n	80030d0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a2:	3324      	adds	r3, #36	; 0x24
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	4611      	mov	r1, r2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 fecd 	bl	8003e48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030b0:	f000 f9dc 	bl	800346c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030b4:	f000 fd02 	bl	8003abc <xTaskResumeAll>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d189      	bne.n	8002fd2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80030be:	4b10      	ldr	r3, [pc, #64]	; (8003100 <xQueueReceive+0x1bc>)
 80030c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	f3bf 8f4f 	dsb	sy
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	e780      	b.n	8002fd2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80030d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030d2:	f000 f9cb 	bl	800346c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030d6:	f000 fcf1 	bl	8003abc <xTaskResumeAll>
 80030da:	e77a      	b.n	8002fd2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80030dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030de:	f000 f9c5 	bl	800346c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030e2:	f000 fceb 	bl	8003abc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80030e8:	f000 fa12 	bl	8003510 <prvIsQueueEmpty>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f43f af6f 	beq.w	8002fd2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80030f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3730      	adds	r7, #48	; 0x30
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	e000ed04 	.word	0xe000ed04

08003104 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08e      	sub	sp, #56	; 0x38
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800310e:	2300      	movs	r3, #0
 8003110:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003116:	2300      	movs	r3, #0
 8003118:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800311a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10a      	bne.n	8003136 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003124:	f383 8811 	msr	BASEPRI, r3
 8003128:	f3bf 8f6f 	isb	sy
 800312c:	f3bf 8f4f 	dsb	sy
 8003130:	623b      	str	r3, [r7, #32]
}
 8003132:	bf00      	nop
 8003134:	e7fe      	b.n	8003134 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	2b00      	cmp	r3, #0
 800313c:	d00a      	beq.n	8003154 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800313e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003142:	f383 8811 	msr	BASEPRI, r3
 8003146:	f3bf 8f6f 	isb	sy
 800314a:	f3bf 8f4f 	dsb	sy
 800314e:	61fb      	str	r3, [r7, #28]
}
 8003150:	bf00      	nop
 8003152:	e7fe      	b.n	8003152 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003154:	f001 f886 	bl	8004264 <xTaskGetSchedulerState>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d102      	bne.n	8003164 <xQueueSemaphoreTake+0x60>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <xQueueSemaphoreTake+0x64>
 8003164:	2301      	movs	r3, #1
 8003166:	e000      	b.n	800316a <xQueueSemaphoreTake+0x66>
 8003168:	2300      	movs	r3, #0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10a      	bne.n	8003184 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	61bb      	str	r3, [r7, #24]
}
 8003180:	bf00      	nop
 8003182:	e7fe      	b.n	8003182 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003184:	f001 fec6 	bl	8004f14 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800318a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800318e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003190:	2b00      	cmp	r3, #0
 8003192:	d024      	beq.n	80031de <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003196:	1e5a      	subs	r2, r3, #1
 8003198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800319c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d104      	bne.n	80031ae <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80031a4:	f001 f9d4 	bl	8004550 <pvTaskIncrementMutexHeldCount>
 80031a8:	4602      	mov	r2, r0
 80031aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ac:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00f      	beq.n	80031d6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031b8:	3310      	adds	r3, #16
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 fe94 	bl	8003ee8 <xTaskRemoveFromEventList>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d007      	beq.n	80031d6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80031c6:	4b54      	ldr	r3, [pc, #336]	; (8003318 <xQueueSemaphoreTake+0x214>)
 80031c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031cc:	601a      	str	r2, [r3, #0]
 80031ce:	f3bf 8f4f 	dsb	sy
 80031d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80031d6:	f001 fecd 	bl	8004f74 <vPortExitCritical>
				return pdPASS;
 80031da:	2301      	movs	r3, #1
 80031dc:	e097      	b.n	800330e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d111      	bne.n	8003208 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80031e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00a      	beq.n	8003200 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80031ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ee:	f383 8811 	msr	BASEPRI, r3
 80031f2:	f3bf 8f6f 	isb	sy
 80031f6:	f3bf 8f4f 	dsb	sy
 80031fa:	617b      	str	r3, [r7, #20]
}
 80031fc:	bf00      	nop
 80031fe:	e7fe      	b.n	80031fe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003200:	f001 feb8 	bl	8004f74 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003204:	2300      	movs	r3, #0
 8003206:	e082      	b.n	800330e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800320e:	f107 030c 	add.w	r3, r7, #12
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fecc 	bl	8003fb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003218:	2301      	movs	r3, #1
 800321a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800321c:	f001 feaa 	bl	8004f74 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003220:	f000 fc3e 	bl	8003aa0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003224:	f001 fe76 	bl	8004f14 <vPortEnterCritical>
 8003228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800322e:	b25b      	sxtb	r3, r3
 8003230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003234:	d103      	bne.n	800323e <xQueueSemaphoreTake+0x13a>
 8003236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800323e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003240:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003244:	b25b      	sxtb	r3, r3
 8003246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800324a:	d103      	bne.n	8003254 <xQueueSemaphoreTake+0x150>
 800324c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003254:	f001 fe8e 	bl	8004f74 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003258:	463a      	mov	r2, r7
 800325a:	f107 030c 	add.w	r3, r7, #12
 800325e:	4611      	mov	r1, r2
 8003260:	4618      	mov	r0, r3
 8003262:	f000 febb 	bl	8003fdc <xTaskCheckForTimeOut>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d132      	bne.n	80032d2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800326c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800326e:	f000 f94f 	bl	8003510 <prvIsQueueEmpty>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d026      	beq.n	80032c6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d109      	bne.n	8003294 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003280:	f001 fe48 	bl	8004f14 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	4618      	mov	r0, r3
 800328a:	f001 f809 	bl	80042a0 <xTaskPriorityInherit>
 800328e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003290:	f001 fe70 	bl	8004f74 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003296:	3324      	adds	r3, #36	; 0x24
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	4611      	mov	r1, r2
 800329c:	4618      	mov	r0, r3
 800329e:	f000 fdd3 	bl	8003e48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032a4:	f000 f8e2 	bl	800346c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032a8:	f000 fc08 	bl	8003abc <xTaskResumeAll>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f47f af68 	bne.w	8003184 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80032b4:	4b18      	ldr	r3, [pc, #96]	; (8003318 <xQueueSemaphoreTake+0x214>)
 80032b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032ba:	601a      	str	r2, [r3, #0]
 80032bc:	f3bf 8f4f 	dsb	sy
 80032c0:	f3bf 8f6f 	isb	sy
 80032c4:	e75e      	b.n	8003184 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80032c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032c8:	f000 f8d0 	bl	800346c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80032cc:	f000 fbf6 	bl	8003abc <xTaskResumeAll>
 80032d0:	e758      	b.n	8003184 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80032d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032d4:	f000 f8ca 	bl	800346c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032d8:	f000 fbf0 	bl	8003abc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032de:	f000 f917 	bl	8003510 <prvIsQueueEmpty>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f43f af4d 	beq.w	8003184 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80032ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00d      	beq.n	800330c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80032f0:	f001 fe10 	bl	8004f14 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80032f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80032f6:	f000 f811 	bl	800331c <prvGetDisinheritPriorityAfterTimeout>
 80032fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80032fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003302:	4618      	mov	r0, r3
 8003304:	f001 f8a2 	bl	800444c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003308:	f001 fe34 	bl	8004f74 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800330c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800330e:	4618      	mov	r0, r3
 8003310:	3738      	adds	r7, #56	; 0x38
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	e000ed04 	.word	0xe000ed04

0800331c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003328:	2b00      	cmp	r3, #0
 800332a:	d006      	beq.n	800333a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	e001      	b.n	800333e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800333e:	68fb      	ldr	r3, [r7, #12]
	}
 8003340:	4618      	mov	r0, r3
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10d      	bne.n	8003386 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d14d      	bne.n	800340e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	4618      	mov	r0, r3
 8003378:	f000 fffa 	bl	8004370 <xTaskPriorityDisinherit>
 800337c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	e043      	b.n	800340e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d119      	bne.n	80033c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6858      	ldr	r0, [r3, #4]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	461a      	mov	r2, r3
 8003396:	68b9      	ldr	r1, [r7, #8]
 8003398:	f002 f8f2 	bl	8005580 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	441a      	add	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d32b      	bcc.n	800340e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	605a      	str	r2, [r3, #4]
 80033be:	e026      	b.n	800340e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	68d8      	ldr	r0, [r3, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	461a      	mov	r2, r3
 80033ca:	68b9      	ldr	r1, [r7, #8]
 80033cc:	f002 f8d8 	bl	8005580 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	425b      	negs	r3, r3
 80033da:	441a      	add	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d207      	bcs.n	80033fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f4:	425b      	negs	r3, r3
 80033f6:	441a      	add	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d105      	bne.n	800340e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	3b01      	subs	r3, #1
 800340c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003416:	697b      	ldr	r3, [r7, #20]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d018      	beq.n	8003464 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	441a      	add	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	429a      	cmp	r2, r3
 800344a:	d303      	bcc.n	8003454 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68d9      	ldr	r1, [r3, #12]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	461a      	mov	r2, r3
 800345e:	6838      	ldr	r0, [r7, #0]
 8003460:	f002 f88e 	bl	8005580 <memcpy>
	}
}
 8003464:	bf00      	nop
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003474:	f001 fd4e 	bl	8004f14 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800347e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003480:	e011      	b.n	80034a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003486:	2b00      	cmp	r3, #0
 8003488:	d012      	beq.n	80034b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3324      	adds	r3, #36	; 0x24
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fd2a 	bl	8003ee8 <xTaskRemoveFromEventList>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800349a:	f000 fe01 	bl	80040a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800349e:	7bfb      	ldrb	r3, [r7, #15]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	dce9      	bgt.n	8003482 <prvUnlockQueue+0x16>
 80034ae:	e000      	b.n	80034b2 <prvUnlockQueue+0x46>
					break;
 80034b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	22ff      	movs	r2, #255	; 0xff
 80034b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80034ba:	f001 fd5b 	bl	8004f74 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034be:	f001 fd29 	bl	8004f14 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034ca:	e011      	b.n	80034f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d012      	beq.n	80034fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3310      	adds	r3, #16
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 fd05 	bl	8003ee8 <xTaskRemoveFromEventList>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034e4:	f000 fddc 	bl	80040a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034e8:	7bbb      	ldrb	r3, [r7, #14]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	dce9      	bgt.n	80034cc <prvUnlockQueue+0x60>
 80034f8:	e000      	b.n	80034fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80034fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	22ff      	movs	r2, #255	; 0xff
 8003500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003504:	f001 fd36 	bl	8004f74 <vPortExitCritical>
}
 8003508:	bf00      	nop
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003518:	f001 fcfc 	bl	8004f14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003520:	2b00      	cmp	r3, #0
 8003522:	d102      	bne.n	800352a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003524:	2301      	movs	r3, #1
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	e001      	b.n	800352e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800352e:	f001 fd21 	bl	8004f74 <vPortExitCritical>

	return xReturn;
 8003532:	68fb      	ldr	r3, [r7, #12]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003544:	f001 fce6 	bl	8004f14 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003550:	429a      	cmp	r2, r3
 8003552:	d102      	bne.n	800355a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003554:	2301      	movs	r3, #1
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	e001      	b.n	800355e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800355a:	2300      	movs	r3, #0
 800355c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800355e:	f001 fd09 	bl	8004f74 <vPortExitCritical>

	return xReturn;
 8003562:	68fb      	ldr	r3, [r7, #12]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	e014      	b.n	80035a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800357c:	4a0f      	ldr	r2, [pc, #60]	; (80035bc <vQueueAddToRegistry+0x50>)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003588:	490c      	ldr	r1, [pc, #48]	; (80035bc <vQueueAddToRegistry+0x50>)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003592:	4a0a      	ldr	r2, [pc, #40]	; (80035bc <vQueueAddToRegistry+0x50>)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800359e:	e006      	b.n	80035ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	3301      	adds	r3, #1
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2b07      	cmp	r3, #7
 80035aa:	d9e7      	bls.n	800357c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	3714      	adds	r7, #20
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	20004a44 	.word	0x20004a44

080035c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035d0:	f001 fca0 	bl	8004f14 <vPortEnterCritical>
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035da:	b25b      	sxtb	r3, r3
 80035dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e0:	d103      	bne.n	80035ea <vQueueWaitForMessageRestricted+0x2a>
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035f0:	b25b      	sxtb	r3, r3
 80035f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f6:	d103      	bne.n	8003600 <vQueueWaitForMessageRestricted+0x40>
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003600:	f001 fcb8 	bl	8004f74 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003608:	2b00      	cmp	r3, #0
 800360a:	d106      	bne.n	800361a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	3324      	adds	r3, #36	; 0x24
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	68b9      	ldr	r1, [r7, #8]
 8003614:	4618      	mov	r0, r3
 8003616:	f000 fc3b 	bl	8003e90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800361a:	6978      	ldr	r0, [r7, #20]
 800361c:	f7ff ff26 	bl	800346c <prvUnlockQueue>
	}
 8003620:	bf00      	nop
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08e      	sub	sp, #56	; 0x38
 800362c:	af04      	add	r7, sp, #16
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003638:	2b00      	cmp	r3, #0
 800363a:	d10a      	bne.n	8003652 <xTaskCreateStatic+0x2a>
	__asm volatile
 800363c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003640:	f383 8811 	msr	BASEPRI, r3
 8003644:	f3bf 8f6f 	isb	sy
 8003648:	f3bf 8f4f 	dsb	sy
 800364c:	623b      	str	r3, [r7, #32]
}
 800364e:	bf00      	nop
 8003650:	e7fe      	b.n	8003650 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10a      	bne.n	800366e <xTaskCreateStatic+0x46>
	__asm volatile
 8003658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800365c:	f383 8811 	msr	BASEPRI, r3
 8003660:	f3bf 8f6f 	isb	sy
 8003664:	f3bf 8f4f 	dsb	sy
 8003668:	61fb      	str	r3, [r7, #28]
}
 800366a:	bf00      	nop
 800366c:	e7fe      	b.n	800366c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800366e:	235c      	movs	r3, #92	; 0x5c
 8003670:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2b5c      	cmp	r3, #92	; 0x5c
 8003676:	d00a      	beq.n	800368e <xTaskCreateStatic+0x66>
	__asm volatile
 8003678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367c:	f383 8811 	msr	BASEPRI, r3
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	61bb      	str	r3, [r7, #24]
}
 800368a:	bf00      	nop
 800368c:	e7fe      	b.n	800368c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800368e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003692:	2b00      	cmp	r3, #0
 8003694:	d01e      	beq.n	80036d4 <xTaskCreateStatic+0xac>
 8003696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01b      	beq.n	80036d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800369c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800369e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80036a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036ae:	2300      	movs	r3, #0
 80036b0:	9303      	str	r3, [sp, #12]
 80036b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b4:	9302      	str	r3, [sp, #8]
 80036b6:	f107 0314 	add.w	r3, r7, #20
 80036ba:	9301      	str	r3, [sp, #4]
 80036bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036be:	9300      	str	r3, [sp, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	68b9      	ldr	r1, [r7, #8]
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f000 f850 	bl	800376c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036ce:	f000 f8dd 	bl	800388c <prvAddNewTaskToReadyList>
 80036d2:	e001      	b.n	80036d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036d8:	697b      	ldr	r3, [r7, #20]
	}
 80036da:	4618      	mov	r0, r3
 80036dc:	3728      	adds	r7, #40	; 0x28
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b08c      	sub	sp, #48	; 0x30
 80036e6:	af04      	add	r7, sp, #16
 80036e8:	60f8      	str	r0, [r7, #12]
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	603b      	str	r3, [r7, #0]
 80036ee:	4613      	mov	r3, r2
 80036f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036f2:	88fb      	ldrh	r3, [r7, #6]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4618      	mov	r0, r3
 80036f8:	f001 fd2e 	bl	8005158 <pvPortMalloc>
 80036fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00e      	beq.n	8003722 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003704:	205c      	movs	r0, #92	; 0x5c
 8003706:	f001 fd27 	bl	8005158 <pvPortMalloc>
 800370a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	631a      	str	r2, [r3, #48]	; 0x30
 8003718:	e005      	b.n	8003726 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800371a:	6978      	ldr	r0, [r7, #20]
 800371c:	f001 fde8 	bl	80052f0 <vPortFree>
 8003720:	e001      	b.n	8003726 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d017      	beq.n	800375c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003734:	88fa      	ldrh	r2, [r7, #6]
 8003736:	2300      	movs	r3, #0
 8003738:	9303      	str	r3, [sp, #12]
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	9302      	str	r3, [sp, #8]
 800373e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f80e 	bl	800376c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003750:	69f8      	ldr	r0, [r7, #28]
 8003752:	f000 f89b 	bl	800388c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003756:	2301      	movs	r3, #1
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e002      	b.n	8003762 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800375c:	f04f 33ff 	mov.w	r3, #4294967295
 8003760:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003762:	69bb      	ldr	r3, [r7, #24]
	}
 8003764:	4618      	mov	r0, r3
 8003766:	3720      	adds	r7, #32
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
 8003778:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800377a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	461a      	mov	r2, r3
 8003784:	21a5      	movs	r1, #165	; 0xa5
 8003786:	f001 ff09 	bl	800559c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800378a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003794:	3b01      	subs	r3, #1
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	f023 0307 	bic.w	r3, r3, #7
 80037a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80037ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b2:	f383 8811 	msr	BASEPRI, r3
 80037b6:	f3bf 8f6f 	isb	sy
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	617b      	str	r3, [r7, #20]
}
 80037c0:	bf00      	nop
 80037c2:	e7fe      	b.n	80037c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d01f      	beq.n	800380a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	e012      	b.n	80037f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037d0:	68ba      	ldr	r2, [r7, #8]
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	4413      	add	r3, r2
 80037d6:	7819      	ldrb	r1, [r3, #0]
 80037d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4413      	add	r3, r2
 80037de:	3334      	adds	r3, #52	; 0x34
 80037e0:	460a      	mov	r2, r1
 80037e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	4413      	add	r3, r2
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d006      	beq.n	80037fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	3301      	adds	r3, #1
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	2b0f      	cmp	r3, #15
 80037fa:	d9e9      	bls.n	80037d0 <prvInitialiseNewTask+0x64>
 80037fc:	e000      	b.n	8003800 <prvInitialiseNewTask+0x94>
			{
				break;
 80037fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003808:	e003      	b.n	8003812 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003814:	2b37      	cmp	r3, #55	; 0x37
 8003816:	d901      	bls.n	800381c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003818:	2337      	movs	r3, #55	; 0x37
 800381a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800381c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003820:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003826:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382a:	2200      	movs	r2, #0
 800382c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800382e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003830:	3304      	adds	r3, #4
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe ffe8 	bl	8002808 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383a:	3318      	adds	r3, #24
 800383c:	4618      	mov	r0, r3
 800383e:	f7fe ffe3 	bl	8002808 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003846:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800384a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800384e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003850:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003856:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385a:	2200      	movs	r2, #0
 800385c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800385e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003860:	2200      	movs	r2, #0
 8003862:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	68f9      	ldr	r1, [r7, #12]
 800386a:	69b8      	ldr	r0, [r7, #24]
 800386c:	f001 fa26 	bl	8004cbc <pxPortInitialiseStack>
 8003870:	4602      	mov	r2, r0
 8003872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003874:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800387c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800387e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003880:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003882:	bf00      	nop
 8003884:	3720      	adds	r7, #32
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003894:	f001 fb3e 	bl	8004f14 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003898:	4b2d      	ldr	r3, [pc, #180]	; (8003950 <prvAddNewTaskToReadyList+0xc4>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	3301      	adds	r3, #1
 800389e:	4a2c      	ldr	r2, [pc, #176]	; (8003950 <prvAddNewTaskToReadyList+0xc4>)
 80038a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80038a2:	4b2c      	ldr	r3, [pc, #176]	; (8003954 <prvAddNewTaskToReadyList+0xc8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d109      	bne.n	80038be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038aa:	4a2a      	ldr	r2, [pc, #168]	; (8003954 <prvAddNewTaskToReadyList+0xc8>)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038b0:	4b27      	ldr	r3, [pc, #156]	; (8003950 <prvAddNewTaskToReadyList+0xc4>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d110      	bne.n	80038da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038b8:	f000 fc16 	bl	80040e8 <prvInitialiseTaskLists>
 80038bc:	e00d      	b.n	80038da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038be:	4b26      	ldr	r3, [pc, #152]	; (8003958 <prvAddNewTaskToReadyList+0xcc>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038c6:	4b23      	ldr	r3, [pc, #140]	; (8003954 <prvAddNewTaskToReadyList+0xc8>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d802      	bhi.n	80038da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038d4:	4a1f      	ldr	r2, [pc, #124]	; (8003954 <prvAddNewTaskToReadyList+0xc8>)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038da:	4b20      	ldr	r3, [pc, #128]	; (800395c <prvAddNewTaskToReadyList+0xd0>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	3301      	adds	r3, #1
 80038e0:	4a1e      	ldr	r2, [pc, #120]	; (800395c <prvAddNewTaskToReadyList+0xd0>)
 80038e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80038e4:	4b1d      	ldr	r3, [pc, #116]	; (800395c <prvAddNewTaskToReadyList+0xd0>)
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f0:	4b1b      	ldr	r3, [pc, #108]	; (8003960 <prvAddNewTaskToReadyList+0xd4>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d903      	bls.n	8003900 <prvAddNewTaskToReadyList+0x74>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	4a18      	ldr	r2, [pc, #96]	; (8003960 <prvAddNewTaskToReadyList+0xd4>)
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003904:	4613      	mov	r3, r2
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4413      	add	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4a15      	ldr	r2, [pc, #84]	; (8003964 <prvAddNewTaskToReadyList+0xd8>)
 800390e:	441a      	add	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3304      	adds	r3, #4
 8003914:	4619      	mov	r1, r3
 8003916:	4610      	mov	r0, r2
 8003918:	f7fe ff83 	bl	8002822 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800391c:	f001 fb2a 	bl	8004f74 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003920:	4b0d      	ldr	r3, [pc, #52]	; (8003958 <prvAddNewTaskToReadyList+0xcc>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00e      	beq.n	8003946 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003928:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <prvAddNewTaskToReadyList+0xc8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	429a      	cmp	r2, r3
 8003934:	d207      	bcs.n	8003946 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003936:	4b0c      	ldr	r3, [pc, #48]	; (8003968 <prvAddNewTaskToReadyList+0xdc>)
 8003938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	f3bf 8f4f 	dsb	sy
 8003942:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	20000c20 	.word	0x20000c20
 8003954:	2000074c 	.word	0x2000074c
 8003958:	20000c2c 	.word	0x20000c2c
 800395c:	20000c3c 	.word	0x20000c3c
 8003960:	20000c28 	.word	0x20000c28
 8003964:	20000750 	.word	0x20000750
 8003968:	e000ed04 	.word	0xe000ed04

0800396c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003974:	2300      	movs	r3, #0
 8003976:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d017      	beq.n	80039ae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800397e:	4b13      	ldr	r3, [pc, #76]	; (80039cc <vTaskDelay+0x60>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00a      	beq.n	800399c <vTaskDelay+0x30>
	__asm volatile
 8003986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800398a:	f383 8811 	msr	BASEPRI, r3
 800398e:	f3bf 8f6f 	isb	sy
 8003992:	f3bf 8f4f 	dsb	sy
 8003996:	60bb      	str	r3, [r7, #8]
}
 8003998:	bf00      	nop
 800399a:	e7fe      	b.n	800399a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800399c:	f000 f880 	bl	8003aa0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80039a0:	2100      	movs	r1, #0
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 fde8 	bl	8004578 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80039a8:	f000 f888 	bl	8003abc <xTaskResumeAll>
 80039ac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d107      	bne.n	80039c4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80039b4:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <vTaskDelay+0x64>)
 80039b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	f3bf 8f4f 	dsb	sy
 80039c0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039c4:	bf00      	nop
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}
 80039cc:	20000c48 	.word	0x20000c48
 80039d0:	e000ed04 	.word	0xe000ed04

080039d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b08a      	sub	sp, #40	; 0x28
 80039d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039e2:	463a      	mov	r2, r7
 80039e4:	1d39      	adds	r1, r7, #4
 80039e6:	f107 0308 	add.w	r3, r7, #8
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fe feb8 	bl	8002760 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039f0:	6839      	ldr	r1, [r7, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68ba      	ldr	r2, [r7, #8]
 80039f6:	9202      	str	r2, [sp, #8]
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	2300      	movs	r3, #0
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	2300      	movs	r3, #0
 8003a00:	460a      	mov	r2, r1
 8003a02:	4921      	ldr	r1, [pc, #132]	; (8003a88 <vTaskStartScheduler+0xb4>)
 8003a04:	4821      	ldr	r0, [pc, #132]	; (8003a8c <vTaskStartScheduler+0xb8>)
 8003a06:	f7ff fe0f 	bl	8003628 <xTaskCreateStatic>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	4a20      	ldr	r2, [pc, #128]	; (8003a90 <vTaskStartScheduler+0xbc>)
 8003a0e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a10:	4b1f      	ldr	r3, [pc, #124]	; (8003a90 <vTaskStartScheduler+0xbc>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	e001      	b.n	8003a22 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d102      	bne.n	8003a2e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003a28:	f000 fdfa 	bl	8004620 <xTimerCreateTimerTask>
 8003a2c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d116      	bne.n	8003a62 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a38:	f383 8811 	msr	BASEPRI, r3
 8003a3c:	f3bf 8f6f 	isb	sy
 8003a40:	f3bf 8f4f 	dsb	sy
 8003a44:	613b      	str	r3, [r7, #16]
}
 8003a46:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a48:	4b12      	ldr	r3, [pc, #72]	; (8003a94 <vTaskStartScheduler+0xc0>)
 8003a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a4e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a50:	4b11      	ldr	r3, [pc, #68]	; (8003a98 <vTaskStartScheduler+0xc4>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a56:	4b11      	ldr	r3, [pc, #68]	; (8003a9c <vTaskStartScheduler+0xc8>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a5c:	f001 f9b8 	bl	8004dd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a60:	e00e      	b.n	8003a80 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a68:	d10a      	bne.n	8003a80 <vTaskStartScheduler+0xac>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	60fb      	str	r3, [r7, #12]
}
 8003a7c:	bf00      	nop
 8003a7e:	e7fe      	b.n	8003a7e <vTaskStartScheduler+0xaa>
}
 8003a80:	bf00      	nop
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	080064c0 	.word	0x080064c0
 8003a8c:	080040b9 	.word	0x080040b9
 8003a90:	20000c44 	.word	0x20000c44
 8003a94:	20000c40 	.word	0x20000c40
 8003a98:	20000c2c 	.word	0x20000c2c
 8003a9c:	20000c24 	.word	0x20000c24

08003aa0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003aa4:	4b04      	ldr	r3, [pc, #16]	; (8003ab8 <vTaskSuspendAll+0x18>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	4a03      	ldr	r2, [pc, #12]	; (8003ab8 <vTaskSuspendAll+0x18>)
 8003aac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003aae:	bf00      	nop
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr
 8003ab8:	20000c48 	.word	0x20000c48

08003abc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003aca:	4b42      	ldr	r3, [pc, #264]	; (8003bd4 <xTaskResumeAll+0x118>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10a      	bne.n	8003ae8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad6:	f383 8811 	msr	BASEPRI, r3
 8003ada:	f3bf 8f6f 	isb	sy
 8003ade:	f3bf 8f4f 	dsb	sy
 8003ae2:	603b      	str	r3, [r7, #0]
}
 8003ae4:	bf00      	nop
 8003ae6:	e7fe      	b.n	8003ae6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ae8:	f001 fa14 	bl	8004f14 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003aec:	4b39      	ldr	r3, [pc, #228]	; (8003bd4 <xTaskResumeAll+0x118>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	4a38      	ldr	r2, [pc, #224]	; (8003bd4 <xTaskResumeAll+0x118>)
 8003af4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003af6:	4b37      	ldr	r3, [pc, #220]	; (8003bd4 <xTaskResumeAll+0x118>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d162      	bne.n	8003bc4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003afe:	4b36      	ldr	r3, [pc, #216]	; (8003bd8 <xTaskResumeAll+0x11c>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d05e      	beq.n	8003bc4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b06:	e02f      	b.n	8003b68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b08:	4b34      	ldr	r3, [pc, #208]	; (8003bdc <xTaskResumeAll+0x120>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	3318      	adds	r3, #24
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7fe fee1 	bl	80028dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3304      	adds	r3, #4
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7fe fedc 	bl	80028dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b28:	4b2d      	ldr	r3, [pc, #180]	; (8003be0 <xTaskResumeAll+0x124>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d903      	bls.n	8003b38 <xTaskResumeAll+0x7c>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b34:	4a2a      	ldr	r2, [pc, #168]	; (8003be0 <xTaskResumeAll+0x124>)
 8003b36:	6013      	str	r3, [r2, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	009b      	lsls	r3, r3, #2
 8003b40:	4413      	add	r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	4a27      	ldr	r2, [pc, #156]	; (8003be4 <xTaskResumeAll+0x128>)
 8003b46:	441a      	add	r2, r3
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	3304      	adds	r3, #4
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4610      	mov	r0, r2
 8003b50:	f7fe fe67 	bl	8002822 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b58:	4b23      	ldr	r3, [pc, #140]	; (8003be8 <xTaskResumeAll+0x12c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d302      	bcc.n	8003b68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003b62:	4b22      	ldr	r3, [pc, #136]	; (8003bec <xTaskResumeAll+0x130>)
 8003b64:	2201      	movs	r2, #1
 8003b66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b68:	4b1c      	ldr	r3, [pc, #112]	; (8003bdc <xTaskResumeAll+0x120>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1cb      	bne.n	8003b08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d001      	beq.n	8003b7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b76:	f000 fb55 	bl	8004224 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b7a:	4b1d      	ldr	r3, [pc, #116]	; (8003bf0 <xTaskResumeAll+0x134>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d010      	beq.n	8003ba8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b86:	f000 f847 	bl	8003c18 <xTaskIncrementTick>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d002      	beq.n	8003b96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003b90:	4b16      	ldr	r3, [pc, #88]	; (8003bec <xTaskResumeAll+0x130>)
 8003b92:	2201      	movs	r2, #1
 8003b94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1f1      	bne.n	8003b86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003ba2:	4b13      	ldr	r3, [pc, #76]	; (8003bf0 <xTaskResumeAll+0x134>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ba8:	4b10      	ldr	r3, [pc, #64]	; (8003bec <xTaskResumeAll+0x130>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d009      	beq.n	8003bc4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <xTaskResumeAll+0x138>)
 8003bb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	f3bf 8f4f 	dsb	sy
 8003bc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003bc4:	f001 f9d6 	bl	8004f74 <vPortExitCritical>

	return xAlreadyYielded;
 8003bc8:	68bb      	ldr	r3, [r7, #8]
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000c48 	.word	0x20000c48
 8003bd8:	20000c20 	.word	0x20000c20
 8003bdc:	20000be0 	.word	0x20000be0
 8003be0:	20000c28 	.word	0x20000c28
 8003be4:	20000750 	.word	0x20000750
 8003be8:	2000074c 	.word	0x2000074c
 8003bec:	20000c34 	.word	0x20000c34
 8003bf0:	20000c30 	.word	0x20000c30
 8003bf4:	e000ed04 	.word	0xe000ed04

08003bf8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003bfe:	4b05      	ldr	r3, [pc, #20]	; (8003c14 <xTaskGetTickCount+0x1c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003c04:	687b      	ldr	r3, [r7, #4]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	20000c24 	.word	0x20000c24

08003c18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b086      	sub	sp, #24
 8003c1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c22:	4b4f      	ldr	r3, [pc, #316]	; (8003d60 <xTaskIncrementTick+0x148>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	f040 808f 	bne.w	8003d4a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c2c:	4b4d      	ldr	r3, [pc, #308]	; (8003d64 <xTaskIncrementTick+0x14c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	3301      	adds	r3, #1
 8003c32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c34:	4a4b      	ldr	r2, [pc, #300]	; (8003d64 <xTaskIncrementTick+0x14c>)
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d120      	bne.n	8003c82 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c40:	4b49      	ldr	r3, [pc, #292]	; (8003d68 <xTaskIncrementTick+0x150>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00a      	beq.n	8003c60 <xTaskIncrementTick+0x48>
	__asm volatile
 8003c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4e:	f383 8811 	msr	BASEPRI, r3
 8003c52:	f3bf 8f6f 	isb	sy
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	603b      	str	r3, [r7, #0]
}
 8003c5c:	bf00      	nop
 8003c5e:	e7fe      	b.n	8003c5e <xTaskIncrementTick+0x46>
 8003c60:	4b41      	ldr	r3, [pc, #260]	; (8003d68 <xTaskIncrementTick+0x150>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60fb      	str	r3, [r7, #12]
 8003c66:	4b41      	ldr	r3, [pc, #260]	; (8003d6c <xTaskIncrementTick+0x154>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a3f      	ldr	r2, [pc, #252]	; (8003d68 <xTaskIncrementTick+0x150>)
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	4a3f      	ldr	r2, [pc, #252]	; (8003d6c <xTaskIncrementTick+0x154>)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6013      	str	r3, [r2, #0]
 8003c74:	4b3e      	ldr	r3, [pc, #248]	; (8003d70 <xTaskIncrementTick+0x158>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	3301      	adds	r3, #1
 8003c7a:	4a3d      	ldr	r2, [pc, #244]	; (8003d70 <xTaskIncrementTick+0x158>)
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	f000 fad1 	bl	8004224 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c82:	4b3c      	ldr	r3, [pc, #240]	; (8003d74 <xTaskIncrementTick+0x15c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d349      	bcc.n	8003d20 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c8c:	4b36      	ldr	r3, [pc, #216]	; (8003d68 <xTaskIncrementTick+0x150>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d104      	bne.n	8003ca0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c96:	4b37      	ldr	r3, [pc, #220]	; (8003d74 <xTaskIncrementTick+0x15c>)
 8003c98:	f04f 32ff 	mov.w	r2, #4294967295
 8003c9c:	601a      	str	r2, [r3, #0]
					break;
 8003c9e:	e03f      	b.n	8003d20 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca0:	4b31      	ldr	r3, [pc, #196]	; (8003d68 <xTaskIncrementTick+0x150>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d203      	bcs.n	8003cc0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cb8:	4a2e      	ldr	r2, [pc, #184]	; (8003d74 <xTaskIncrementTick+0x15c>)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003cbe:	e02f      	b.n	8003d20 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fe fe09 	bl	80028dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d004      	beq.n	8003cdc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	3318      	adds	r3, #24
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe fe00 	bl	80028dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce0:	4b25      	ldr	r3, [pc, #148]	; (8003d78 <xTaskIncrementTick+0x160>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d903      	bls.n	8003cf0 <xTaskIncrementTick+0xd8>
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cec:	4a22      	ldr	r2, [pc, #136]	; (8003d78 <xTaskIncrementTick+0x160>)
 8003cee:	6013      	str	r3, [r2, #0]
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	4a1f      	ldr	r2, [pc, #124]	; (8003d7c <xTaskIncrementTick+0x164>)
 8003cfe:	441a      	add	r2, r3
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	3304      	adds	r3, #4
 8003d04:	4619      	mov	r1, r3
 8003d06:	4610      	mov	r0, r2
 8003d08:	f7fe fd8b 	bl	8002822 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d10:	4b1b      	ldr	r3, [pc, #108]	; (8003d80 <xTaskIncrementTick+0x168>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d3b8      	bcc.n	8003c8c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d1e:	e7b5      	b.n	8003c8c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d20:	4b17      	ldr	r3, [pc, #92]	; (8003d80 <xTaskIncrementTick+0x168>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d26:	4915      	ldr	r1, [pc, #84]	; (8003d7c <xTaskIncrementTick+0x164>)
 8003d28:	4613      	mov	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	4413      	add	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d901      	bls.n	8003d3c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d3c:	4b11      	ldr	r3, [pc, #68]	; (8003d84 <xTaskIncrementTick+0x16c>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d007      	beq.n	8003d54 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003d44:	2301      	movs	r3, #1
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	e004      	b.n	8003d54 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d4a:	4b0f      	ldr	r3, [pc, #60]	; (8003d88 <xTaskIncrementTick+0x170>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3301      	adds	r3, #1
 8003d50:	4a0d      	ldr	r2, [pc, #52]	; (8003d88 <xTaskIncrementTick+0x170>)
 8003d52:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d54:	697b      	ldr	r3, [r7, #20]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3718      	adds	r7, #24
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	20000c48 	.word	0x20000c48
 8003d64:	20000c24 	.word	0x20000c24
 8003d68:	20000bd8 	.word	0x20000bd8
 8003d6c:	20000bdc 	.word	0x20000bdc
 8003d70:	20000c38 	.word	0x20000c38
 8003d74:	20000c40 	.word	0x20000c40
 8003d78:	20000c28 	.word	0x20000c28
 8003d7c:	20000750 	.word	0x20000750
 8003d80:	2000074c 	.word	0x2000074c
 8003d84:	20000c34 	.word	0x20000c34
 8003d88:	20000c30 	.word	0x20000c30

08003d8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d92:	4b28      	ldr	r3, [pc, #160]	; (8003e34 <vTaskSwitchContext+0xa8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d9a:	4b27      	ldr	r3, [pc, #156]	; (8003e38 <vTaskSwitchContext+0xac>)
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003da0:	e041      	b.n	8003e26 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003da2:	4b25      	ldr	r3, [pc, #148]	; (8003e38 <vTaskSwitchContext+0xac>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da8:	4b24      	ldr	r3, [pc, #144]	; (8003e3c <vTaskSwitchContext+0xb0>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	60fb      	str	r3, [r7, #12]
 8003dae:	e010      	b.n	8003dd2 <vTaskSwitchContext+0x46>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d10a      	bne.n	8003dcc <vTaskSwitchContext+0x40>
	__asm volatile
 8003db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dba:	f383 8811 	msr	BASEPRI, r3
 8003dbe:	f3bf 8f6f 	isb	sy
 8003dc2:	f3bf 8f4f 	dsb	sy
 8003dc6:	607b      	str	r3, [r7, #4]
}
 8003dc8:	bf00      	nop
 8003dca:	e7fe      	b.n	8003dca <vTaskSwitchContext+0x3e>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	60fb      	str	r3, [r7, #12]
 8003dd2:	491b      	ldr	r1, [pc, #108]	; (8003e40 <vTaskSwitchContext+0xb4>)
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	440b      	add	r3, r1
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0e4      	beq.n	8003db0 <vTaskSwitchContext+0x24>
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	4613      	mov	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	4413      	add	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	4a13      	ldr	r2, [pc, #76]	; (8003e40 <vTaskSwitchContext+0xb4>)
 8003df2:	4413      	add	r3, r2
 8003df4:	60bb      	str	r3, [r7, #8]
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	605a      	str	r2, [r3, #4]
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	3308      	adds	r3, #8
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d104      	bne.n	8003e16 <vTaskSwitchContext+0x8a>
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	685a      	ldr	r2, [r3, #4]
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	605a      	str	r2, [r3, #4]
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	4a09      	ldr	r2, [pc, #36]	; (8003e44 <vTaskSwitchContext+0xb8>)
 8003e1e:	6013      	str	r3, [r2, #0]
 8003e20:	4a06      	ldr	r2, [pc, #24]	; (8003e3c <vTaskSwitchContext+0xb0>)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6013      	str	r3, [r2, #0]
}
 8003e26:	bf00      	nop
 8003e28:	3714      	adds	r7, #20
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	20000c48 	.word	0x20000c48
 8003e38:	20000c34 	.word	0x20000c34
 8003e3c:	20000c28 	.word	0x20000c28
 8003e40:	20000750 	.word	0x20000750
 8003e44:	2000074c 	.word	0x2000074c

08003e48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10a      	bne.n	8003e6e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5c:	f383 8811 	msr	BASEPRI, r3
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	f3bf 8f4f 	dsb	sy
 8003e68:	60fb      	str	r3, [r7, #12]
}
 8003e6a:	bf00      	nop
 8003e6c:	e7fe      	b.n	8003e6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e6e:	4b07      	ldr	r3, [pc, #28]	; (8003e8c <vTaskPlaceOnEventList+0x44>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3318      	adds	r3, #24
 8003e74:	4619      	mov	r1, r3
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7fe fcf7 	bl	800286a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	6838      	ldr	r0, [r7, #0]
 8003e80:	f000 fb7a 	bl	8004578 <prvAddCurrentTaskToDelayedList>
}
 8003e84:	bf00      	nop
 8003e86:	3710      	adds	r7, #16
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	2000074c 	.word	0x2000074c

08003e90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10a      	bne.n	8003eb8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea6:	f383 8811 	msr	BASEPRI, r3
 8003eaa:	f3bf 8f6f 	isb	sy
 8003eae:	f3bf 8f4f 	dsb	sy
 8003eb2:	617b      	str	r3, [r7, #20]
}
 8003eb4:	bf00      	nop
 8003eb6:	e7fe      	b.n	8003eb6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003eb8:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	3318      	adds	r3, #24
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	68f8      	ldr	r0, [r7, #12]
 8003ec2:	f7fe fcae 	bl	8002822 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d002      	beq.n	8003ed2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ed0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	68b8      	ldr	r0, [r7, #8]
 8003ed6:	f000 fb4f 	bl	8004578 <prvAddCurrentTaskToDelayedList>
	}
 8003eda:	bf00      	nop
 8003edc:	3718      	adds	r7, #24
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	2000074c 	.word	0x2000074c

08003ee8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10a      	bne.n	8003f14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f02:	f383 8811 	msr	BASEPRI, r3
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	60fb      	str	r3, [r7, #12]
}
 8003f10:	bf00      	nop
 8003f12:	e7fe      	b.n	8003f12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	3318      	adds	r3, #24
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7fe fcdf 	bl	80028dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f1e:	4b1e      	ldr	r3, [pc, #120]	; (8003f98 <xTaskRemoveFromEventList+0xb0>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d11d      	bne.n	8003f62 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7fe fcd6 	bl	80028dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f34:	4b19      	ldr	r3, [pc, #100]	; (8003f9c <xTaskRemoveFromEventList+0xb4>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d903      	bls.n	8003f44 <xTaskRemoveFromEventList+0x5c>
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f40:	4a16      	ldr	r2, [pc, #88]	; (8003f9c <xTaskRemoveFromEventList+0xb4>)
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f48:	4613      	mov	r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4a13      	ldr	r2, [pc, #76]	; (8003fa0 <xTaskRemoveFromEventList+0xb8>)
 8003f52:	441a      	add	r2, r3
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	3304      	adds	r3, #4
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	f7fe fc61 	bl	8002822 <vListInsertEnd>
 8003f60:	e005      	b.n	8003f6e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	3318      	adds	r3, #24
 8003f66:	4619      	mov	r1, r3
 8003f68:	480e      	ldr	r0, [pc, #56]	; (8003fa4 <xTaskRemoveFromEventList+0xbc>)
 8003f6a:	f7fe fc5a 	bl	8002822 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f72:	4b0d      	ldr	r3, [pc, #52]	; (8003fa8 <xTaskRemoveFromEventList+0xc0>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d905      	bls.n	8003f88 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f80:	4b0a      	ldr	r3, [pc, #40]	; (8003fac <xTaskRemoveFromEventList+0xc4>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	601a      	str	r2, [r3, #0]
 8003f86:	e001      	b.n	8003f8c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f8c:	697b      	ldr	r3, [r7, #20]
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3718      	adds	r7, #24
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	20000c48 	.word	0x20000c48
 8003f9c:	20000c28 	.word	0x20000c28
 8003fa0:	20000750 	.word	0x20000750
 8003fa4:	20000be0 	.word	0x20000be0
 8003fa8:	2000074c 	.word	0x2000074c
 8003fac:	20000c34 	.word	0x20000c34

08003fb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003fb8:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <vTaskInternalSetTimeOutState+0x24>)
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <vTaskInternalSetTimeOutState+0x28>)
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	605a      	str	r2, [r3, #4]
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	20000c38 	.word	0x20000c38
 8003fd8:	20000c24 	.word	0x20000c24

08003fdc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b088      	sub	sp, #32
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10a      	bne.n	8004002 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ff0:	f383 8811 	msr	BASEPRI, r3
 8003ff4:	f3bf 8f6f 	isb	sy
 8003ff8:	f3bf 8f4f 	dsb	sy
 8003ffc:	613b      	str	r3, [r7, #16]
}
 8003ffe:	bf00      	nop
 8004000:	e7fe      	b.n	8004000 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10a      	bne.n	800401e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	60fb      	str	r3, [r7, #12]
}
 800401a:	bf00      	nop
 800401c:	e7fe      	b.n	800401c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800401e:	f000 ff79 	bl	8004f14 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004022:	4b1d      	ldr	r3, [pc, #116]	; (8004098 <xTaskCheckForTimeOut+0xbc>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403a:	d102      	bne.n	8004042 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
 8004040:	e023      	b.n	800408a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	4b15      	ldr	r3, [pc, #84]	; (800409c <xTaskCheckForTimeOut+0xc0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d007      	beq.n	800405e <xTaskCheckForTimeOut+0x82>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	429a      	cmp	r2, r3
 8004056:	d302      	bcc.n	800405e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004058:	2301      	movs	r3, #1
 800405a:	61fb      	str	r3, [r7, #28]
 800405c:	e015      	b.n	800408a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	429a      	cmp	r2, r3
 8004066:	d20b      	bcs.n	8004080 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	1ad2      	subs	r2, r2, r3
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff ff9b 	bl	8003fb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800407a:	2300      	movs	r3, #0
 800407c:	61fb      	str	r3, [r7, #28]
 800407e:	e004      	b.n	800408a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	2200      	movs	r2, #0
 8004084:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004086:	2301      	movs	r3, #1
 8004088:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800408a:	f000 ff73 	bl	8004f74 <vPortExitCritical>

	return xReturn;
 800408e:	69fb      	ldr	r3, [r7, #28]
}
 8004090:	4618      	mov	r0, r3
 8004092:	3720      	adds	r7, #32
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	20000c24 	.word	0x20000c24
 800409c:	20000c38 	.word	0x20000c38

080040a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80040a4:	4b03      	ldr	r3, [pc, #12]	; (80040b4 <vTaskMissedYield+0x14>)
 80040a6:	2201      	movs	r2, #1
 80040a8:	601a      	str	r2, [r3, #0]
}
 80040aa:	bf00      	nop
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	20000c34 	.word	0x20000c34

080040b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80040c0:	f000 f852 	bl	8004168 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040c4:	4b06      	ldr	r3, [pc, #24]	; (80040e0 <prvIdleTask+0x28>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d9f9      	bls.n	80040c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040cc:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <prvIdleTask+0x2c>)
 80040ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	f3bf 8f4f 	dsb	sy
 80040d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040dc:	e7f0      	b.n	80040c0 <prvIdleTask+0x8>
 80040de:	bf00      	nop
 80040e0:	20000750 	.word	0x20000750
 80040e4:	e000ed04 	.word	0xe000ed04

080040e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040ee:	2300      	movs	r3, #0
 80040f0:	607b      	str	r3, [r7, #4]
 80040f2:	e00c      	b.n	800410e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4a12      	ldr	r2, [pc, #72]	; (8004148 <prvInitialiseTaskLists+0x60>)
 8004100:	4413      	add	r3, r2
 8004102:	4618      	mov	r0, r3
 8004104:	f7fe fb60 	bl	80027c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3301      	adds	r3, #1
 800410c:	607b      	str	r3, [r7, #4]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2b37      	cmp	r3, #55	; 0x37
 8004112:	d9ef      	bls.n	80040f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004114:	480d      	ldr	r0, [pc, #52]	; (800414c <prvInitialiseTaskLists+0x64>)
 8004116:	f7fe fb57 	bl	80027c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800411a:	480d      	ldr	r0, [pc, #52]	; (8004150 <prvInitialiseTaskLists+0x68>)
 800411c:	f7fe fb54 	bl	80027c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004120:	480c      	ldr	r0, [pc, #48]	; (8004154 <prvInitialiseTaskLists+0x6c>)
 8004122:	f7fe fb51 	bl	80027c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004126:	480c      	ldr	r0, [pc, #48]	; (8004158 <prvInitialiseTaskLists+0x70>)
 8004128:	f7fe fb4e 	bl	80027c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800412c:	480b      	ldr	r0, [pc, #44]	; (800415c <prvInitialiseTaskLists+0x74>)
 800412e:	f7fe fb4b 	bl	80027c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004132:	4b0b      	ldr	r3, [pc, #44]	; (8004160 <prvInitialiseTaskLists+0x78>)
 8004134:	4a05      	ldr	r2, [pc, #20]	; (800414c <prvInitialiseTaskLists+0x64>)
 8004136:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004138:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <prvInitialiseTaskLists+0x7c>)
 800413a:	4a05      	ldr	r2, [pc, #20]	; (8004150 <prvInitialiseTaskLists+0x68>)
 800413c:	601a      	str	r2, [r3, #0]
}
 800413e:	bf00      	nop
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	20000750 	.word	0x20000750
 800414c:	20000bb0 	.word	0x20000bb0
 8004150:	20000bc4 	.word	0x20000bc4
 8004154:	20000be0 	.word	0x20000be0
 8004158:	20000bf4 	.word	0x20000bf4
 800415c:	20000c0c 	.word	0x20000c0c
 8004160:	20000bd8 	.word	0x20000bd8
 8004164:	20000bdc 	.word	0x20000bdc

08004168 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800416e:	e019      	b.n	80041a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004170:	f000 fed0 	bl	8004f14 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004174:	4b10      	ldr	r3, [pc, #64]	; (80041b8 <prvCheckTasksWaitingTermination+0x50>)
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3304      	adds	r3, #4
 8004180:	4618      	mov	r0, r3
 8004182:	f7fe fbab 	bl	80028dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004186:	4b0d      	ldr	r3, [pc, #52]	; (80041bc <prvCheckTasksWaitingTermination+0x54>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	3b01      	subs	r3, #1
 800418c:	4a0b      	ldr	r2, [pc, #44]	; (80041bc <prvCheckTasksWaitingTermination+0x54>)
 800418e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004190:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <prvCheckTasksWaitingTermination+0x58>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	3b01      	subs	r3, #1
 8004196:	4a0a      	ldr	r2, [pc, #40]	; (80041c0 <prvCheckTasksWaitingTermination+0x58>)
 8004198:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800419a:	f000 feeb 	bl	8004f74 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f810 	bl	80041c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041a4:	4b06      	ldr	r3, [pc, #24]	; (80041c0 <prvCheckTasksWaitingTermination+0x58>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e1      	bne.n	8004170 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041ac:	bf00      	nop
 80041ae:	bf00      	nop
 80041b0:	3708      	adds	r7, #8
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20000bf4 	.word	0x20000bf4
 80041bc:	20000c20 	.word	0x20000c20
 80041c0:	20000c08 	.word	0x20000c08

080041c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d108      	bne.n	80041e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041da:	4618      	mov	r0, r3
 80041dc:	f001 f888 	bl	80052f0 <vPortFree>
				vPortFree( pxTCB );
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f001 f885 	bl	80052f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041e6:	e018      	b.n	800421a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d103      	bne.n	80041fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f001 f87c 	bl	80052f0 <vPortFree>
	}
 80041f8:	e00f      	b.n	800421a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004200:	2b02      	cmp	r3, #2
 8004202:	d00a      	beq.n	800421a <prvDeleteTCB+0x56>
	__asm volatile
 8004204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004208:	f383 8811 	msr	BASEPRI, r3
 800420c:	f3bf 8f6f 	isb	sy
 8004210:	f3bf 8f4f 	dsb	sy
 8004214:	60fb      	str	r3, [r7, #12]
}
 8004216:	bf00      	nop
 8004218:	e7fe      	b.n	8004218 <prvDeleteTCB+0x54>
	}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004224:	b480      	push	{r7}
 8004226:	b083      	sub	sp, #12
 8004228:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800422a:	4b0c      	ldr	r3, [pc, #48]	; (800425c <prvResetNextTaskUnblockTime+0x38>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d104      	bne.n	800423e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004234:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <prvResetNextTaskUnblockTime+0x3c>)
 8004236:	f04f 32ff 	mov.w	r2, #4294967295
 800423a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800423c:	e008      	b.n	8004250 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800423e:	4b07      	ldr	r3, [pc, #28]	; (800425c <prvResetNextTaskUnblockTime+0x38>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	4a04      	ldr	r2, [pc, #16]	; (8004260 <prvResetNextTaskUnblockTime+0x3c>)
 800424e:	6013      	str	r3, [r2, #0]
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	20000bd8 	.word	0x20000bd8
 8004260:	20000c40 	.word	0x20000c40

08004264 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800426a:	4b0b      	ldr	r3, [pc, #44]	; (8004298 <xTaskGetSchedulerState+0x34>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d102      	bne.n	8004278 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004272:	2301      	movs	r3, #1
 8004274:	607b      	str	r3, [r7, #4]
 8004276:	e008      	b.n	800428a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004278:	4b08      	ldr	r3, [pc, #32]	; (800429c <xTaskGetSchedulerState+0x38>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d102      	bne.n	8004286 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004280:	2302      	movs	r3, #2
 8004282:	607b      	str	r3, [r7, #4]
 8004284:	e001      	b.n	800428a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004286:	2300      	movs	r3, #0
 8004288:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800428a:	687b      	ldr	r3, [r7, #4]
	}
 800428c:	4618      	mov	r0, r3
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	20000c2c 	.word	0x20000c2c
 800429c:	20000c48 	.word	0x20000c48

080042a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d051      	beq.n	800435a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ba:	4b2a      	ldr	r3, [pc, #168]	; (8004364 <xTaskPriorityInherit+0xc4>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d241      	bcs.n	8004348 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	db06      	blt.n	80042da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042cc:	4b25      	ldr	r3, [pc, #148]	; (8004364 <xTaskPriorityInherit+0xc4>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	6959      	ldr	r1, [r3, #20]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e2:	4613      	mov	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4413      	add	r3, r2
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	4a1f      	ldr	r2, [pc, #124]	; (8004368 <xTaskPriorityInherit+0xc8>)
 80042ec:	4413      	add	r3, r2
 80042ee:	4299      	cmp	r1, r3
 80042f0:	d122      	bne.n	8004338 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	3304      	adds	r3, #4
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fe faf0 	bl	80028dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80042fc:	4b19      	ldr	r3, [pc, #100]	; (8004364 <xTaskPriorityInherit+0xc4>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430a:	4b18      	ldr	r3, [pc, #96]	; (800436c <xTaskPriorityInherit+0xcc>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	429a      	cmp	r2, r3
 8004310:	d903      	bls.n	800431a <xTaskPriorityInherit+0x7a>
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004316:	4a15      	ldr	r2, [pc, #84]	; (800436c <xTaskPriorityInherit+0xcc>)
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800431e:	4613      	mov	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4413      	add	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4a10      	ldr	r2, [pc, #64]	; (8004368 <xTaskPriorityInherit+0xc8>)
 8004328:	441a      	add	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	3304      	adds	r3, #4
 800432e:	4619      	mov	r1, r3
 8004330:	4610      	mov	r0, r2
 8004332:	f7fe fa76 	bl	8002822 <vListInsertEnd>
 8004336:	e004      	b.n	8004342 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004338:	4b0a      	ldr	r3, [pc, #40]	; (8004364 <xTaskPriorityInherit+0xc4>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004342:	2301      	movs	r3, #1
 8004344:	60fb      	str	r3, [r7, #12]
 8004346:	e008      	b.n	800435a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800434c:	4b05      	ldr	r3, [pc, #20]	; (8004364 <xTaskPriorityInherit+0xc4>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004352:	429a      	cmp	r2, r3
 8004354:	d201      	bcs.n	800435a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004356:	2301      	movs	r3, #1
 8004358:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800435a:	68fb      	ldr	r3, [r7, #12]
	}
 800435c:	4618      	mov	r0, r3
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	2000074c 	.word	0x2000074c
 8004368:	20000750 	.word	0x20000750
 800436c:	20000c28 	.word	0x20000c28

08004370 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800437c:	2300      	movs	r3, #0
 800437e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d056      	beq.n	8004434 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004386:	4b2e      	ldr	r3, [pc, #184]	; (8004440 <xTaskPriorityDisinherit+0xd0>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	429a      	cmp	r2, r3
 800438e:	d00a      	beq.n	80043a6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004394:	f383 8811 	msr	BASEPRI, r3
 8004398:	f3bf 8f6f 	isb	sy
 800439c:	f3bf 8f4f 	dsb	sy
 80043a0:	60fb      	str	r3, [r7, #12]
}
 80043a2:	bf00      	nop
 80043a4:	e7fe      	b.n	80043a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10a      	bne.n	80043c4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80043ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b2:	f383 8811 	msr	BASEPRI, r3
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	60bb      	str	r3, [r7, #8]
}
 80043c0:	bf00      	nop
 80043c2:	e7fe      	b.n	80043c2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043c8:	1e5a      	subs	r2, r3, #1
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d02c      	beq.n	8004434 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d128      	bne.n	8004434 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	3304      	adds	r3, #4
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fe fa78 	bl	80028dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004404:	4b0f      	ldr	r3, [pc, #60]	; (8004444 <xTaskPriorityDisinherit+0xd4>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	429a      	cmp	r2, r3
 800440a:	d903      	bls.n	8004414 <xTaskPriorityDisinherit+0xa4>
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004410:	4a0c      	ldr	r2, [pc, #48]	; (8004444 <xTaskPriorityDisinherit+0xd4>)
 8004412:	6013      	str	r3, [r2, #0]
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4a09      	ldr	r2, [pc, #36]	; (8004448 <xTaskPriorityDisinherit+0xd8>)
 8004422:	441a      	add	r2, r3
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	3304      	adds	r3, #4
 8004428:	4619      	mov	r1, r3
 800442a:	4610      	mov	r0, r2
 800442c:	f7fe f9f9 	bl	8002822 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004430:	2301      	movs	r3, #1
 8004432:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004434:	697b      	ldr	r3, [r7, #20]
	}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	2000074c 	.word	0x2000074c
 8004444:	20000c28 	.word	0x20000c28
 8004448:	20000750 	.word	0x20000750

0800444c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800444c:	b580      	push	{r7, lr}
 800444e:	b088      	sub	sp, #32
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800445a:	2301      	movs	r3, #1
 800445c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d06a      	beq.n	800453a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10a      	bne.n	8004482 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800446c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004470:	f383 8811 	msr	BASEPRI, r3
 8004474:	f3bf 8f6f 	isb	sy
 8004478:	f3bf 8f4f 	dsb	sy
 800447c:	60fb      	str	r3, [r7, #12]
}
 800447e:	bf00      	nop
 8004480:	e7fe      	b.n	8004480 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	429a      	cmp	r2, r3
 800448a:	d902      	bls.n	8004492 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	61fb      	str	r3, [r7, #28]
 8004490:	e002      	b.n	8004498 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004496:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449c:	69fa      	ldr	r2, [r7, #28]
 800449e:	429a      	cmp	r2, r3
 80044a0:	d04b      	beq.n	800453a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d146      	bne.n	800453a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80044ac:	4b25      	ldr	r3, [pc, #148]	; (8004544 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d10a      	bne.n	80044cc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80044b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ba:	f383 8811 	msr	BASEPRI, r3
 80044be:	f3bf 8f6f 	isb	sy
 80044c2:	f3bf 8f4f 	dsb	sy
 80044c6:	60bb      	str	r3, [r7, #8]
}
 80044c8:	bf00      	nop
 80044ca:	e7fe      	b.n	80044ca <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	69fa      	ldr	r2, [r7, #28]
 80044d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80044d8:	69bb      	ldr	r3, [r7, #24]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	db04      	blt.n	80044ea <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	6959      	ldr	r1, [r3, #20]
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4613      	mov	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4a13      	ldr	r2, [pc, #76]	; (8004548 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80044fa:	4413      	add	r3, r2
 80044fc:	4299      	cmp	r1, r3
 80044fe:	d11c      	bne.n	800453a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	3304      	adds	r3, #4
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe f9e9 	bl	80028dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800450e:	4b0f      	ldr	r3, [pc, #60]	; (800454c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d903      	bls.n	800451e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8004516:	69bb      	ldr	r3, [r7, #24]
 8004518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451a:	4a0c      	ldr	r2, [pc, #48]	; (800454c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800451c:	6013      	str	r3, [r2, #0]
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004522:	4613      	mov	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4413      	add	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4a07      	ldr	r2, [pc, #28]	; (8004548 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800452c:	441a      	add	r2, r3
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	3304      	adds	r3, #4
 8004532:	4619      	mov	r1, r3
 8004534:	4610      	mov	r0, r2
 8004536:	f7fe f974 	bl	8002822 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800453a:	bf00      	nop
 800453c:	3720      	adds	r7, #32
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	2000074c 	.word	0x2000074c
 8004548:	20000750 	.word	0x20000750
 800454c:	20000c28 	.word	0x20000c28

08004550 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004554:	4b07      	ldr	r3, [pc, #28]	; (8004574 <pvTaskIncrementMutexHeldCount+0x24>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d004      	beq.n	8004566 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800455c:	4b05      	ldr	r3, [pc, #20]	; (8004574 <pvTaskIncrementMutexHeldCount+0x24>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004562:	3201      	adds	r2, #1
 8004564:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004566:	4b03      	ldr	r3, [pc, #12]	; (8004574 <pvTaskIncrementMutexHeldCount+0x24>)
 8004568:	681b      	ldr	r3, [r3, #0]
	}
 800456a:	4618      	mov	r0, r3
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr
 8004574:	2000074c 	.word	0x2000074c

08004578 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004582:	4b21      	ldr	r3, [pc, #132]	; (8004608 <prvAddCurrentTaskToDelayedList+0x90>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004588:	4b20      	ldr	r3, [pc, #128]	; (800460c <prvAddCurrentTaskToDelayedList+0x94>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	3304      	adds	r3, #4
 800458e:	4618      	mov	r0, r3
 8004590:	f7fe f9a4 	bl	80028dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459a:	d10a      	bne.n	80045b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d007      	beq.n	80045b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045a2:	4b1a      	ldr	r3, [pc, #104]	; (800460c <prvAddCurrentTaskToDelayedList+0x94>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3304      	adds	r3, #4
 80045a8:	4619      	mov	r1, r3
 80045aa:	4819      	ldr	r0, [pc, #100]	; (8004610 <prvAddCurrentTaskToDelayedList+0x98>)
 80045ac:	f7fe f939 	bl	8002822 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80045b0:	e026      	b.n	8004600 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4413      	add	r3, r2
 80045b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80045ba:	4b14      	ldr	r3, [pc, #80]	; (800460c <prvAddCurrentTaskToDelayedList+0x94>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d209      	bcs.n	80045de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045ca:	4b12      	ldr	r3, [pc, #72]	; (8004614 <prvAddCurrentTaskToDelayedList+0x9c>)
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	4b0f      	ldr	r3, [pc, #60]	; (800460c <prvAddCurrentTaskToDelayedList+0x94>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	3304      	adds	r3, #4
 80045d4:	4619      	mov	r1, r3
 80045d6:	4610      	mov	r0, r2
 80045d8:	f7fe f947 	bl	800286a <vListInsert>
}
 80045dc:	e010      	b.n	8004600 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045de:	4b0e      	ldr	r3, [pc, #56]	; (8004618 <prvAddCurrentTaskToDelayedList+0xa0>)
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	4b0a      	ldr	r3, [pc, #40]	; (800460c <prvAddCurrentTaskToDelayedList+0x94>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	3304      	adds	r3, #4
 80045e8:	4619      	mov	r1, r3
 80045ea:	4610      	mov	r0, r2
 80045ec:	f7fe f93d 	bl	800286a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045f0:	4b0a      	ldr	r3, [pc, #40]	; (800461c <prvAddCurrentTaskToDelayedList+0xa4>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d202      	bcs.n	8004600 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80045fa:	4a08      	ldr	r2, [pc, #32]	; (800461c <prvAddCurrentTaskToDelayedList+0xa4>)
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	6013      	str	r3, [r2, #0]
}
 8004600:	bf00      	nop
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	20000c24 	.word	0x20000c24
 800460c:	2000074c 	.word	0x2000074c
 8004610:	20000c0c 	.word	0x20000c0c
 8004614:	20000bdc 	.word	0x20000bdc
 8004618:	20000bd8 	.word	0x20000bd8
 800461c:	20000c40 	.word	0x20000c40

08004620 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b08a      	sub	sp, #40	; 0x28
 8004624:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800462a:	f000 fb07 	bl	8004c3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800462e:	4b1c      	ldr	r3, [pc, #112]	; (80046a0 <xTimerCreateTimerTask+0x80>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d021      	beq.n	800467a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004636:	2300      	movs	r3, #0
 8004638:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800463a:	2300      	movs	r3, #0
 800463c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800463e:	1d3a      	adds	r2, r7, #4
 8004640:	f107 0108 	add.w	r1, r7, #8
 8004644:	f107 030c 	add.w	r3, r7, #12
 8004648:	4618      	mov	r0, r3
 800464a:	f7fe f8a3 	bl	8002794 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800464e:	6879      	ldr	r1, [r7, #4]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	9202      	str	r2, [sp, #8]
 8004656:	9301      	str	r3, [sp, #4]
 8004658:	2302      	movs	r3, #2
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	2300      	movs	r3, #0
 800465e:	460a      	mov	r2, r1
 8004660:	4910      	ldr	r1, [pc, #64]	; (80046a4 <xTimerCreateTimerTask+0x84>)
 8004662:	4811      	ldr	r0, [pc, #68]	; (80046a8 <xTimerCreateTimerTask+0x88>)
 8004664:	f7fe ffe0 	bl	8003628 <xTaskCreateStatic>
 8004668:	4603      	mov	r3, r0
 800466a:	4a10      	ldr	r2, [pc, #64]	; (80046ac <xTimerCreateTimerTask+0x8c>)
 800466c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800466e:	4b0f      	ldr	r3, [pc, #60]	; (80046ac <xTimerCreateTimerTask+0x8c>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004676:	2301      	movs	r3, #1
 8004678:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10a      	bne.n	8004696 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004684:	f383 8811 	msr	BASEPRI, r3
 8004688:	f3bf 8f6f 	isb	sy
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	613b      	str	r3, [r7, #16]
}
 8004692:	bf00      	nop
 8004694:	e7fe      	b.n	8004694 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004696:	697b      	ldr	r3, [r7, #20]
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	20000c7c 	.word	0x20000c7c
 80046a4:	080064c8 	.word	0x080064c8
 80046a8:	080047e5 	.word	0x080047e5
 80046ac:	20000c80 	.word	0x20000c80

080046b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b08a      	sub	sp, #40	; 0x28
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80046be:	2300      	movs	r3, #0
 80046c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d10a      	bne.n	80046de <xTimerGenericCommand+0x2e>
	__asm volatile
 80046c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046cc:	f383 8811 	msr	BASEPRI, r3
 80046d0:	f3bf 8f6f 	isb	sy
 80046d4:	f3bf 8f4f 	dsb	sy
 80046d8:	623b      	str	r3, [r7, #32]
}
 80046da:	bf00      	nop
 80046dc:	e7fe      	b.n	80046dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80046de:	4b1a      	ldr	r3, [pc, #104]	; (8004748 <xTimerGenericCommand+0x98>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d02a      	beq.n	800473c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	2b05      	cmp	r3, #5
 80046f6:	dc18      	bgt.n	800472a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80046f8:	f7ff fdb4 	bl	8004264 <xTaskGetSchedulerState>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d109      	bne.n	8004716 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004702:	4b11      	ldr	r3, [pc, #68]	; (8004748 <xTimerGenericCommand+0x98>)
 8004704:	6818      	ldr	r0, [r3, #0]
 8004706:	f107 0110 	add.w	r1, r7, #16
 800470a:	2300      	movs	r3, #0
 800470c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800470e:	f7fe fa7f 	bl	8002c10 <xQueueGenericSend>
 8004712:	6278      	str	r0, [r7, #36]	; 0x24
 8004714:	e012      	b.n	800473c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004716:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <xTimerGenericCommand+0x98>)
 8004718:	6818      	ldr	r0, [r3, #0]
 800471a:	f107 0110 	add.w	r1, r7, #16
 800471e:	2300      	movs	r3, #0
 8004720:	2200      	movs	r2, #0
 8004722:	f7fe fa75 	bl	8002c10 <xQueueGenericSend>
 8004726:	6278      	str	r0, [r7, #36]	; 0x24
 8004728:	e008      	b.n	800473c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800472a:	4b07      	ldr	r3, [pc, #28]	; (8004748 <xTimerGenericCommand+0x98>)
 800472c:	6818      	ldr	r0, [r3, #0]
 800472e:	f107 0110 	add.w	r1, r7, #16
 8004732:	2300      	movs	r3, #0
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	f7fe fb69 	bl	8002e0c <xQueueGenericSendFromISR>
 800473a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800473c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800473e:	4618      	mov	r0, r3
 8004740:	3728      	adds	r7, #40	; 0x28
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000c7c 	.word	0x20000c7c

0800474c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af02      	add	r7, sp, #8
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004756:	4b22      	ldr	r3, [pc, #136]	; (80047e0 <prvProcessExpiredTimer+0x94>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	3304      	adds	r3, #4
 8004764:	4618      	mov	r0, r3
 8004766:	f7fe f8b9 	bl	80028dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004770:	f003 0304 	and.w	r3, r3, #4
 8004774:	2b00      	cmp	r3, #0
 8004776:	d022      	beq.n	80047be <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	699a      	ldr	r2, [r3, #24]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	18d1      	adds	r1, r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	683a      	ldr	r2, [r7, #0]
 8004784:	6978      	ldr	r0, [r7, #20]
 8004786:	f000 f8d1 	bl	800492c <prvInsertTimerInActiveList>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d01f      	beq.n	80047d0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004790:	2300      	movs	r3, #0
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	2300      	movs	r3, #0
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	2100      	movs	r1, #0
 800479a:	6978      	ldr	r0, [r7, #20]
 800479c:	f7ff ff88 	bl	80046b0 <xTimerGenericCommand>
 80047a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d113      	bne.n	80047d0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80047a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	60fb      	str	r3, [r7, #12]
}
 80047ba:	bf00      	nop
 80047bc:	e7fe      	b.n	80047bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80047c4:	f023 0301 	bic.w	r3, r3, #1
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	6978      	ldr	r0, [r7, #20]
 80047d6:	4798      	blx	r3
}
 80047d8:	bf00      	nop
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	20000c74 	.word	0x20000c74

080047e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047ec:	f107 0308 	add.w	r3, r7, #8
 80047f0:	4618      	mov	r0, r3
 80047f2:	f000 f857 	bl	80048a4 <prvGetNextExpireTime>
 80047f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	4619      	mov	r1, r3
 80047fc:	68f8      	ldr	r0, [r7, #12]
 80047fe:	f000 f803 	bl	8004808 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004802:	f000 f8d5 	bl	80049b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004806:	e7f1      	b.n	80047ec <prvTimerTask+0x8>

08004808 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004812:	f7ff f945 	bl	8003aa0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004816:	f107 0308 	add.w	r3, r7, #8
 800481a:	4618      	mov	r0, r3
 800481c:	f000 f866 	bl	80048ec <prvSampleTimeNow>
 8004820:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d130      	bne.n	800488a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10a      	bne.n	8004844 <prvProcessTimerOrBlockTask+0x3c>
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	429a      	cmp	r2, r3
 8004834:	d806      	bhi.n	8004844 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004836:	f7ff f941 	bl	8003abc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800483a:	68f9      	ldr	r1, [r7, #12]
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f7ff ff85 	bl	800474c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004842:	e024      	b.n	800488e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d008      	beq.n	800485c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800484a:	4b13      	ldr	r3, [pc, #76]	; (8004898 <prvProcessTimerOrBlockTask+0x90>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <prvProcessTimerOrBlockTask+0x50>
 8004854:	2301      	movs	r3, #1
 8004856:	e000      	b.n	800485a <prvProcessTimerOrBlockTask+0x52>
 8004858:	2300      	movs	r3, #0
 800485a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800485c:	4b0f      	ldr	r3, [pc, #60]	; (800489c <prvProcessTimerOrBlockTask+0x94>)
 800485e:	6818      	ldr	r0, [r3, #0]
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	4619      	mov	r1, r3
 800486a:	f7fe fea9 	bl	80035c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800486e:	f7ff f925 	bl	8003abc <xTaskResumeAll>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004878:	4b09      	ldr	r3, [pc, #36]	; (80048a0 <prvProcessTimerOrBlockTask+0x98>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
}
 8004888:	e001      	b.n	800488e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800488a:	f7ff f917 	bl	8003abc <xTaskResumeAll>
}
 800488e:	bf00      	nop
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	20000c78 	.word	0x20000c78
 800489c:	20000c7c 	.word	0x20000c7c
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80048ac:	4b0e      	ldr	r3, [pc, #56]	; (80048e8 <prvGetNextExpireTime+0x44>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d101      	bne.n	80048ba <prvGetNextExpireTime+0x16>
 80048b6:	2201      	movs	r2, #1
 80048b8:	e000      	b.n	80048bc <prvGetNextExpireTime+0x18>
 80048ba:	2200      	movs	r2, #0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d105      	bne.n	80048d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048c8:	4b07      	ldr	r3, [pc, #28]	; (80048e8 <prvGetNextExpireTime+0x44>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	60fb      	str	r3, [r7, #12]
 80048d2:	e001      	b.n	80048d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80048d8:	68fb      	ldr	r3, [r7, #12]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3714      	adds	r7, #20
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	20000c74 	.word	0x20000c74

080048ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80048f4:	f7ff f980 	bl	8003bf8 <xTaskGetTickCount>
 80048f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80048fa:	4b0b      	ldr	r3, [pc, #44]	; (8004928 <prvSampleTimeNow+0x3c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	429a      	cmp	r2, r3
 8004902:	d205      	bcs.n	8004910 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004904:	f000 f936 	bl	8004b74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	e002      	b.n	8004916 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004916:	4a04      	ldr	r2, [pc, #16]	; (8004928 <prvSampleTimeNow+0x3c>)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800491c:	68fb      	ldr	r3, [r7, #12]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20000c84 	.word	0x20000c84

0800492c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b086      	sub	sp, #24
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800494a:	68ba      	ldr	r2, [r7, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	429a      	cmp	r2, r3
 8004950:	d812      	bhi.n	8004978 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	1ad2      	subs	r2, r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	699b      	ldr	r3, [r3, #24]
 800495c:	429a      	cmp	r2, r3
 800495e:	d302      	bcc.n	8004966 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004960:	2301      	movs	r3, #1
 8004962:	617b      	str	r3, [r7, #20]
 8004964:	e01b      	b.n	800499e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004966:	4b10      	ldr	r3, [pc, #64]	; (80049a8 <prvInsertTimerInActiveList+0x7c>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3304      	adds	r3, #4
 800496e:	4619      	mov	r1, r3
 8004970:	4610      	mov	r0, r2
 8004972:	f7fd ff7a 	bl	800286a <vListInsert>
 8004976:	e012      	b.n	800499e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	429a      	cmp	r2, r3
 800497e:	d206      	bcs.n	800498e <prvInsertTimerInActiveList+0x62>
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	429a      	cmp	r2, r3
 8004986:	d302      	bcc.n	800498e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004988:	2301      	movs	r3, #1
 800498a:	617b      	str	r3, [r7, #20]
 800498c:	e007      	b.n	800499e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800498e:	4b07      	ldr	r3, [pc, #28]	; (80049ac <prvInsertTimerInActiveList+0x80>)
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f7fd ff66 	bl	800286a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800499e:	697b      	ldr	r3, [r7, #20]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	20000c78 	.word	0x20000c78
 80049ac:	20000c74 	.word	0x20000c74

080049b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b08e      	sub	sp, #56	; 0x38
 80049b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049b6:	e0ca      	b.n	8004b4e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	da18      	bge.n	80049f0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80049be:	1d3b      	adds	r3, r7, #4
 80049c0:	3304      	adds	r3, #4
 80049c2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80049c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10a      	bne.n	80049e0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80049ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ce:	f383 8811 	msr	BASEPRI, r3
 80049d2:	f3bf 8f6f 	isb	sy
 80049d6:	f3bf 8f4f 	dsb	sy
 80049da:	61fb      	str	r3, [r7, #28]
}
 80049dc:	bf00      	nop
 80049de:	e7fe      	b.n	80049de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80049e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049e6:	6850      	ldr	r0, [r2, #4]
 80049e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049ea:	6892      	ldr	r2, [r2, #8]
 80049ec:	4611      	mov	r1, r2
 80049ee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f2c0 80aa 	blt.w	8004b4c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d004      	beq.n	8004a0e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a06:	3304      	adds	r3, #4
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7fd ff67 	bl	80028dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a0e:	463b      	mov	r3, r7
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7ff ff6b 	bl	80048ec <prvSampleTimeNow>
 8004a16:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2b09      	cmp	r3, #9
 8004a1c:	f200 8097 	bhi.w	8004b4e <prvProcessReceivedCommands+0x19e>
 8004a20:	a201      	add	r2, pc, #4	; (adr r2, 8004a28 <prvProcessReceivedCommands+0x78>)
 8004a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a26:	bf00      	nop
 8004a28:	08004a51 	.word	0x08004a51
 8004a2c:	08004a51 	.word	0x08004a51
 8004a30:	08004a51 	.word	0x08004a51
 8004a34:	08004ac5 	.word	0x08004ac5
 8004a38:	08004ad9 	.word	0x08004ad9
 8004a3c:	08004b23 	.word	0x08004b23
 8004a40:	08004a51 	.word	0x08004a51
 8004a44:	08004a51 	.word	0x08004a51
 8004a48:	08004ac5 	.word	0x08004ac5
 8004a4c:	08004ad9 	.word	0x08004ad9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a56:	f043 0301 	orr.w	r3, r3, #1
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a66:	699b      	ldr	r3, [r3, #24]
 8004a68:	18d1      	adds	r1, r2, r3
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a70:	f7ff ff5c 	bl	800492c <prvInsertTimerInActiveList>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d069      	beq.n	8004b4e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a88:	f003 0304 	and.w	r3, r3, #4
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d05e      	beq.n	8004b4e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	441a      	add	r2, r3
 8004a98:	2300      	movs	r3, #0
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004aa2:	f7ff fe05 	bl	80046b0 <xTimerGenericCommand>
 8004aa6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004aa8:	6a3b      	ldr	r3, [r7, #32]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d14f      	bne.n	8004b4e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab2:	f383 8811 	msr	BASEPRI, r3
 8004ab6:	f3bf 8f6f 	isb	sy
 8004aba:	f3bf 8f4f 	dsb	sy
 8004abe:	61bb      	str	r3, [r7, #24]
}
 8004ac0:	bf00      	nop
 8004ac2:	e7fe      	b.n	8004ac2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004aca:	f023 0301 	bic.w	r3, r3, #1
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004ad6:	e03a      	b.n	8004b4e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ade:	f043 0301 	orr.w	r3, r3, #1
 8004ae2:	b2da      	uxtb	r2, r3
 8004ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10a      	bne.n	8004b0e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afc:	f383 8811 	msr	BASEPRI, r3
 8004b00:	f3bf 8f6f 	isb	sy
 8004b04:	f3bf 8f4f 	dsb	sy
 8004b08:	617b      	str	r3, [r7, #20]
}
 8004b0a:	bf00      	nop
 8004b0c:	e7fe      	b.n	8004b0c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b10:	699a      	ldr	r2, [r3, #24]
 8004b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b14:	18d1      	adds	r1, r2, r3
 8004b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b1c:	f7ff ff06 	bl	800492c <prvInsertTimerInActiveList>
					break;
 8004b20:	e015      	b.n	8004b4e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d103      	bne.n	8004b38 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004b30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b32:	f000 fbdd 	bl	80052f0 <vPortFree>
 8004b36:	e00a      	b.n	8004b4e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b3e:	f023 0301 	bic.w	r3, r3, #1
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004b4a:	e000      	b.n	8004b4e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004b4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b4e:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <prvProcessReceivedCommands+0x1c0>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	1d39      	adds	r1, r7, #4
 8004b54:	2200      	movs	r2, #0
 8004b56:	4618      	mov	r0, r3
 8004b58:	f7fe f9f4 	bl	8002f44 <xQueueReceive>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f47f af2a 	bne.w	80049b8 <prvProcessReceivedCommands+0x8>
	}
}
 8004b64:	bf00      	nop
 8004b66:	bf00      	nop
 8004b68:	3730      	adds	r7, #48	; 0x30
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	20000c7c 	.word	0x20000c7c

08004b74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b7a:	e048      	b.n	8004c0e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b7c:	4b2d      	ldr	r3, [pc, #180]	; (8004c34 <prvSwitchTimerLists+0xc0>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b86:	4b2b      	ldr	r3, [pc, #172]	; (8004c34 <prvSwitchTimerLists+0xc0>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3304      	adds	r3, #4
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7fd fea1 	bl	80028dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d02e      	beq.n	8004c0e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d90e      	bls.n	8004be0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bce:	4b19      	ldr	r3, [pc, #100]	; (8004c34 <prvSwitchTimerLists+0xc0>)
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	4610      	mov	r0, r2
 8004bda:	f7fd fe46 	bl	800286a <vListInsert>
 8004bde:	e016      	b.n	8004c0e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004be0:	2300      	movs	r3, #0
 8004be2:	9300      	str	r3, [sp, #0]
 8004be4:	2300      	movs	r3, #0
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	2100      	movs	r1, #0
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f7ff fd60 	bl	80046b0 <xTimerGenericCommand>
 8004bf0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10a      	bne.n	8004c0e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	603b      	str	r3, [r7, #0]
}
 8004c0a:	bf00      	nop
 8004c0c:	e7fe      	b.n	8004c0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c0e:	4b09      	ldr	r3, [pc, #36]	; (8004c34 <prvSwitchTimerLists+0xc0>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1b1      	bne.n	8004b7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004c18:	4b06      	ldr	r3, [pc, #24]	; (8004c34 <prvSwitchTimerLists+0xc0>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004c1e:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <prvSwitchTimerLists+0xc4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a04      	ldr	r2, [pc, #16]	; (8004c34 <prvSwitchTimerLists+0xc0>)
 8004c24:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004c26:	4a04      	ldr	r2, [pc, #16]	; (8004c38 <prvSwitchTimerLists+0xc4>)
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	6013      	str	r3, [r2, #0]
}
 8004c2c:	bf00      	nop
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	20000c74 	.word	0x20000c74
 8004c38:	20000c78 	.word	0x20000c78

08004c3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c42:	f000 f967 	bl	8004f14 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c46:	4b15      	ldr	r3, [pc, #84]	; (8004c9c <prvCheckForValidListAndQueue+0x60>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d120      	bne.n	8004c90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004c4e:	4814      	ldr	r0, [pc, #80]	; (8004ca0 <prvCheckForValidListAndQueue+0x64>)
 8004c50:	f7fd fdba 	bl	80027c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c54:	4813      	ldr	r0, [pc, #76]	; (8004ca4 <prvCheckForValidListAndQueue+0x68>)
 8004c56:	f7fd fdb7 	bl	80027c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c5a:	4b13      	ldr	r3, [pc, #76]	; (8004ca8 <prvCheckForValidListAndQueue+0x6c>)
 8004c5c:	4a10      	ldr	r2, [pc, #64]	; (8004ca0 <prvCheckForValidListAndQueue+0x64>)
 8004c5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c60:	4b12      	ldr	r3, [pc, #72]	; (8004cac <prvCheckForValidListAndQueue+0x70>)
 8004c62:	4a10      	ldr	r2, [pc, #64]	; (8004ca4 <prvCheckForValidListAndQueue+0x68>)
 8004c64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004c66:	2300      	movs	r3, #0
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	4b11      	ldr	r3, [pc, #68]	; (8004cb0 <prvCheckForValidListAndQueue+0x74>)
 8004c6c:	4a11      	ldr	r2, [pc, #68]	; (8004cb4 <prvCheckForValidListAndQueue+0x78>)
 8004c6e:	2110      	movs	r1, #16
 8004c70:	200a      	movs	r0, #10
 8004c72:	f7fd fec5 	bl	8002a00 <xQueueGenericCreateStatic>
 8004c76:	4603      	mov	r3, r0
 8004c78:	4a08      	ldr	r2, [pc, #32]	; (8004c9c <prvCheckForValidListAndQueue+0x60>)
 8004c7a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004c7c:	4b07      	ldr	r3, [pc, #28]	; (8004c9c <prvCheckForValidListAndQueue+0x60>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d005      	beq.n	8004c90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004c84:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <prvCheckForValidListAndQueue+0x60>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	490b      	ldr	r1, [pc, #44]	; (8004cb8 <prvCheckForValidListAndQueue+0x7c>)
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7fe fc6e 	bl	800356c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c90:	f000 f970 	bl	8004f74 <vPortExitCritical>
}
 8004c94:	bf00      	nop
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	20000c7c 	.word	0x20000c7c
 8004ca0:	20000c4c 	.word	0x20000c4c
 8004ca4:	20000c60 	.word	0x20000c60
 8004ca8:	20000c74 	.word	0x20000c74
 8004cac:	20000c78 	.word	0x20000c78
 8004cb0:	20000d28 	.word	0x20000d28
 8004cb4:	20000c88 	.word	0x20000c88
 8004cb8:	080064d0 	.word	0x080064d0

08004cbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	3b04      	subs	r3, #4
 8004ccc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004cd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3b04      	subs	r3, #4
 8004cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f023 0201 	bic.w	r2, r3, #1
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	3b04      	subs	r3, #4
 8004cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cec:	4a0c      	ldr	r2, [pc, #48]	; (8004d20 <pxPortInitialiseStack+0x64>)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3b14      	subs	r3, #20
 8004cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3b04      	subs	r3, #4
 8004d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f06f 0202 	mvn.w	r2, #2
 8004d0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	3b20      	subs	r3, #32
 8004d10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d12:	68fb      	ldr	r3, [r7, #12]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	08004d25 	.word	0x08004d25

08004d24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d2e:	4b12      	ldr	r3, [pc, #72]	; (8004d78 <prvTaskExitError+0x54>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d36:	d00a      	beq.n	8004d4e <prvTaskExitError+0x2a>
	__asm volatile
 8004d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3c:	f383 8811 	msr	BASEPRI, r3
 8004d40:	f3bf 8f6f 	isb	sy
 8004d44:	f3bf 8f4f 	dsb	sy
 8004d48:	60fb      	str	r3, [r7, #12]
}
 8004d4a:	bf00      	nop
 8004d4c:	e7fe      	b.n	8004d4c <prvTaskExitError+0x28>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	60bb      	str	r3, [r7, #8]
}
 8004d60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d62:	bf00      	nop
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d0fc      	beq.n	8004d64 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d6a:	bf00      	nop
 8004d6c:	bf00      	nop
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	2000000c 	.word	0x2000000c
 8004d7c:	00000000 	.word	0x00000000

08004d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d80:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <pxCurrentTCBConst2>)
 8004d82:	6819      	ldr	r1, [r3, #0]
 8004d84:	6808      	ldr	r0, [r1, #0]
 8004d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8a:	f380 8809 	msr	PSP, r0
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f04f 0000 	mov.w	r0, #0
 8004d96:	f380 8811 	msr	BASEPRI, r0
 8004d9a:	4770      	bx	lr
 8004d9c:	f3af 8000 	nop.w

08004da0 <pxCurrentTCBConst2>:
 8004da0:	2000074c 	.word	0x2000074c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop

08004da8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004da8:	4808      	ldr	r0, [pc, #32]	; (8004dcc <prvPortStartFirstTask+0x24>)
 8004daa:	6800      	ldr	r0, [r0, #0]
 8004dac:	6800      	ldr	r0, [r0, #0]
 8004dae:	f380 8808 	msr	MSP, r0
 8004db2:	f04f 0000 	mov.w	r0, #0
 8004db6:	f380 8814 	msr	CONTROL, r0
 8004dba:	b662      	cpsie	i
 8004dbc:	b661      	cpsie	f
 8004dbe:	f3bf 8f4f 	dsb	sy
 8004dc2:	f3bf 8f6f 	isb	sy
 8004dc6:	df00      	svc	0
 8004dc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004dca:	bf00      	nop
 8004dcc:	e000ed08 	.word	0xe000ed08

08004dd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004dd6:	4b46      	ldr	r3, [pc, #280]	; (8004ef0 <xPortStartScheduler+0x120>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a46      	ldr	r2, [pc, #280]	; (8004ef4 <xPortStartScheduler+0x124>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d10a      	bne.n	8004df6 <xPortStartScheduler+0x26>
	__asm volatile
 8004de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de4:	f383 8811 	msr	BASEPRI, r3
 8004de8:	f3bf 8f6f 	isb	sy
 8004dec:	f3bf 8f4f 	dsb	sy
 8004df0:	613b      	str	r3, [r7, #16]
}
 8004df2:	bf00      	nop
 8004df4:	e7fe      	b.n	8004df4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004df6:	4b3e      	ldr	r3, [pc, #248]	; (8004ef0 <xPortStartScheduler+0x120>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a3f      	ldr	r2, [pc, #252]	; (8004ef8 <xPortStartScheduler+0x128>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d10a      	bne.n	8004e16 <xPortStartScheduler+0x46>
	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	60fb      	str	r3, [r7, #12]
}
 8004e12:	bf00      	nop
 8004e14:	e7fe      	b.n	8004e14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e16:	4b39      	ldr	r3, [pc, #228]	; (8004efc <xPortStartScheduler+0x12c>)
 8004e18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	22ff      	movs	r2, #255	; 0xff
 8004e26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e30:	78fb      	ldrb	r3, [r7, #3]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	4b31      	ldr	r3, [pc, #196]	; (8004f00 <xPortStartScheduler+0x130>)
 8004e3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e3e:	4b31      	ldr	r3, [pc, #196]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e40:	2207      	movs	r2, #7
 8004e42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e44:	e009      	b.n	8004e5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004e46:	4b2f      	ldr	r3, [pc, #188]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	4a2d      	ldr	r2, [pc, #180]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	005b      	lsls	r3, r3, #1
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e5a:	78fb      	ldrb	r3, [r7, #3]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e62:	2b80      	cmp	r3, #128	; 0x80
 8004e64:	d0ef      	beq.n	8004e46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e66:	4b27      	ldr	r3, [pc, #156]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f1c3 0307 	rsb	r3, r3, #7
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d00a      	beq.n	8004e88 <xPortStartScheduler+0xb8>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	60bb      	str	r3, [r7, #8]
}
 8004e84:	bf00      	nop
 8004e86:	e7fe      	b.n	8004e86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e88:	4b1e      	ldr	r3, [pc, #120]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	021b      	lsls	r3, r3, #8
 8004e8e:	4a1d      	ldr	r2, [pc, #116]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e92:	4b1c      	ldr	r3, [pc, #112]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e9a:	4a1a      	ldr	r2, [pc, #104]	; (8004f04 <xPortStartScheduler+0x134>)
 8004e9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	b2da      	uxtb	r2, r3
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004ea6:	4b18      	ldr	r3, [pc, #96]	; (8004f08 <xPortStartScheduler+0x138>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4a17      	ldr	r2, [pc, #92]	; (8004f08 <xPortStartScheduler+0x138>)
 8004eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004eb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <xPortStartScheduler+0x138>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <xPortStartScheduler+0x138>)
 8004eb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004ebc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ebe:	f000 f8dd 	bl	800507c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ec2:	4b12      	ldr	r3, [pc, #72]	; (8004f0c <xPortStartScheduler+0x13c>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004ec8:	f000 f8fc 	bl	80050c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ecc:	4b10      	ldr	r3, [pc, #64]	; (8004f10 <xPortStartScheduler+0x140>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a0f      	ldr	r2, [pc, #60]	; (8004f10 <xPortStartScheduler+0x140>)
 8004ed2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004ed6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ed8:	f7ff ff66 	bl	8004da8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004edc:	f7fe ff56 	bl	8003d8c <vTaskSwitchContext>
	prvTaskExitError();
 8004ee0:	f7ff ff20 	bl	8004d24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3718      	adds	r7, #24
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	e000ed00 	.word	0xe000ed00
 8004ef4:	410fc271 	.word	0x410fc271
 8004ef8:	410fc270 	.word	0x410fc270
 8004efc:	e000e400 	.word	0xe000e400
 8004f00:	20000d78 	.word	0x20000d78
 8004f04:	20000d7c 	.word	0x20000d7c
 8004f08:	e000ed20 	.word	0xe000ed20
 8004f0c:	2000000c 	.word	0x2000000c
 8004f10:	e000ef34 	.word	0xe000ef34

08004f14 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	607b      	str	r3, [r7, #4]
}
 8004f2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f2e:	4b0f      	ldr	r3, [pc, #60]	; (8004f6c <vPortEnterCritical+0x58>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	3301      	adds	r3, #1
 8004f34:	4a0d      	ldr	r2, [pc, #52]	; (8004f6c <vPortEnterCritical+0x58>)
 8004f36:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f38:	4b0c      	ldr	r3, [pc, #48]	; (8004f6c <vPortEnterCritical+0x58>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d10f      	bne.n	8004f60 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f40:	4b0b      	ldr	r3, [pc, #44]	; (8004f70 <vPortEnterCritical+0x5c>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00a      	beq.n	8004f60 <vPortEnterCritical+0x4c>
	__asm volatile
 8004f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	603b      	str	r3, [r7, #0]
}
 8004f5c:	bf00      	nop
 8004f5e:	e7fe      	b.n	8004f5e <vPortEnterCritical+0x4a>
	}
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	2000000c 	.word	0x2000000c
 8004f70:	e000ed04 	.word	0xe000ed04

08004f74 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f7a:	4b12      	ldr	r3, [pc, #72]	; (8004fc4 <vPortExitCritical+0x50>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10a      	bne.n	8004f98 <vPortExitCritical+0x24>
	__asm volatile
 8004f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f86:	f383 8811 	msr	BASEPRI, r3
 8004f8a:	f3bf 8f6f 	isb	sy
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	607b      	str	r3, [r7, #4]
}
 8004f94:	bf00      	nop
 8004f96:	e7fe      	b.n	8004f96 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f98:	4b0a      	ldr	r3, [pc, #40]	; (8004fc4 <vPortExitCritical+0x50>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	4a09      	ldr	r2, [pc, #36]	; (8004fc4 <vPortExitCritical+0x50>)
 8004fa0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004fa2:	4b08      	ldr	r3, [pc, #32]	; (8004fc4 <vPortExitCritical+0x50>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d105      	bne.n	8004fb6 <vPortExitCritical+0x42>
 8004faa:	2300      	movs	r3, #0
 8004fac:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	f383 8811 	msr	BASEPRI, r3
}
 8004fb4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fb6:	bf00      	nop
 8004fb8:	370c      	adds	r7, #12
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	2000000c 	.word	0x2000000c
	...

08004fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fd0:	f3ef 8009 	mrs	r0, PSP
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	4b15      	ldr	r3, [pc, #84]	; (8005030 <pxCurrentTCBConst>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	f01e 0f10 	tst.w	lr, #16
 8004fe0:	bf08      	it	eq
 8004fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fea:	6010      	str	r0, [r2, #0]
 8004fec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ff0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004ff4:	f380 8811 	msr	BASEPRI, r0
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f7fe fec4 	bl	8003d8c <vTaskSwitchContext>
 8005004:	f04f 0000 	mov.w	r0, #0
 8005008:	f380 8811 	msr	BASEPRI, r0
 800500c:	bc09      	pop	{r0, r3}
 800500e:	6819      	ldr	r1, [r3, #0]
 8005010:	6808      	ldr	r0, [r1, #0]
 8005012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005016:	f01e 0f10 	tst.w	lr, #16
 800501a:	bf08      	it	eq
 800501c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005020:	f380 8809 	msr	PSP, r0
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	f3af 8000 	nop.w

08005030 <pxCurrentTCBConst>:
 8005030:	2000074c 	.word	0x2000074c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop

08005038 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	607b      	str	r3, [r7, #4]
}
 8005050:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005052:	f7fe fde1 	bl	8003c18 <xTaskIncrementTick>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d003      	beq.n	8005064 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800505c:	4b06      	ldr	r3, [pc, #24]	; (8005078 <xPortSysTickHandler+0x40>)
 800505e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	2300      	movs	r3, #0
 8005066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f383 8811 	msr	BASEPRI, r3
}
 800506e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005070:	bf00      	nop
 8005072:	3708      	adds	r7, #8
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	e000ed04 	.word	0xe000ed04

0800507c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800507c:	b480      	push	{r7}
 800507e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005080:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <vPortSetupTimerInterrupt+0x34>)
 8005082:	2200      	movs	r2, #0
 8005084:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005086:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <vPortSetupTimerInterrupt+0x38>)
 8005088:	2200      	movs	r2, #0
 800508a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800508c:	4b0a      	ldr	r3, [pc, #40]	; (80050b8 <vPortSetupTimerInterrupt+0x3c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a0a      	ldr	r2, [pc, #40]	; (80050bc <vPortSetupTimerInterrupt+0x40>)
 8005092:	fba2 2303 	umull	r2, r3, r2, r3
 8005096:	099b      	lsrs	r3, r3, #6
 8005098:	4a09      	ldr	r2, [pc, #36]	; (80050c0 <vPortSetupTimerInterrupt+0x44>)
 800509a:	3b01      	subs	r3, #1
 800509c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800509e:	4b04      	ldr	r3, [pc, #16]	; (80050b0 <vPortSetupTimerInterrupt+0x34>)
 80050a0:	2207      	movs	r2, #7
 80050a2:	601a      	str	r2, [r3, #0]
}
 80050a4:	bf00      	nop
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	e000e010 	.word	0xe000e010
 80050b4:	e000e018 	.word	0xe000e018
 80050b8:	20000000 	.word	0x20000000
 80050bc:	10624dd3 	.word	0x10624dd3
 80050c0:	e000e014 	.word	0xe000e014

080050c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80050d4 <vPortEnableVFP+0x10>
 80050c8:	6801      	ldr	r1, [r0, #0]
 80050ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80050ce:	6001      	str	r1, [r0, #0]
 80050d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050d2:	bf00      	nop
 80050d4:	e000ed88 	.word	0xe000ed88

080050d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80050de:	f3ef 8305 	mrs	r3, IPSR
 80050e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b0f      	cmp	r3, #15
 80050e8:	d914      	bls.n	8005114 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80050ea:	4a17      	ldr	r2, [pc, #92]	; (8005148 <vPortValidateInterruptPriority+0x70>)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	4413      	add	r3, r2
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80050f4:	4b15      	ldr	r3, [pc, #84]	; (800514c <vPortValidateInterruptPriority+0x74>)
 80050f6:	781b      	ldrb	r3, [r3, #0]
 80050f8:	7afa      	ldrb	r2, [r7, #11]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d20a      	bcs.n	8005114 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	607b      	str	r3, [r7, #4]
}
 8005110:	bf00      	nop
 8005112:	e7fe      	b.n	8005112 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005114:	4b0e      	ldr	r3, [pc, #56]	; (8005150 <vPortValidateInterruptPriority+0x78>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800511c:	4b0d      	ldr	r3, [pc, #52]	; (8005154 <vPortValidateInterruptPriority+0x7c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	429a      	cmp	r2, r3
 8005122:	d90a      	bls.n	800513a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	603b      	str	r3, [r7, #0]
}
 8005136:	bf00      	nop
 8005138:	e7fe      	b.n	8005138 <vPortValidateInterruptPriority+0x60>
	}
 800513a:	bf00      	nop
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	e000e3f0 	.word	0xe000e3f0
 800514c:	20000d78 	.word	0x20000d78
 8005150:	e000ed0c 	.word	0xe000ed0c
 8005154:	20000d7c 	.word	0x20000d7c

08005158 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b08a      	sub	sp, #40	; 0x28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005160:	2300      	movs	r3, #0
 8005162:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005164:	f7fe fc9c 	bl	8003aa0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005168:	4b5b      	ldr	r3, [pc, #364]	; (80052d8 <pvPortMalloc+0x180>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d101      	bne.n	8005174 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005170:	f000 f920 	bl	80053b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005174:	4b59      	ldr	r3, [pc, #356]	; (80052dc <pvPortMalloc+0x184>)
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4013      	ands	r3, r2
 800517c:	2b00      	cmp	r3, #0
 800517e:	f040 8093 	bne.w	80052a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d01d      	beq.n	80051c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005188:	2208      	movs	r2, #8
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4413      	add	r3, r2
 800518e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	2b00      	cmp	r3, #0
 8005198:	d014      	beq.n	80051c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f023 0307 	bic.w	r3, r3, #7
 80051a0:	3308      	adds	r3, #8
 80051a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f003 0307 	and.w	r3, r3, #7
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00a      	beq.n	80051c4 <pvPortMalloc+0x6c>
	__asm volatile
 80051ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b2:	f383 8811 	msr	BASEPRI, r3
 80051b6:	f3bf 8f6f 	isb	sy
 80051ba:	f3bf 8f4f 	dsb	sy
 80051be:	617b      	str	r3, [r7, #20]
}
 80051c0:	bf00      	nop
 80051c2:	e7fe      	b.n	80051c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d06e      	beq.n	80052a8 <pvPortMalloc+0x150>
 80051ca:	4b45      	ldr	r3, [pc, #276]	; (80052e0 <pvPortMalloc+0x188>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d869      	bhi.n	80052a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80051d4:	4b43      	ldr	r3, [pc, #268]	; (80052e4 <pvPortMalloc+0x18c>)
 80051d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80051d8:	4b42      	ldr	r3, [pc, #264]	; (80052e4 <pvPortMalloc+0x18c>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051de:	e004      	b.n	80051ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80051e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d903      	bls.n	80051fc <pvPortMalloc+0xa4>
 80051f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d1f1      	bne.n	80051e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80051fc:	4b36      	ldr	r3, [pc, #216]	; (80052d8 <pvPortMalloc+0x180>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005202:	429a      	cmp	r2, r3
 8005204:	d050      	beq.n	80052a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2208      	movs	r2, #8
 800520c:	4413      	add	r3, r2
 800520e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	1ad2      	subs	r2, r2, r3
 8005220:	2308      	movs	r3, #8
 8005222:	005b      	lsls	r3, r3, #1
 8005224:	429a      	cmp	r2, r3
 8005226:	d91f      	bls.n	8005268 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005228:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4413      	add	r3, r2
 800522e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	f003 0307 	and.w	r3, r3, #7
 8005236:	2b00      	cmp	r3, #0
 8005238:	d00a      	beq.n	8005250 <pvPortMalloc+0xf8>
	__asm volatile
 800523a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523e:	f383 8811 	msr	BASEPRI, r3
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	f3bf 8f4f 	dsb	sy
 800524a:	613b      	str	r3, [r7, #16]
}
 800524c:	bf00      	nop
 800524e:	e7fe      	b.n	800524e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	1ad2      	subs	r2, r2, r3
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005262:	69b8      	ldr	r0, [r7, #24]
 8005264:	f000 f908 	bl	8005478 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005268:	4b1d      	ldr	r3, [pc, #116]	; (80052e0 <pvPortMalloc+0x188>)
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	4a1b      	ldr	r2, [pc, #108]	; (80052e0 <pvPortMalloc+0x188>)
 8005274:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005276:	4b1a      	ldr	r3, [pc, #104]	; (80052e0 <pvPortMalloc+0x188>)
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4b1b      	ldr	r3, [pc, #108]	; (80052e8 <pvPortMalloc+0x190>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	429a      	cmp	r2, r3
 8005280:	d203      	bcs.n	800528a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005282:	4b17      	ldr	r3, [pc, #92]	; (80052e0 <pvPortMalloc+0x188>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a18      	ldr	r2, [pc, #96]	; (80052e8 <pvPortMalloc+0x190>)
 8005288:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800528a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	4b13      	ldr	r3, [pc, #76]	; (80052dc <pvPortMalloc+0x184>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	431a      	orrs	r2, r3
 8005294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005296:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	2200      	movs	r2, #0
 800529c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800529e:	4b13      	ldr	r3, [pc, #76]	; (80052ec <pvPortMalloc+0x194>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3301      	adds	r3, #1
 80052a4:	4a11      	ldr	r2, [pc, #68]	; (80052ec <pvPortMalloc+0x194>)
 80052a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052a8:	f7fe fc08 	bl	8003abc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	f003 0307 	and.w	r3, r3, #7
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d00a      	beq.n	80052cc <pvPortMalloc+0x174>
	__asm volatile
 80052b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ba:	f383 8811 	msr	BASEPRI, r3
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f3bf 8f4f 	dsb	sy
 80052c6:	60fb      	str	r3, [r7, #12]
}
 80052c8:	bf00      	nop
 80052ca:	e7fe      	b.n	80052ca <pvPortMalloc+0x172>
	return pvReturn;
 80052cc:	69fb      	ldr	r3, [r7, #28]
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3728      	adds	r7, #40	; 0x28
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	20004988 	.word	0x20004988
 80052dc:	2000499c 	.word	0x2000499c
 80052e0:	2000498c 	.word	0x2000498c
 80052e4:	20004980 	.word	0x20004980
 80052e8:	20004990 	.word	0x20004990
 80052ec:	20004994 	.word	0x20004994

080052f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d04d      	beq.n	800539e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005302:	2308      	movs	r3, #8
 8005304:	425b      	negs	r3, r3
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	4413      	add	r3, r2
 800530a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	4b24      	ldr	r3, [pc, #144]	; (80053a8 <vPortFree+0xb8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4013      	ands	r3, r2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10a      	bne.n	8005334 <vPortFree+0x44>
	__asm volatile
 800531e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005322:	f383 8811 	msr	BASEPRI, r3
 8005326:	f3bf 8f6f 	isb	sy
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	60fb      	str	r3, [r7, #12]
}
 8005330:	bf00      	nop
 8005332:	e7fe      	b.n	8005332 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d00a      	beq.n	8005352 <vPortFree+0x62>
	__asm volatile
 800533c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	60bb      	str	r3, [r7, #8]
}
 800534e:	bf00      	nop
 8005350:	e7fe      	b.n	8005350 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	4b14      	ldr	r3, [pc, #80]	; (80053a8 <vPortFree+0xb8>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4013      	ands	r3, r2
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01e      	beq.n	800539e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d11a      	bne.n	800539e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	4b0e      	ldr	r3, [pc, #56]	; (80053a8 <vPortFree+0xb8>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	43db      	mvns	r3, r3
 8005372:	401a      	ands	r2, r3
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005378:	f7fe fb92 	bl	8003aa0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	4b0a      	ldr	r3, [pc, #40]	; (80053ac <vPortFree+0xbc>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4413      	add	r3, r2
 8005386:	4a09      	ldr	r2, [pc, #36]	; (80053ac <vPortFree+0xbc>)
 8005388:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800538a:	6938      	ldr	r0, [r7, #16]
 800538c:	f000 f874 	bl	8005478 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005390:	4b07      	ldr	r3, [pc, #28]	; (80053b0 <vPortFree+0xc0>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3301      	adds	r3, #1
 8005396:	4a06      	ldr	r2, [pc, #24]	; (80053b0 <vPortFree+0xc0>)
 8005398:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800539a:	f7fe fb8f 	bl	8003abc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800539e:	bf00      	nop
 80053a0:	3718      	adds	r7, #24
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	2000499c 	.word	0x2000499c
 80053ac:	2000498c 	.word	0x2000498c
 80053b0:	20004998 	.word	0x20004998

080053b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80053be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053c0:	4b27      	ldr	r3, [pc, #156]	; (8005460 <prvHeapInit+0xac>)
 80053c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f003 0307 	and.w	r3, r3, #7
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00c      	beq.n	80053e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	3307      	adds	r3, #7
 80053d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f023 0307 	bic.w	r3, r3, #7
 80053da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	4a1f      	ldr	r2, [pc, #124]	; (8005460 <prvHeapInit+0xac>)
 80053e4:	4413      	add	r3, r2
 80053e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80053ec:	4a1d      	ldr	r2, [pc, #116]	; (8005464 <prvHeapInit+0xb0>)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80053f2:	4b1c      	ldr	r3, [pc, #112]	; (8005464 <prvHeapInit+0xb0>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	4413      	add	r3, r2
 80053fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005400:	2208      	movs	r2, #8
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	1a9b      	subs	r3, r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0307 	bic.w	r3, r3, #7
 800540e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	4a15      	ldr	r2, [pc, #84]	; (8005468 <prvHeapInit+0xb4>)
 8005414:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005416:	4b14      	ldr	r3, [pc, #80]	; (8005468 <prvHeapInit+0xb4>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2200      	movs	r2, #0
 800541c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800541e:	4b12      	ldr	r3, [pc, #72]	; (8005468 <prvHeapInit+0xb4>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2200      	movs	r2, #0
 8005424:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	1ad2      	subs	r2, r2, r3
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005434:	4b0c      	ldr	r3, [pc, #48]	; (8005468 <prvHeapInit+0xb4>)
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	4a0a      	ldr	r2, [pc, #40]	; (800546c <prvHeapInit+0xb8>)
 8005442:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	4a09      	ldr	r2, [pc, #36]	; (8005470 <prvHeapInit+0xbc>)
 800544a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800544c:	4b09      	ldr	r3, [pc, #36]	; (8005474 <prvHeapInit+0xc0>)
 800544e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005452:	601a      	str	r2, [r3, #0]
}
 8005454:	bf00      	nop
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	20000d80 	.word	0x20000d80
 8005464:	20004980 	.word	0x20004980
 8005468:	20004988 	.word	0x20004988
 800546c:	20004990 	.word	0x20004990
 8005470:	2000498c 	.word	0x2000498c
 8005474:	2000499c 	.word	0x2000499c

08005478 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005480:	4b28      	ldr	r3, [pc, #160]	; (8005524 <prvInsertBlockIntoFreeList+0xac>)
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	e002      	b.n	800548c <prvInsertBlockIntoFreeList+0x14>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	60fb      	str	r3, [r7, #12]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	429a      	cmp	r2, r3
 8005494:	d8f7      	bhi.n	8005486 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	68ba      	ldr	r2, [r7, #8]
 80054a0:	4413      	add	r3, r2
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d108      	bne.n	80054ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	441a      	add	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	441a      	add	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d118      	bne.n	8005500 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	4b15      	ldr	r3, [pc, #84]	; (8005528 <prvInsertBlockIntoFreeList+0xb0>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d00d      	beq.n	80054f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	441a      	add	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	601a      	str	r2, [r3, #0]
 80054f4:	e008      	b.n	8005508 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80054f6:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <prvInsertBlockIntoFreeList+0xb0>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	e003      	b.n	8005508 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	429a      	cmp	r2, r3
 800550e:	d002      	beq.n	8005516 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	687a      	ldr	r2, [r7, #4]
 8005514:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005516:	bf00      	nop
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	20004980 	.word	0x20004980
 8005528:	20004988 	.word	0x20004988

0800552c <__errno>:
 800552c:	4b01      	ldr	r3, [pc, #4]	; (8005534 <__errno+0x8>)
 800552e:	6818      	ldr	r0, [r3, #0]
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	20000010 	.word	0x20000010

08005538 <__libc_init_array>:
 8005538:	b570      	push	{r4, r5, r6, lr}
 800553a:	4d0d      	ldr	r5, [pc, #52]	; (8005570 <__libc_init_array+0x38>)
 800553c:	4c0d      	ldr	r4, [pc, #52]	; (8005574 <__libc_init_array+0x3c>)
 800553e:	1b64      	subs	r4, r4, r5
 8005540:	10a4      	asrs	r4, r4, #2
 8005542:	2600      	movs	r6, #0
 8005544:	42a6      	cmp	r6, r4
 8005546:	d109      	bne.n	800555c <__libc_init_array+0x24>
 8005548:	4d0b      	ldr	r5, [pc, #44]	; (8005578 <__libc_init_array+0x40>)
 800554a:	4c0c      	ldr	r4, [pc, #48]	; (800557c <__libc_init_array+0x44>)
 800554c:	f000 ff84 	bl	8006458 <_init>
 8005550:	1b64      	subs	r4, r4, r5
 8005552:	10a4      	asrs	r4, r4, #2
 8005554:	2600      	movs	r6, #0
 8005556:	42a6      	cmp	r6, r4
 8005558:	d105      	bne.n	8005566 <__libc_init_array+0x2e>
 800555a:	bd70      	pop	{r4, r5, r6, pc}
 800555c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005560:	4798      	blx	r3
 8005562:	3601      	adds	r6, #1
 8005564:	e7ee      	b.n	8005544 <__libc_init_array+0xc>
 8005566:	f855 3b04 	ldr.w	r3, [r5], #4
 800556a:	4798      	blx	r3
 800556c:	3601      	adds	r6, #1
 800556e:	e7f2      	b.n	8005556 <__libc_init_array+0x1e>
 8005570:	08006590 	.word	0x08006590
 8005574:	08006590 	.word	0x08006590
 8005578:	08006590 	.word	0x08006590
 800557c:	08006594 	.word	0x08006594

08005580 <memcpy>:
 8005580:	440a      	add	r2, r1
 8005582:	4291      	cmp	r1, r2
 8005584:	f100 33ff 	add.w	r3, r0, #4294967295
 8005588:	d100      	bne.n	800558c <memcpy+0xc>
 800558a:	4770      	bx	lr
 800558c:	b510      	push	{r4, lr}
 800558e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005592:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005596:	4291      	cmp	r1, r2
 8005598:	d1f9      	bne.n	800558e <memcpy+0xe>
 800559a:	bd10      	pop	{r4, pc}

0800559c <memset>:
 800559c:	4402      	add	r2, r0
 800559e:	4603      	mov	r3, r0
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d100      	bne.n	80055a6 <memset+0xa>
 80055a4:	4770      	bx	lr
 80055a6:	f803 1b01 	strb.w	r1, [r3], #1
 80055aa:	e7f9      	b.n	80055a0 <memset+0x4>

080055ac <iprintf>:
 80055ac:	b40f      	push	{r0, r1, r2, r3}
 80055ae:	4b0a      	ldr	r3, [pc, #40]	; (80055d8 <iprintf+0x2c>)
 80055b0:	b513      	push	{r0, r1, r4, lr}
 80055b2:	681c      	ldr	r4, [r3, #0]
 80055b4:	b124      	cbz	r4, 80055c0 <iprintf+0x14>
 80055b6:	69a3      	ldr	r3, [r4, #24]
 80055b8:	b913      	cbnz	r3, 80055c0 <iprintf+0x14>
 80055ba:	4620      	mov	r0, r4
 80055bc:	f000 f866 	bl	800568c <__sinit>
 80055c0:	ab05      	add	r3, sp, #20
 80055c2:	9a04      	ldr	r2, [sp, #16]
 80055c4:	68a1      	ldr	r1, [r4, #8]
 80055c6:	9301      	str	r3, [sp, #4]
 80055c8:	4620      	mov	r0, r4
 80055ca:	f000 f983 	bl	80058d4 <_vfiprintf_r>
 80055ce:	b002      	add	sp, #8
 80055d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055d4:	b004      	add	sp, #16
 80055d6:	4770      	bx	lr
 80055d8:	20000010 	.word	0x20000010

080055dc <std>:
 80055dc:	2300      	movs	r3, #0
 80055de:	b510      	push	{r4, lr}
 80055e0:	4604      	mov	r4, r0
 80055e2:	e9c0 3300 	strd	r3, r3, [r0]
 80055e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055ea:	6083      	str	r3, [r0, #8]
 80055ec:	8181      	strh	r1, [r0, #12]
 80055ee:	6643      	str	r3, [r0, #100]	; 0x64
 80055f0:	81c2      	strh	r2, [r0, #14]
 80055f2:	6183      	str	r3, [r0, #24]
 80055f4:	4619      	mov	r1, r3
 80055f6:	2208      	movs	r2, #8
 80055f8:	305c      	adds	r0, #92	; 0x5c
 80055fa:	f7ff ffcf 	bl	800559c <memset>
 80055fe:	4b05      	ldr	r3, [pc, #20]	; (8005614 <std+0x38>)
 8005600:	6263      	str	r3, [r4, #36]	; 0x24
 8005602:	4b05      	ldr	r3, [pc, #20]	; (8005618 <std+0x3c>)
 8005604:	62a3      	str	r3, [r4, #40]	; 0x28
 8005606:	4b05      	ldr	r3, [pc, #20]	; (800561c <std+0x40>)
 8005608:	62e3      	str	r3, [r4, #44]	; 0x2c
 800560a:	4b05      	ldr	r3, [pc, #20]	; (8005620 <std+0x44>)
 800560c:	6224      	str	r4, [r4, #32]
 800560e:	6323      	str	r3, [r4, #48]	; 0x30
 8005610:	bd10      	pop	{r4, pc}
 8005612:	bf00      	nop
 8005614:	08005e7d 	.word	0x08005e7d
 8005618:	08005e9f 	.word	0x08005e9f
 800561c:	08005ed7 	.word	0x08005ed7
 8005620:	08005efb 	.word	0x08005efb

08005624 <_cleanup_r>:
 8005624:	4901      	ldr	r1, [pc, #4]	; (800562c <_cleanup_r+0x8>)
 8005626:	f000 b8af 	b.w	8005788 <_fwalk_reent>
 800562a:	bf00      	nop
 800562c:	080061d5 	.word	0x080061d5

08005630 <__sfmoreglue>:
 8005630:	b570      	push	{r4, r5, r6, lr}
 8005632:	1e4a      	subs	r2, r1, #1
 8005634:	2568      	movs	r5, #104	; 0x68
 8005636:	4355      	muls	r5, r2
 8005638:	460e      	mov	r6, r1
 800563a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800563e:	f000 f8c5 	bl	80057cc <_malloc_r>
 8005642:	4604      	mov	r4, r0
 8005644:	b140      	cbz	r0, 8005658 <__sfmoreglue+0x28>
 8005646:	2100      	movs	r1, #0
 8005648:	e9c0 1600 	strd	r1, r6, [r0]
 800564c:	300c      	adds	r0, #12
 800564e:	60a0      	str	r0, [r4, #8]
 8005650:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005654:	f7ff ffa2 	bl	800559c <memset>
 8005658:	4620      	mov	r0, r4
 800565a:	bd70      	pop	{r4, r5, r6, pc}

0800565c <__sfp_lock_acquire>:
 800565c:	4801      	ldr	r0, [pc, #4]	; (8005664 <__sfp_lock_acquire+0x8>)
 800565e:	f000 b8b3 	b.w	80057c8 <__retarget_lock_acquire_recursive>
 8005662:	bf00      	nop
 8005664:	20004a8c 	.word	0x20004a8c

08005668 <__sfp_lock_release>:
 8005668:	4801      	ldr	r0, [pc, #4]	; (8005670 <__sfp_lock_release+0x8>)
 800566a:	f000 b8ae 	b.w	80057ca <__retarget_lock_release_recursive>
 800566e:	bf00      	nop
 8005670:	20004a8c 	.word	0x20004a8c

08005674 <__sinit_lock_acquire>:
 8005674:	4801      	ldr	r0, [pc, #4]	; (800567c <__sinit_lock_acquire+0x8>)
 8005676:	f000 b8a7 	b.w	80057c8 <__retarget_lock_acquire_recursive>
 800567a:	bf00      	nop
 800567c:	20004a87 	.word	0x20004a87

08005680 <__sinit_lock_release>:
 8005680:	4801      	ldr	r0, [pc, #4]	; (8005688 <__sinit_lock_release+0x8>)
 8005682:	f000 b8a2 	b.w	80057ca <__retarget_lock_release_recursive>
 8005686:	bf00      	nop
 8005688:	20004a87 	.word	0x20004a87

0800568c <__sinit>:
 800568c:	b510      	push	{r4, lr}
 800568e:	4604      	mov	r4, r0
 8005690:	f7ff fff0 	bl	8005674 <__sinit_lock_acquire>
 8005694:	69a3      	ldr	r3, [r4, #24]
 8005696:	b11b      	cbz	r3, 80056a0 <__sinit+0x14>
 8005698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800569c:	f7ff bff0 	b.w	8005680 <__sinit_lock_release>
 80056a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80056a4:	6523      	str	r3, [r4, #80]	; 0x50
 80056a6:	4b13      	ldr	r3, [pc, #76]	; (80056f4 <__sinit+0x68>)
 80056a8:	4a13      	ldr	r2, [pc, #76]	; (80056f8 <__sinit+0x6c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80056ae:	42a3      	cmp	r3, r4
 80056b0:	bf04      	itt	eq
 80056b2:	2301      	moveq	r3, #1
 80056b4:	61a3      	streq	r3, [r4, #24]
 80056b6:	4620      	mov	r0, r4
 80056b8:	f000 f820 	bl	80056fc <__sfp>
 80056bc:	6060      	str	r0, [r4, #4]
 80056be:	4620      	mov	r0, r4
 80056c0:	f000 f81c 	bl	80056fc <__sfp>
 80056c4:	60a0      	str	r0, [r4, #8]
 80056c6:	4620      	mov	r0, r4
 80056c8:	f000 f818 	bl	80056fc <__sfp>
 80056cc:	2200      	movs	r2, #0
 80056ce:	60e0      	str	r0, [r4, #12]
 80056d0:	2104      	movs	r1, #4
 80056d2:	6860      	ldr	r0, [r4, #4]
 80056d4:	f7ff ff82 	bl	80055dc <std>
 80056d8:	68a0      	ldr	r0, [r4, #8]
 80056da:	2201      	movs	r2, #1
 80056dc:	2109      	movs	r1, #9
 80056de:	f7ff ff7d 	bl	80055dc <std>
 80056e2:	68e0      	ldr	r0, [r4, #12]
 80056e4:	2202      	movs	r2, #2
 80056e6:	2112      	movs	r1, #18
 80056e8:	f7ff ff78 	bl	80055dc <std>
 80056ec:	2301      	movs	r3, #1
 80056ee:	61a3      	str	r3, [r4, #24]
 80056f0:	e7d2      	b.n	8005698 <__sinit+0xc>
 80056f2:	bf00      	nop
 80056f4:	080064f0 	.word	0x080064f0
 80056f8:	08005625 	.word	0x08005625

080056fc <__sfp>:
 80056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056fe:	4607      	mov	r7, r0
 8005700:	f7ff ffac 	bl	800565c <__sfp_lock_acquire>
 8005704:	4b1e      	ldr	r3, [pc, #120]	; (8005780 <__sfp+0x84>)
 8005706:	681e      	ldr	r6, [r3, #0]
 8005708:	69b3      	ldr	r3, [r6, #24]
 800570a:	b913      	cbnz	r3, 8005712 <__sfp+0x16>
 800570c:	4630      	mov	r0, r6
 800570e:	f7ff ffbd 	bl	800568c <__sinit>
 8005712:	3648      	adds	r6, #72	; 0x48
 8005714:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005718:	3b01      	subs	r3, #1
 800571a:	d503      	bpl.n	8005724 <__sfp+0x28>
 800571c:	6833      	ldr	r3, [r6, #0]
 800571e:	b30b      	cbz	r3, 8005764 <__sfp+0x68>
 8005720:	6836      	ldr	r6, [r6, #0]
 8005722:	e7f7      	b.n	8005714 <__sfp+0x18>
 8005724:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005728:	b9d5      	cbnz	r5, 8005760 <__sfp+0x64>
 800572a:	4b16      	ldr	r3, [pc, #88]	; (8005784 <__sfp+0x88>)
 800572c:	60e3      	str	r3, [r4, #12]
 800572e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005732:	6665      	str	r5, [r4, #100]	; 0x64
 8005734:	f000 f847 	bl	80057c6 <__retarget_lock_init_recursive>
 8005738:	f7ff ff96 	bl	8005668 <__sfp_lock_release>
 800573c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005740:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005744:	6025      	str	r5, [r4, #0]
 8005746:	61a5      	str	r5, [r4, #24]
 8005748:	2208      	movs	r2, #8
 800574a:	4629      	mov	r1, r5
 800574c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005750:	f7ff ff24 	bl	800559c <memset>
 8005754:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005758:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800575c:	4620      	mov	r0, r4
 800575e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005760:	3468      	adds	r4, #104	; 0x68
 8005762:	e7d9      	b.n	8005718 <__sfp+0x1c>
 8005764:	2104      	movs	r1, #4
 8005766:	4638      	mov	r0, r7
 8005768:	f7ff ff62 	bl	8005630 <__sfmoreglue>
 800576c:	4604      	mov	r4, r0
 800576e:	6030      	str	r0, [r6, #0]
 8005770:	2800      	cmp	r0, #0
 8005772:	d1d5      	bne.n	8005720 <__sfp+0x24>
 8005774:	f7ff ff78 	bl	8005668 <__sfp_lock_release>
 8005778:	230c      	movs	r3, #12
 800577a:	603b      	str	r3, [r7, #0]
 800577c:	e7ee      	b.n	800575c <__sfp+0x60>
 800577e:	bf00      	nop
 8005780:	080064f0 	.word	0x080064f0
 8005784:	ffff0001 	.word	0xffff0001

08005788 <_fwalk_reent>:
 8005788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800578c:	4606      	mov	r6, r0
 800578e:	4688      	mov	r8, r1
 8005790:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005794:	2700      	movs	r7, #0
 8005796:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800579a:	f1b9 0901 	subs.w	r9, r9, #1
 800579e:	d505      	bpl.n	80057ac <_fwalk_reent+0x24>
 80057a0:	6824      	ldr	r4, [r4, #0]
 80057a2:	2c00      	cmp	r4, #0
 80057a4:	d1f7      	bne.n	8005796 <_fwalk_reent+0xe>
 80057a6:	4638      	mov	r0, r7
 80057a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057ac:	89ab      	ldrh	r3, [r5, #12]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d907      	bls.n	80057c2 <_fwalk_reent+0x3a>
 80057b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057b6:	3301      	adds	r3, #1
 80057b8:	d003      	beq.n	80057c2 <_fwalk_reent+0x3a>
 80057ba:	4629      	mov	r1, r5
 80057bc:	4630      	mov	r0, r6
 80057be:	47c0      	blx	r8
 80057c0:	4307      	orrs	r7, r0
 80057c2:	3568      	adds	r5, #104	; 0x68
 80057c4:	e7e9      	b.n	800579a <_fwalk_reent+0x12>

080057c6 <__retarget_lock_init_recursive>:
 80057c6:	4770      	bx	lr

080057c8 <__retarget_lock_acquire_recursive>:
 80057c8:	4770      	bx	lr

080057ca <__retarget_lock_release_recursive>:
 80057ca:	4770      	bx	lr

080057cc <_malloc_r>:
 80057cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ce:	1ccd      	adds	r5, r1, #3
 80057d0:	f025 0503 	bic.w	r5, r5, #3
 80057d4:	3508      	adds	r5, #8
 80057d6:	2d0c      	cmp	r5, #12
 80057d8:	bf38      	it	cc
 80057da:	250c      	movcc	r5, #12
 80057dc:	2d00      	cmp	r5, #0
 80057de:	4606      	mov	r6, r0
 80057e0:	db01      	blt.n	80057e6 <_malloc_r+0x1a>
 80057e2:	42a9      	cmp	r1, r5
 80057e4:	d903      	bls.n	80057ee <_malloc_r+0x22>
 80057e6:	230c      	movs	r3, #12
 80057e8:	6033      	str	r3, [r6, #0]
 80057ea:	2000      	movs	r0, #0
 80057ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057ee:	f000 fda3 	bl	8006338 <__malloc_lock>
 80057f2:	4921      	ldr	r1, [pc, #132]	; (8005878 <_malloc_r+0xac>)
 80057f4:	680a      	ldr	r2, [r1, #0]
 80057f6:	4614      	mov	r4, r2
 80057f8:	b99c      	cbnz	r4, 8005822 <_malloc_r+0x56>
 80057fa:	4f20      	ldr	r7, [pc, #128]	; (800587c <_malloc_r+0xb0>)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	b923      	cbnz	r3, 800580a <_malloc_r+0x3e>
 8005800:	4621      	mov	r1, r4
 8005802:	4630      	mov	r0, r6
 8005804:	f000 fb2a 	bl	8005e5c <_sbrk_r>
 8005808:	6038      	str	r0, [r7, #0]
 800580a:	4629      	mov	r1, r5
 800580c:	4630      	mov	r0, r6
 800580e:	f000 fb25 	bl	8005e5c <_sbrk_r>
 8005812:	1c43      	adds	r3, r0, #1
 8005814:	d123      	bne.n	800585e <_malloc_r+0x92>
 8005816:	230c      	movs	r3, #12
 8005818:	6033      	str	r3, [r6, #0]
 800581a:	4630      	mov	r0, r6
 800581c:	f000 fd92 	bl	8006344 <__malloc_unlock>
 8005820:	e7e3      	b.n	80057ea <_malloc_r+0x1e>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	1b5b      	subs	r3, r3, r5
 8005826:	d417      	bmi.n	8005858 <_malloc_r+0x8c>
 8005828:	2b0b      	cmp	r3, #11
 800582a:	d903      	bls.n	8005834 <_malloc_r+0x68>
 800582c:	6023      	str	r3, [r4, #0]
 800582e:	441c      	add	r4, r3
 8005830:	6025      	str	r5, [r4, #0]
 8005832:	e004      	b.n	800583e <_malloc_r+0x72>
 8005834:	6863      	ldr	r3, [r4, #4]
 8005836:	42a2      	cmp	r2, r4
 8005838:	bf0c      	ite	eq
 800583a:	600b      	streq	r3, [r1, #0]
 800583c:	6053      	strne	r3, [r2, #4]
 800583e:	4630      	mov	r0, r6
 8005840:	f000 fd80 	bl	8006344 <__malloc_unlock>
 8005844:	f104 000b 	add.w	r0, r4, #11
 8005848:	1d23      	adds	r3, r4, #4
 800584a:	f020 0007 	bic.w	r0, r0, #7
 800584e:	1ac2      	subs	r2, r0, r3
 8005850:	d0cc      	beq.n	80057ec <_malloc_r+0x20>
 8005852:	1a1b      	subs	r3, r3, r0
 8005854:	50a3      	str	r3, [r4, r2]
 8005856:	e7c9      	b.n	80057ec <_malloc_r+0x20>
 8005858:	4622      	mov	r2, r4
 800585a:	6864      	ldr	r4, [r4, #4]
 800585c:	e7cc      	b.n	80057f8 <_malloc_r+0x2c>
 800585e:	1cc4      	adds	r4, r0, #3
 8005860:	f024 0403 	bic.w	r4, r4, #3
 8005864:	42a0      	cmp	r0, r4
 8005866:	d0e3      	beq.n	8005830 <_malloc_r+0x64>
 8005868:	1a21      	subs	r1, r4, r0
 800586a:	4630      	mov	r0, r6
 800586c:	f000 faf6 	bl	8005e5c <_sbrk_r>
 8005870:	3001      	adds	r0, #1
 8005872:	d1dd      	bne.n	8005830 <_malloc_r+0x64>
 8005874:	e7cf      	b.n	8005816 <_malloc_r+0x4a>
 8005876:	bf00      	nop
 8005878:	200049a0 	.word	0x200049a0
 800587c:	200049a4 	.word	0x200049a4

08005880 <__sfputc_r>:
 8005880:	6893      	ldr	r3, [r2, #8]
 8005882:	3b01      	subs	r3, #1
 8005884:	2b00      	cmp	r3, #0
 8005886:	b410      	push	{r4}
 8005888:	6093      	str	r3, [r2, #8]
 800588a:	da08      	bge.n	800589e <__sfputc_r+0x1e>
 800588c:	6994      	ldr	r4, [r2, #24]
 800588e:	42a3      	cmp	r3, r4
 8005890:	db01      	blt.n	8005896 <__sfputc_r+0x16>
 8005892:	290a      	cmp	r1, #10
 8005894:	d103      	bne.n	800589e <__sfputc_r+0x1e>
 8005896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800589a:	f000 bb33 	b.w	8005f04 <__swbuf_r>
 800589e:	6813      	ldr	r3, [r2, #0]
 80058a0:	1c58      	adds	r0, r3, #1
 80058a2:	6010      	str	r0, [r2, #0]
 80058a4:	7019      	strb	r1, [r3, #0]
 80058a6:	4608      	mov	r0, r1
 80058a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <__sfputs_r>:
 80058ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b0:	4606      	mov	r6, r0
 80058b2:	460f      	mov	r7, r1
 80058b4:	4614      	mov	r4, r2
 80058b6:	18d5      	adds	r5, r2, r3
 80058b8:	42ac      	cmp	r4, r5
 80058ba:	d101      	bne.n	80058c0 <__sfputs_r+0x12>
 80058bc:	2000      	movs	r0, #0
 80058be:	e007      	b.n	80058d0 <__sfputs_r+0x22>
 80058c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c4:	463a      	mov	r2, r7
 80058c6:	4630      	mov	r0, r6
 80058c8:	f7ff ffda 	bl	8005880 <__sfputc_r>
 80058cc:	1c43      	adds	r3, r0, #1
 80058ce:	d1f3      	bne.n	80058b8 <__sfputs_r+0xa>
 80058d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058d4 <_vfiprintf_r>:
 80058d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d8:	460d      	mov	r5, r1
 80058da:	b09d      	sub	sp, #116	; 0x74
 80058dc:	4614      	mov	r4, r2
 80058de:	4698      	mov	r8, r3
 80058e0:	4606      	mov	r6, r0
 80058e2:	b118      	cbz	r0, 80058ec <_vfiprintf_r+0x18>
 80058e4:	6983      	ldr	r3, [r0, #24]
 80058e6:	b90b      	cbnz	r3, 80058ec <_vfiprintf_r+0x18>
 80058e8:	f7ff fed0 	bl	800568c <__sinit>
 80058ec:	4b89      	ldr	r3, [pc, #548]	; (8005b14 <_vfiprintf_r+0x240>)
 80058ee:	429d      	cmp	r5, r3
 80058f0:	d11b      	bne.n	800592a <_vfiprintf_r+0x56>
 80058f2:	6875      	ldr	r5, [r6, #4]
 80058f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80058f6:	07d9      	lsls	r1, r3, #31
 80058f8:	d405      	bmi.n	8005906 <_vfiprintf_r+0x32>
 80058fa:	89ab      	ldrh	r3, [r5, #12]
 80058fc:	059a      	lsls	r2, r3, #22
 80058fe:	d402      	bmi.n	8005906 <_vfiprintf_r+0x32>
 8005900:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005902:	f7ff ff61 	bl	80057c8 <__retarget_lock_acquire_recursive>
 8005906:	89ab      	ldrh	r3, [r5, #12]
 8005908:	071b      	lsls	r3, r3, #28
 800590a:	d501      	bpl.n	8005910 <_vfiprintf_r+0x3c>
 800590c:	692b      	ldr	r3, [r5, #16]
 800590e:	b9eb      	cbnz	r3, 800594c <_vfiprintf_r+0x78>
 8005910:	4629      	mov	r1, r5
 8005912:	4630      	mov	r0, r6
 8005914:	f000 fb5a 	bl	8005fcc <__swsetup_r>
 8005918:	b1c0      	cbz	r0, 800594c <_vfiprintf_r+0x78>
 800591a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800591c:	07dc      	lsls	r4, r3, #31
 800591e:	d50e      	bpl.n	800593e <_vfiprintf_r+0x6a>
 8005920:	f04f 30ff 	mov.w	r0, #4294967295
 8005924:	b01d      	add	sp, #116	; 0x74
 8005926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800592a:	4b7b      	ldr	r3, [pc, #492]	; (8005b18 <_vfiprintf_r+0x244>)
 800592c:	429d      	cmp	r5, r3
 800592e:	d101      	bne.n	8005934 <_vfiprintf_r+0x60>
 8005930:	68b5      	ldr	r5, [r6, #8]
 8005932:	e7df      	b.n	80058f4 <_vfiprintf_r+0x20>
 8005934:	4b79      	ldr	r3, [pc, #484]	; (8005b1c <_vfiprintf_r+0x248>)
 8005936:	429d      	cmp	r5, r3
 8005938:	bf08      	it	eq
 800593a:	68f5      	ldreq	r5, [r6, #12]
 800593c:	e7da      	b.n	80058f4 <_vfiprintf_r+0x20>
 800593e:	89ab      	ldrh	r3, [r5, #12]
 8005940:	0598      	lsls	r0, r3, #22
 8005942:	d4ed      	bmi.n	8005920 <_vfiprintf_r+0x4c>
 8005944:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005946:	f7ff ff40 	bl	80057ca <__retarget_lock_release_recursive>
 800594a:	e7e9      	b.n	8005920 <_vfiprintf_r+0x4c>
 800594c:	2300      	movs	r3, #0
 800594e:	9309      	str	r3, [sp, #36]	; 0x24
 8005950:	2320      	movs	r3, #32
 8005952:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005956:	f8cd 800c 	str.w	r8, [sp, #12]
 800595a:	2330      	movs	r3, #48	; 0x30
 800595c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005b20 <_vfiprintf_r+0x24c>
 8005960:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005964:	f04f 0901 	mov.w	r9, #1
 8005968:	4623      	mov	r3, r4
 800596a:	469a      	mov	sl, r3
 800596c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005970:	b10a      	cbz	r2, 8005976 <_vfiprintf_r+0xa2>
 8005972:	2a25      	cmp	r2, #37	; 0x25
 8005974:	d1f9      	bne.n	800596a <_vfiprintf_r+0x96>
 8005976:	ebba 0b04 	subs.w	fp, sl, r4
 800597a:	d00b      	beq.n	8005994 <_vfiprintf_r+0xc0>
 800597c:	465b      	mov	r3, fp
 800597e:	4622      	mov	r2, r4
 8005980:	4629      	mov	r1, r5
 8005982:	4630      	mov	r0, r6
 8005984:	f7ff ff93 	bl	80058ae <__sfputs_r>
 8005988:	3001      	adds	r0, #1
 800598a:	f000 80aa 	beq.w	8005ae2 <_vfiprintf_r+0x20e>
 800598e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005990:	445a      	add	r2, fp
 8005992:	9209      	str	r2, [sp, #36]	; 0x24
 8005994:	f89a 3000 	ldrb.w	r3, [sl]
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 80a2 	beq.w	8005ae2 <_vfiprintf_r+0x20e>
 800599e:	2300      	movs	r3, #0
 80059a0:	f04f 32ff 	mov.w	r2, #4294967295
 80059a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059a8:	f10a 0a01 	add.w	sl, sl, #1
 80059ac:	9304      	str	r3, [sp, #16]
 80059ae:	9307      	str	r3, [sp, #28]
 80059b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80059b4:	931a      	str	r3, [sp, #104]	; 0x68
 80059b6:	4654      	mov	r4, sl
 80059b8:	2205      	movs	r2, #5
 80059ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059be:	4858      	ldr	r0, [pc, #352]	; (8005b20 <_vfiprintf_r+0x24c>)
 80059c0:	f7fa fc0e 	bl	80001e0 <memchr>
 80059c4:	9a04      	ldr	r2, [sp, #16]
 80059c6:	b9d8      	cbnz	r0, 8005a00 <_vfiprintf_r+0x12c>
 80059c8:	06d1      	lsls	r1, r2, #27
 80059ca:	bf44      	itt	mi
 80059cc:	2320      	movmi	r3, #32
 80059ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059d2:	0713      	lsls	r3, r2, #28
 80059d4:	bf44      	itt	mi
 80059d6:	232b      	movmi	r3, #43	; 0x2b
 80059d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059dc:	f89a 3000 	ldrb.w	r3, [sl]
 80059e0:	2b2a      	cmp	r3, #42	; 0x2a
 80059e2:	d015      	beq.n	8005a10 <_vfiprintf_r+0x13c>
 80059e4:	9a07      	ldr	r2, [sp, #28]
 80059e6:	4654      	mov	r4, sl
 80059e8:	2000      	movs	r0, #0
 80059ea:	f04f 0c0a 	mov.w	ip, #10
 80059ee:	4621      	mov	r1, r4
 80059f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059f4:	3b30      	subs	r3, #48	; 0x30
 80059f6:	2b09      	cmp	r3, #9
 80059f8:	d94e      	bls.n	8005a98 <_vfiprintf_r+0x1c4>
 80059fa:	b1b0      	cbz	r0, 8005a2a <_vfiprintf_r+0x156>
 80059fc:	9207      	str	r2, [sp, #28]
 80059fe:	e014      	b.n	8005a2a <_vfiprintf_r+0x156>
 8005a00:	eba0 0308 	sub.w	r3, r0, r8
 8005a04:	fa09 f303 	lsl.w	r3, r9, r3
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	9304      	str	r3, [sp, #16]
 8005a0c:	46a2      	mov	sl, r4
 8005a0e:	e7d2      	b.n	80059b6 <_vfiprintf_r+0xe2>
 8005a10:	9b03      	ldr	r3, [sp, #12]
 8005a12:	1d19      	adds	r1, r3, #4
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	9103      	str	r1, [sp, #12]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	bfbb      	ittet	lt
 8005a1c:	425b      	neglt	r3, r3
 8005a1e:	f042 0202 	orrlt.w	r2, r2, #2
 8005a22:	9307      	strge	r3, [sp, #28]
 8005a24:	9307      	strlt	r3, [sp, #28]
 8005a26:	bfb8      	it	lt
 8005a28:	9204      	strlt	r2, [sp, #16]
 8005a2a:	7823      	ldrb	r3, [r4, #0]
 8005a2c:	2b2e      	cmp	r3, #46	; 0x2e
 8005a2e:	d10c      	bne.n	8005a4a <_vfiprintf_r+0x176>
 8005a30:	7863      	ldrb	r3, [r4, #1]
 8005a32:	2b2a      	cmp	r3, #42	; 0x2a
 8005a34:	d135      	bne.n	8005aa2 <_vfiprintf_r+0x1ce>
 8005a36:	9b03      	ldr	r3, [sp, #12]
 8005a38:	1d1a      	adds	r2, r3, #4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	9203      	str	r2, [sp, #12]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	bfb8      	it	lt
 8005a42:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a46:	3402      	adds	r4, #2
 8005a48:	9305      	str	r3, [sp, #20]
 8005a4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005b30 <_vfiprintf_r+0x25c>
 8005a4e:	7821      	ldrb	r1, [r4, #0]
 8005a50:	2203      	movs	r2, #3
 8005a52:	4650      	mov	r0, sl
 8005a54:	f7fa fbc4 	bl	80001e0 <memchr>
 8005a58:	b140      	cbz	r0, 8005a6c <_vfiprintf_r+0x198>
 8005a5a:	2340      	movs	r3, #64	; 0x40
 8005a5c:	eba0 000a 	sub.w	r0, r0, sl
 8005a60:	fa03 f000 	lsl.w	r0, r3, r0
 8005a64:	9b04      	ldr	r3, [sp, #16]
 8005a66:	4303      	orrs	r3, r0
 8005a68:	3401      	adds	r4, #1
 8005a6a:	9304      	str	r3, [sp, #16]
 8005a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a70:	482c      	ldr	r0, [pc, #176]	; (8005b24 <_vfiprintf_r+0x250>)
 8005a72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a76:	2206      	movs	r2, #6
 8005a78:	f7fa fbb2 	bl	80001e0 <memchr>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	d03f      	beq.n	8005b00 <_vfiprintf_r+0x22c>
 8005a80:	4b29      	ldr	r3, [pc, #164]	; (8005b28 <_vfiprintf_r+0x254>)
 8005a82:	bb1b      	cbnz	r3, 8005acc <_vfiprintf_r+0x1f8>
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	3307      	adds	r3, #7
 8005a88:	f023 0307 	bic.w	r3, r3, #7
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	9303      	str	r3, [sp, #12]
 8005a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a92:	443b      	add	r3, r7
 8005a94:	9309      	str	r3, [sp, #36]	; 0x24
 8005a96:	e767      	b.n	8005968 <_vfiprintf_r+0x94>
 8005a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	2001      	movs	r0, #1
 8005aa0:	e7a5      	b.n	80059ee <_vfiprintf_r+0x11a>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	3401      	adds	r4, #1
 8005aa6:	9305      	str	r3, [sp, #20]
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	f04f 0c0a 	mov.w	ip, #10
 8005aae:	4620      	mov	r0, r4
 8005ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ab4:	3a30      	subs	r2, #48	; 0x30
 8005ab6:	2a09      	cmp	r2, #9
 8005ab8:	d903      	bls.n	8005ac2 <_vfiprintf_r+0x1ee>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0c5      	beq.n	8005a4a <_vfiprintf_r+0x176>
 8005abe:	9105      	str	r1, [sp, #20]
 8005ac0:	e7c3      	b.n	8005a4a <_vfiprintf_r+0x176>
 8005ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e7f0      	b.n	8005aae <_vfiprintf_r+0x1da>
 8005acc:	ab03      	add	r3, sp, #12
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	462a      	mov	r2, r5
 8005ad2:	4b16      	ldr	r3, [pc, #88]	; (8005b2c <_vfiprintf_r+0x258>)
 8005ad4:	a904      	add	r1, sp, #16
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	f3af 8000 	nop.w
 8005adc:	4607      	mov	r7, r0
 8005ade:	1c78      	adds	r0, r7, #1
 8005ae0:	d1d6      	bne.n	8005a90 <_vfiprintf_r+0x1bc>
 8005ae2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ae4:	07d9      	lsls	r1, r3, #31
 8005ae6:	d405      	bmi.n	8005af4 <_vfiprintf_r+0x220>
 8005ae8:	89ab      	ldrh	r3, [r5, #12]
 8005aea:	059a      	lsls	r2, r3, #22
 8005aec:	d402      	bmi.n	8005af4 <_vfiprintf_r+0x220>
 8005aee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005af0:	f7ff fe6b 	bl	80057ca <__retarget_lock_release_recursive>
 8005af4:	89ab      	ldrh	r3, [r5, #12]
 8005af6:	065b      	lsls	r3, r3, #25
 8005af8:	f53f af12 	bmi.w	8005920 <_vfiprintf_r+0x4c>
 8005afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005afe:	e711      	b.n	8005924 <_vfiprintf_r+0x50>
 8005b00:	ab03      	add	r3, sp, #12
 8005b02:	9300      	str	r3, [sp, #0]
 8005b04:	462a      	mov	r2, r5
 8005b06:	4b09      	ldr	r3, [pc, #36]	; (8005b2c <_vfiprintf_r+0x258>)
 8005b08:	a904      	add	r1, sp, #16
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	f000 f880 	bl	8005c10 <_printf_i>
 8005b10:	e7e4      	b.n	8005adc <_vfiprintf_r+0x208>
 8005b12:	bf00      	nop
 8005b14:	08006514 	.word	0x08006514
 8005b18:	08006534 	.word	0x08006534
 8005b1c:	080064f4 	.word	0x080064f4
 8005b20:	08006554 	.word	0x08006554
 8005b24:	0800655e 	.word	0x0800655e
 8005b28:	00000000 	.word	0x00000000
 8005b2c:	080058af 	.word	0x080058af
 8005b30:	0800655a 	.word	0x0800655a

08005b34 <_printf_common>:
 8005b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b38:	4616      	mov	r6, r2
 8005b3a:	4699      	mov	r9, r3
 8005b3c:	688a      	ldr	r2, [r1, #8]
 8005b3e:	690b      	ldr	r3, [r1, #16]
 8005b40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b44:	4293      	cmp	r3, r2
 8005b46:	bfb8      	it	lt
 8005b48:	4613      	movlt	r3, r2
 8005b4a:	6033      	str	r3, [r6, #0]
 8005b4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b50:	4607      	mov	r7, r0
 8005b52:	460c      	mov	r4, r1
 8005b54:	b10a      	cbz	r2, 8005b5a <_printf_common+0x26>
 8005b56:	3301      	adds	r3, #1
 8005b58:	6033      	str	r3, [r6, #0]
 8005b5a:	6823      	ldr	r3, [r4, #0]
 8005b5c:	0699      	lsls	r1, r3, #26
 8005b5e:	bf42      	ittt	mi
 8005b60:	6833      	ldrmi	r3, [r6, #0]
 8005b62:	3302      	addmi	r3, #2
 8005b64:	6033      	strmi	r3, [r6, #0]
 8005b66:	6825      	ldr	r5, [r4, #0]
 8005b68:	f015 0506 	ands.w	r5, r5, #6
 8005b6c:	d106      	bne.n	8005b7c <_printf_common+0x48>
 8005b6e:	f104 0a19 	add.w	sl, r4, #25
 8005b72:	68e3      	ldr	r3, [r4, #12]
 8005b74:	6832      	ldr	r2, [r6, #0]
 8005b76:	1a9b      	subs	r3, r3, r2
 8005b78:	42ab      	cmp	r3, r5
 8005b7a:	dc26      	bgt.n	8005bca <_printf_common+0x96>
 8005b7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b80:	1e13      	subs	r3, r2, #0
 8005b82:	6822      	ldr	r2, [r4, #0]
 8005b84:	bf18      	it	ne
 8005b86:	2301      	movne	r3, #1
 8005b88:	0692      	lsls	r2, r2, #26
 8005b8a:	d42b      	bmi.n	8005be4 <_printf_common+0xb0>
 8005b8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b90:	4649      	mov	r1, r9
 8005b92:	4638      	mov	r0, r7
 8005b94:	47c0      	blx	r8
 8005b96:	3001      	adds	r0, #1
 8005b98:	d01e      	beq.n	8005bd8 <_printf_common+0xa4>
 8005b9a:	6823      	ldr	r3, [r4, #0]
 8005b9c:	68e5      	ldr	r5, [r4, #12]
 8005b9e:	6832      	ldr	r2, [r6, #0]
 8005ba0:	f003 0306 	and.w	r3, r3, #6
 8005ba4:	2b04      	cmp	r3, #4
 8005ba6:	bf08      	it	eq
 8005ba8:	1aad      	subeq	r5, r5, r2
 8005baa:	68a3      	ldr	r3, [r4, #8]
 8005bac:	6922      	ldr	r2, [r4, #16]
 8005bae:	bf0c      	ite	eq
 8005bb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bb4:	2500      	movne	r5, #0
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	bfc4      	itt	gt
 8005bba:	1a9b      	subgt	r3, r3, r2
 8005bbc:	18ed      	addgt	r5, r5, r3
 8005bbe:	2600      	movs	r6, #0
 8005bc0:	341a      	adds	r4, #26
 8005bc2:	42b5      	cmp	r5, r6
 8005bc4:	d11a      	bne.n	8005bfc <_printf_common+0xc8>
 8005bc6:	2000      	movs	r0, #0
 8005bc8:	e008      	b.n	8005bdc <_printf_common+0xa8>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	4652      	mov	r2, sl
 8005bce:	4649      	mov	r1, r9
 8005bd0:	4638      	mov	r0, r7
 8005bd2:	47c0      	blx	r8
 8005bd4:	3001      	adds	r0, #1
 8005bd6:	d103      	bne.n	8005be0 <_printf_common+0xac>
 8005bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be0:	3501      	adds	r5, #1
 8005be2:	e7c6      	b.n	8005b72 <_printf_common+0x3e>
 8005be4:	18e1      	adds	r1, r4, r3
 8005be6:	1c5a      	adds	r2, r3, #1
 8005be8:	2030      	movs	r0, #48	; 0x30
 8005bea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005bee:	4422      	add	r2, r4
 8005bf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005bf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bf8:	3302      	adds	r3, #2
 8005bfa:	e7c7      	b.n	8005b8c <_printf_common+0x58>
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	4622      	mov	r2, r4
 8005c00:	4649      	mov	r1, r9
 8005c02:	4638      	mov	r0, r7
 8005c04:	47c0      	blx	r8
 8005c06:	3001      	adds	r0, #1
 8005c08:	d0e6      	beq.n	8005bd8 <_printf_common+0xa4>
 8005c0a:	3601      	adds	r6, #1
 8005c0c:	e7d9      	b.n	8005bc2 <_printf_common+0x8e>
	...

08005c10 <_printf_i>:
 8005c10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c14:	460c      	mov	r4, r1
 8005c16:	4691      	mov	r9, r2
 8005c18:	7e27      	ldrb	r7, [r4, #24]
 8005c1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c1c:	2f78      	cmp	r7, #120	; 0x78
 8005c1e:	4680      	mov	r8, r0
 8005c20:	469a      	mov	sl, r3
 8005c22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c26:	d807      	bhi.n	8005c38 <_printf_i+0x28>
 8005c28:	2f62      	cmp	r7, #98	; 0x62
 8005c2a:	d80a      	bhi.n	8005c42 <_printf_i+0x32>
 8005c2c:	2f00      	cmp	r7, #0
 8005c2e:	f000 80d8 	beq.w	8005de2 <_printf_i+0x1d2>
 8005c32:	2f58      	cmp	r7, #88	; 0x58
 8005c34:	f000 80a3 	beq.w	8005d7e <_printf_i+0x16e>
 8005c38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c40:	e03a      	b.n	8005cb8 <_printf_i+0xa8>
 8005c42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c46:	2b15      	cmp	r3, #21
 8005c48:	d8f6      	bhi.n	8005c38 <_printf_i+0x28>
 8005c4a:	a001      	add	r0, pc, #4	; (adr r0, 8005c50 <_printf_i+0x40>)
 8005c4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005c50:	08005ca9 	.word	0x08005ca9
 8005c54:	08005cbd 	.word	0x08005cbd
 8005c58:	08005c39 	.word	0x08005c39
 8005c5c:	08005c39 	.word	0x08005c39
 8005c60:	08005c39 	.word	0x08005c39
 8005c64:	08005c39 	.word	0x08005c39
 8005c68:	08005cbd 	.word	0x08005cbd
 8005c6c:	08005c39 	.word	0x08005c39
 8005c70:	08005c39 	.word	0x08005c39
 8005c74:	08005c39 	.word	0x08005c39
 8005c78:	08005c39 	.word	0x08005c39
 8005c7c:	08005dc9 	.word	0x08005dc9
 8005c80:	08005ced 	.word	0x08005ced
 8005c84:	08005dab 	.word	0x08005dab
 8005c88:	08005c39 	.word	0x08005c39
 8005c8c:	08005c39 	.word	0x08005c39
 8005c90:	08005deb 	.word	0x08005deb
 8005c94:	08005c39 	.word	0x08005c39
 8005c98:	08005ced 	.word	0x08005ced
 8005c9c:	08005c39 	.word	0x08005c39
 8005ca0:	08005c39 	.word	0x08005c39
 8005ca4:	08005db3 	.word	0x08005db3
 8005ca8:	680b      	ldr	r3, [r1, #0]
 8005caa:	1d1a      	adds	r2, r3, #4
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	600a      	str	r2, [r1, #0]
 8005cb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e0a3      	b.n	8005e04 <_printf_i+0x1f4>
 8005cbc:	6825      	ldr	r5, [r4, #0]
 8005cbe:	6808      	ldr	r0, [r1, #0]
 8005cc0:	062e      	lsls	r6, r5, #24
 8005cc2:	f100 0304 	add.w	r3, r0, #4
 8005cc6:	d50a      	bpl.n	8005cde <_printf_i+0xce>
 8005cc8:	6805      	ldr	r5, [r0, #0]
 8005cca:	600b      	str	r3, [r1, #0]
 8005ccc:	2d00      	cmp	r5, #0
 8005cce:	da03      	bge.n	8005cd8 <_printf_i+0xc8>
 8005cd0:	232d      	movs	r3, #45	; 0x2d
 8005cd2:	426d      	negs	r5, r5
 8005cd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cd8:	485e      	ldr	r0, [pc, #376]	; (8005e54 <_printf_i+0x244>)
 8005cda:	230a      	movs	r3, #10
 8005cdc:	e019      	b.n	8005d12 <_printf_i+0x102>
 8005cde:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005ce2:	6805      	ldr	r5, [r0, #0]
 8005ce4:	600b      	str	r3, [r1, #0]
 8005ce6:	bf18      	it	ne
 8005ce8:	b22d      	sxthne	r5, r5
 8005cea:	e7ef      	b.n	8005ccc <_printf_i+0xbc>
 8005cec:	680b      	ldr	r3, [r1, #0]
 8005cee:	6825      	ldr	r5, [r4, #0]
 8005cf0:	1d18      	adds	r0, r3, #4
 8005cf2:	6008      	str	r0, [r1, #0]
 8005cf4:	0628      	lsls	r0, r5, #24
 8005cf6:	d501      	bpl.n	8005cfc <_printf_i+0xec>
 8005cf8:	681d      	ldr	r5, [r3, #0]
 8005cfa:	e002      	b.n	8005d02 <_printf_i+0xf2>
 8005cfc:	0669      	lsls	r1, r5, #25
 8005cfe:	d5fb      	bpl.n	8005cf8 <_printf_i+0xe8>
 8005d00:	881d      	ldrh	r5, [r3, #0]
 8005d02:	4854      	ldr	r0, [pc, #336]	; (8005e54 <_printf_i+0x244>)
 8005d04:	2f6f      	cmp	r7, #111	; 0x6f
 8005d06:	bf0c      	ite	eq
 8005d08:	2308      	moveq	r3, #8
 8005d0a:	230a      	movne	r3, #10
 8005d0c:	2100      	movs	r1, #0
 8005d0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d12:	6866      	ldr	r6, [r4, #4]
 8005d14:	60a6      	str	r6, [r4, #8]
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	bfa2      	ittt	ge
 8005d1a:	6821      	ldrge	r1, [r4, #0]
 8005d1c:	f021 0104 	bicge.w	r1, r1, #4
 8005d20:	6021      	strge	r1, [r4, #0]
 8005d22:	b90d      	cbnz	r5, 8005d28 <_printf_i+0x118>
 8005d24:	2e00      	cmp	r6, #0
 8005d26:	d04d      	beq.n	8005dc4 <_printf_i+0x1b4>
 8005d28:	4616      	mov	r6, r2
 8005d2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d2e:	fb03 5711 	mls	r7, r3, r1, r5
 8005d32:	5dc7      	ldrb	r7, [r0, r7]
 8005d34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d38:	462f      	mov	r7, r5
 8005d3a:	42bb      	cmp	r3, r7
 8005d3c:	460d      	mov	r5, r1
 8005d3e:	d9f4      	bls.n	8005d2a <_printf_i+0x11a>
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d10b      	bne.n	8005d5c <_printf_i+0x14c>
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	07df      	lsls	r7, r3, #31
 8005d48:	d508      	bpl.n	8005d5c <_printf_i+0x14c>
 8005d4a:	6923      	ldr	r3, [r4, #16]
 8005d4c:	6861      	ldr	r1, [r4, #4]
 8005d4e:	4299      	cmp	r1, r3
 8005d50:	bfde      	ittt	le
 8005d52:	2330      	movle	r3, #48	; 0x30
 8005d54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d5c:	1b92      	subs	r2, r2, r6
 8005d5e:	6122      	str	r2, [r4, #16]
 8005d60:	f8cd a000 	str.w	sl, [sp]
 8005d64:	464b      	mov	r3, r9
 8005d66:	aa03      	add	r2, sp, #12
 8005d68:	4621      	mov	r1, r4
 8005d6a:	4640      	mov	r0, r8
 8005d6c:	f7ff fee2 	bl	8005b34 <_printf_common>
 8005d70:	3001      	adds	r0, #1
 8005d72:	d14c      	bne.n	8005e0e <_printf_i+0x1fe>
 8005d74:	f04f 30ff 	mov.w	r0, #4294967295
 8005d78:	b004      	add	sp, #16
 8005d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d7e:	4835      	ldr	r0, [pc, #212]	; (8005e54 <_printf_i+0x244>)
 8005d80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d84:	6823      	ldr	r3, [r4, #0]
 8005d86:	680e      	ldr	r6, [r1, #0]
 8005d88:	061f      	lsls	r7, r3, #24
 8005d8a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005d8e:	600e      	str	r6, [r1, #0]
 8005d90:	d514      	bpl.n	8005dbc <_printf_i+0x1ac>
 8005d92:	07d9      	lsls	r1, r3, #31
 8005d94:	bf44      	itt	mi
 8005d96:	f043 0320 	orrmi.w	r3, r3, #32
 8005d9a:	6023      	strmi	r3, [r4, #0]
 8005d9c:	b91d      	cbnz	r5, 8005da6 <_printf_i+0x196>
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	f023 0320 	bic.w	r3, r3, #32
 8005da4:	6023      	str	r3, [r4, #0]
 8005da6:	2310      	movs	r3, #16
 8005da8:	e7b0      	b.n	8005d0c <_printf_i+0xfc>
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	f043 0320 	orr.w	r3, r3, #32
 8005db0:	6023      	str	r3, [r4, #0]
 8005db2:	2378      	movs	r3, #120	; 0x78
 8005db4:	4828      	ldr	r0, [pc, #160]	; (8005e58 <_printf_i+0x248>)
 8005db6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005dba:	e7e3      	b.n	8005d84 <_printf_i+0x174>
 8005dbc:	065e      	lsls	r6, r3, #25
 8005dbe:	bf48      	it	mi
 8005dc0:	b2ad      	uxthmi	r5, r5
 8005dc2:	e7e6      	b.n	8005d92 <_printf_i+0x182>
 8005dc4:	4616      	mov	r6, r2
 8005dc6:	e7bb      	b.n	8005d40 <_printf_i+0x130>
 8005dc8:	680b      	ldr	r3, [r1, #0]
 8005dca:	6826      	ldr	r6, [r4, #0]
 8005dcc:	6960      	ldr	r0, [r4, #20]
 8005dce:	1d1d      	adds	r5, r3, #4
 8005dd0:	600d      	str	r5, [r1, #0]
 8005dd2:	0635      	lsls	r5, r6, #24
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	d501      	bpl.n	8005ddc <_printf_i+0x1cc>
 8005dd8:	6018      	str	r0, [r3, #0]
 8005dda:	e002      	b.n	8005de2 <_printf_i+0x1d2>
 8005ddc:	0671      	lsls	r1, r6, #25
 8005dde:	d5fb      	bpl.n	8005dd8 <_printf_i+0x1c8>
 8005de0:	8018      	strh	r0, [r3, #0]
 8005de2:	2300      	movs	r3, #0
 8005de4:	6123      	str	r3, [r4, #16]
 8005de6:	4616      	mov	r6, r2
 8005de8:	e7ba      	b.n	8005d60 <_printf_i+0x150>
 8005dea:	680b      	ldr	r3, [r1, #0]
 8005dec:	1d1a      	adds	r2, r3, #4
 8005dee:	600a      	str	r2, [r1, #0]
 8005df0:	681e      	ldr	r6, [r3, #0]
 8005df2:	6862      	ldr	r2, [r4, #4]
 8005df4:	2100      	movs	r1, #0
 8005df6:	4630      	mov	r0, r6
 8005df8:	f7fa f9f2 	bl	80001e0 <memchr>
 8005dfc:	b108      	cbz	r0, 8005e02 <_printf_i+0x1f2>
 8005dfe:	1b80      	subs	r0, r0, r6
 8005e00:	6060      	str	r0, [r4, #4]
 8005e02:	6863      	ldr	r3, [r4, #4]
 8005e04:	6123      	str	r3, [r4, #16]
 8005e06:	2300      	movs	r3, #0
 8005e08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e0c:	e7a8      	b.n	8005d60 <_printf_i+0x150>
 8005e0e:	6923      	ldr	r3, [r4, #16]
 8005e10:	4632      	mov	r2, r6
 8005e12:	4649      	mov	r1, r9
 8005e14:	4640      	mov	r0, r8
 8005e16:	47d0      	blx	sl
 8005e18:	3001      	adds	r0, #1
 8005e1a:	d0ab      	beq.n	8005d74 <_printf_i+0x164>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	079b      	lsls	r3, r3, #30
 8005e20:	d413      	bmi.n	8005e4a <_printf_i+0x23a>
 8005e22:	68e0      	ldr	r0, [r4, #12]
 8005e24:	9b03      	ldr	r3, [sp, #12]
 8005e26:	4298      	cmp	r0, r3
 8005e28:	bfb8      	it	lt
 8005e2a:	4618      	movlt	r0, r3
 8005e2c:	e7a4      	b.n	8005d78 <_printf_i+0x168>
 8005e2e:	2301      	movs	r3, #1
 8005e30:	4632      	mov	r2, r6
 8005e32:	4649      	mov	r1, r9
 8005e34:	4640      	mov	r0, r8
 8005e36:	47d0      	blx	sl
 8005e38:	3001      	adds	r0, #1
 8005e3a:	d09b      	beq.n	8005d74 <_printf_i+0x164>
 8005e3c:	3501      	adds	r5, #1
 8005e3e:	68e3      	ldr	r3, [r4, #12]
 8005e40:	9903      	ldr	r1, [sp, #12]
 8005e42:	1a5b      	subs	r3, r3, r1
 8005e44:	42ab      	cmp	r3, r5
 8005e46:	dcf2      	bgt.n	8005e2e <_printf_i+0x21e>
 8005e48:	e7eb      	b.n	8005e22 <_printf_i+0x212>
 8005e4a:	2500      	movs	r5, #0
 8005e4c:	f104 0619 	add.w	r6, r4, #25
 8005e50:	e7f5      	b.n	8005e3e <_printf_i+0x22e>
 8005e52:	bf00      	nop
 8005e54:	08006565 	.word	0x08006565
 8005e58:	08006576 	.word	0x08006576

08005e5c <_sbrk_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4d06      	ldr	r5, [pc, #24]	; (8005e78 <_sbrk_r+0x1c>)
 8005e60:	2300      	movs	r3, #0
 8005e62:	4604      	mov	r4, r0
 8005e64:	4608      	mov	r0, r1
 8005e66:	602b      	str	r3, [r5, #0]
 8005e68:	f7fa fec4 	bl	8000bf4 <_sbrk>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_sbrk_r+0x1a>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_sbrk_r+0x1a>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	20004a90 	.word	0x20004a90

08005e7c <__sread>:
 8005e7c:	b510      	push	{r4, lr}
 8005e7e:	460c      	mov	r4, r1
 8005e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e84:	f000 fab4 	bl	80063f0 <_read_r>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	bfab      	itete	ge
 8005e8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e8e:	89a3      	ldrhlt	r3, [r4, #12]
 8005e90:	181b      	addge	r3, r3, r0
 8005e92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e96:	bfac      	ite	ge
 8005e98:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e9a:	81a3      	strhlt	r3, [r4, #12]
 8005e9c:	bd10      	pop	{r4, pc}

08005e9e <__swrite>:
 8005e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea2:	461f      	mov	r7, r3
 8005ea4:	898b      	ldrh	r3, [r1, #12]
 8005ea6:	05db      	lsls	r3, r3, #23
 8005ea8:	4605      	mov	r5, r0
 8005eaa:	460c      	mov	r4, r1
 8005eac:	4616      	mov	r6, r2
 8005eae:	d505      	bpl.n	8005ebc <__swrite+0x1e>
 8005eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f000 f9c8 	bl	800624c <_lseek_r>
 8005ebc:	89a3      	ldrh	r3, [r4, #12]
 8005ebe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ec2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ec6:	81a3      	strh	r3, [r4, #12]
 8005ec8:	4632      	mov	r2, r6
 8005eca:	463b      	mov	r3, r7
 8005ecc:	4628      	mov	r0, r5
 8005ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed2:	f000 b869 	b.w	8005fa8 <_write_r>

08005ed6 <__sseek>:
 8005ed6:	b510      	push	{r4, lr}
 8005ed8:	460c      	mov	r4, r1
 8005eda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ede:	f000 f9b5 	bl	800624c <_lseek_r>
 8005ee2:	1c43      	adds	r3, r0, #1
 8005ee4:	89a3      	ldrh	r3, [r4, #12]
 8005ee6:	bf15      	itete	ne
 8005ee8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005eea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005eee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005ef2:	81a3      	strheq	r3, [r4, #12]
 8005ef4:	bf18      	it	ne
 8005ef6:	81a3      	strhne	r3, [r4, #12]
 8005ef8:	bd10      	pop	{r4, pc}

08005efa <__sclose>:
 8005efa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005efe:	f000 b8d3 	b.w	80060a8 <_close_r>
	...

08005f04 <__swbuf_r>:
 8005f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f06:	460e      	mov	r6, r1
 8005f08:	4614      	mov	r4, r2
 8005f0a:	4605      	mov	r5, r0
 8005f0c:	b118      	cbz	r0, 8005f16 <__swbuf_r+0x12>
 8005f0e:	6983      	ldr	r3, [r0, #24]
 8005f10:	b90b      	cbnz	r3, 8005f16 <__swbuf_r+0x12>
 8005f12:	f7ff fbbb 	bl	800568c <__sinit>
 8005f16:	4b21      	ldr	r3, [pc, #132]	; (8005f9c <__swbuf_r+0x98>)
 8005f18:	429c      	cmp	r4, r3
 8005f1a:	d12b      	bne.n	8005f74 <__swbuf_r+0x70>
 8005f1c:	686c      	ldr	r4, [r5, #4]
 8005f1e:	69a3      	ldr	r3, [r4, #24]
 8005f20:	60a3      	str	r3, [r4, #8]
 8005f22:	89a3      	ldrh	r3, [r4, #12]
 8005f24:	071a      	lsls	r2, r3, #28
 8005f26:	d52f      	bpl.n	8005f88 <__swbuf_r+0x84>
 8005f28:	6923      	ldr	r3, [r4, #16]
 8005f2a:	b36b      	cbz	r3, 8005f88 <__swbuf_r+0x84>
 8005f2c:	6923      	ldr	r3, [r4, #16]
 8005f2e:	6820      	ldr	r0, [r4, #0]
 8005f30:	1ac0      	subs	r0, r0, r3
 8005f32:	6963      	ldr	r3, [r4, #20]
 8005f34:	b2f6      	uxtb	r6, r6
 8005f36:	4283      	cmp	r3, r0
 8005f38:	4637      	mov	r7, r6
 8005f3a:	dc04      	bgt.n	8005f46 <__swbuf_r+0x42>
 8005f3c:	4621      	mov	r1, r4
 8005f3e:	4628      	mov	r0, r5
 8005f40:	f000 f948 	bl	80061d4 <_fflush_r>
 8005f44:	bb30      	cbnz	r0, 8005f94 <__swbuf_r+0x90>
 8005f46:	68a3      	ldr	r3, [r4, #8]
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	60a3      	str	r3, [r4, #8]
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	6022      	str	r2, [r4, #0]
 8005f52:	701e      	strb	r6, [r3, #0]
 8005f54:	6963      	ldr	r3, [r4, #20]
 8005f56:	3001      	adds	r0, #1
 8005f58:	4283      	cmp	r3, r0
 8005f5a:	d004      	beq.n	8005f66 <__swbuf_r+0x62>
 8005f5c:	89a3      	ldrh	r3, [r4, #12]
 8005f5e:	07db      	lsls	r3, r3, #31
 8005f60:	d506      	bpl.n	8005f70 <__swbuf_r+0x6c>
 8005f62:	2e0a      	cmp	r6, #10
 8005f64:	d104      	bne.n	8005f70 <__swbuf_r+0x6c>
 8005f66:	4621      	mov	r1, r4
 8005f68:	4628      	mov	r0, r5
 8005f6a:	f000 f933 	bl	80061d4 <_fflush_r>
 8005f6e:	b988      	cbnz	r0, 8005f94 <__swbuf_r+0x90>
 8005f70:	4638      	mov	r0, r7
 8005f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f74:	4b0a      	ldr	r3, [pc, #40]	; (8005fa0 <__swbuf_r+0x9c>)
 8005f76:	429c      	cmp	r4, r3
 8005f78:	d101      	bne.n	8005f7e <__swbuf_r+0x7a>
 8005f7a:	68ac      	ldr	r4, [r5, #8]
 8005f7c:	e7cf      	b.n	8005f1e <__swbuf_r+0x1a>
 8005f7e:	4b09      	ldr	r3, [pc, #36]	; (8005fa4 <__swbuf_r+0xa0>)
 8005f80:	429c      	cmp	r4, r3
 8005f82:	bf08      	it	eq
 8005f84:	68ec      	ldreq	r4, [r5, #12]
 8005f86:	e7ca      	b.n	8005f1e <__swbuf_r+0x1a>
 8005f88:	4621      	mov	r1, r4
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f000 f81e 	bl	8005fcc <__swsetup_r>
 8005f90:	2800      	cmp	r0, #0
 8005f92:	d0cb      	beq.n	8005f2c <__swbuf_r+0x28>
 8005f94:	f04f 37ff 	mov.w	r7, #4294967295
 8005f98:	e7ea      	b.n	8005f70 <__swbuf_r+0x6c>
 8005f9a:	bf00      	nop
 8005f9c:	08006514 	.word	0x08006514
 8005fa0:	08006534 	.word	0x08006534
 8005fa4:	080064f4 	.word	0x080064f4

08005fa8 <_write_r>:
 8005fa8:	b538      	push	{r3, r4, r5, lr}
 8005faa:	4d07      	ldr	r5, [pc, #28]	; (8005fc8 <_write_r+0x20>)
 8005fac:	4604      	mov	r4, r0
 8005fae:	4608      	mov	r0, r1
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	602a      	str	r2, [r5, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f7fa fdcb 	bl	8000b52 <_write>
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d102      	bne.n	8005fc6 <_write_r+0x1e>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b103      	cbz	r3, 8005fc6 <_write_r+0x1e>
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	20004a90 	.word	0x20004a90

08005fcc <__swsetup_r>:
 8005fcc:	4b32      	ldr	r3, [pc, #200]	; (8006098 <__swsetup_r+0xcc>)
 8005fce:	b570      	push	{r4, r5, r6, lr}
 8005fd0:	681d      	ldr	r5, [r3, #0]
 8005fd2:	4606      	mov	r6, r0
 8005fd4:	460c      	mov	r4, r1
 8005fd6:	b125      	cbz	r5, 8005fe2 <__swsetup_r+0x16>
 8005fd8:	69ab      	ldr	r3, [r5, #24]
 8005fda:	b913      	cbnz	r3, 8005fe2 <__swsetup_r+0x16>
 8005fdc:	4628      	mov	r0, r5
 8005fde:	f7ff fb55 	bl	800568c <__sinit>
 8005fe2:	4b2e      	ldr	r3, [pc, #184]	; (800609c <__swsetup_r+0xd0>)
 8005fe4:	429c      	cmp	r4, r3
 8005fe6:	d10f      	bne.n	8006008 <__swsetup_r+0x3c>
 8005fe8:	686c      	ldr	r4, [r5, #4]
 8005fea:	89a3      	ldrh	r3, [r4, #12]
 8005fec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ff0:	0719      	lsls	r1, r3, #28
 8005ff2:	d42c      	bmi.n	800604e <__swsetup_r+0x82>
 8005ff4:	06dd      	lsls	r5, r3, #27
 8005ff6:	d411      	bmi.n	800601c <__swsetup_r+0x50>
 8005ff8:	2309      	movs	r3, #9
 8005ffa:	6033      	str	r3, [r6, #0]
 8005ffc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006000:	81a3      	strh	r3, [r4, #12]
 8006002:	f04f 30ff 	mov.w	r0, #4294967295
 8006006:	e03e      	b.n	8006086 <__swsetup_r+0xba>
 8006008:	4b25      	ldr	r3, [pc, #148]	; (80060a0 <__swsetup_r+0xd4>)
 800600a:	429c      	cmp	r4, r3
 800600c:	d101      	bne.n	8006012 <__swsetup_r+0x46>
 800600e:	68ac      	ldr	r4, [r5, #8]
 8006010:	e7eb      	b.n	8005fea <__swsetup_r+0x1e>
 8006012:	4b24      	ldr	r3, [pc, #144]	; (80060a4 <__swsetup_r+0xd8>)
 8006014:	429c      	cmp	r4, r3
 8006016:	bf08      	it	eq
 8006018:	68ec      	ldreq	r4, [r5, #12]
 800601a:	e7e6      	b.n	8005fea <__swsetup_r+0x1e>
 800601c:	0758      	lsls	r0, r3, #29
 800601e:	d512      	bpl.n	8006046 <__swsetup_r+0x7a>
 8006020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006022:	b141      	cbz	r1, 8006036 <__swsetup_r+0x6a>
 8006024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006028:	4299      	cmp	r1, r3
 800602a:	d002      	beq.n	8006032 <__swsetup_r+0x66>
 800602c:	4630      	mov	r0, r6
 800602e:	f000 f98f 	bl	8006350 <_free_r>
 8006032:	2300      	movs	r3, #0
 8006034:	6363      	str	r3, [r4, #52]	; 0x34
 8006036:	89a3      	ldrh	r3, [r4, #12]
 8006038:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800603c:	81a3      	strh	r3, [r4, #12]
 800603e:	2300      	movs	r3, #0
 8006040:	6063      	str	r3, [r4, #4]
 8006042:	6923      	ldr	r3, [r4, #16]
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	89a3      	ldrh	r3, [r4, #12]
 8006048:	f043 0308 	orr.w	r3, r3, #8
 800604c:	81a3      	strh	r3, [r4, #12]
 800604e:	6923      	ldr	r3, [r4, #16]
 8006050:	b94b      	cbnz	r3, 8006066 <__swsetup_r+0x9a>
 8006052:	89a3      	ldrh	r3, [r4, #12]
 8006054:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800605c:	d003      	beq.n	8006066 <__swsetup_r+0x9a>
 800605e:	4621      	mov	r1, r4
 8006060:	4630      	mov	r0, r6
 8006062:	f000 f929 	bl	80062b8 <__smakebuf_r>
 8006066:	89a0      	ldrh	r0, [r4, #12]
 8006068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800606c:	f010 0301 	ands.w	r3, r0, #1
 8006070:	d00a      	beq.n	8006088 <__swsetup_r+0xbc>
 8006072:	2300      	movs	r3, #0
 8006074:	60a3      	str	r3, [r4, #8]
 8006076:	6963      	ldr	r3, [r4, #20]
 8006078:	425b      	negs	r3, r3
 800607a:	61a3      	str	r3, [r4, #24]
 800607c:	6923      	ldr	r3, [r4, #16]
 800607e:	b943      	cbnz	r3, 8006092 <__swsetup_r+0xc6>
 8006080:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006084:	d1ba      	bne.n	8005ffc <__swsetup_r+0x30>
 8006086:	bd70      	pop	{r4, r5, r6, pc}
 8006088:	0781      	lsls	r1, r0, #30
 800608a:	bf58      	it	pl
 800608c:	6963      	ldrpl	r3, [r4, #20]
 800608e:	60a3      	str	r3, [r4, #8]
 8006090:	e7f4      	b.n	800607c <__swsetup_r+0xb0>
 8006092:	2000      	movs	r0, #0
 8006094:	e7f7      	b.n	8006086 <__swsetup_r+0xba>
 8006096:	bf00      	nop
 8006098:	20000010 	.word	0x20000010
 800609c:	08006514 	.word	0x08006514
 80060a0:	08006534 	.word	0x08006534
 80060a4:	080064f4 	.word	0x080064f4

080060a8 <_close_r>:
 80060a8:	b538      	push	{r3, r4, r5, lr}
 80060aa:	4d06      	ldr	r5, [pc, #24]	; (80060c4 <_close_r+0x1c>)
 80060ac:	2300      	movs	r3, #0
 80060ae:	4604      	mov	r4, r0
 80060b0:	4608      	mov	r0, r1
 80060b2:	602b      	str	r3, [r5, #0]
 80060b4:	f7fa fd69 	bl	8000b8a <_close>
 80060b8:	1c43      	adds	r3, r0, #1
 80060ba:	d102      	bne.n	80060c2 <_close_r+0x1a>
 80060bc:	682b      	ldr	r3, [r5, #0]
 80060be:	b103      	cbz	r3, 80060c2 <_close_r+0x1a>
 80060c0:	6023      	str	r3, [r4, #0]
 80060c2:	bd38      	pop	{r3, r4, r5, pc}
 80060c4:	20004a90 	.word	0x20004a90

080060c8 <__sflush_r>:
 80060c8:	898a      	ldrh	r2, [r1, #12]
 80060ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060ce:	4605      	mov	r5, r0
 80060d0:	0710      	lsls	r0, r2, #28
 80060d2:	460c      	mov	r4, r1
 80060d4:	d458      	bmi.n	8006188 <__sflush_r+0xc0>
 80060d6:	684b      	ldr	r3, [r1, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	dc05      	bgt.n	80060e8 <__sflush_r+0x20>
 80060dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060de:	2b00      	cmp	r3, #0
 80060e0:	dc02      	bgt.n	80060e8 <__sflush_r+0x20>
 80060e2:	2000      	movs	r0, #0
 80060e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060ea:	2e00      	cmp	r6, #0
 80060ec:	d0f9      	beq.n	80060e2 <__sflush_r+0x1a>
 80060ee:	2300      	movs	r3, #0
 80060f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060f4:	682f      	ldr	r7, [r5, #0]
 80060f6:	602b      	str	r3, [r5, #0]
 80060f8:	d032      	beq.n	8006160 <__sflush_r+0x98>
 80060fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060fc:	89a3      	ldrh	r3, [r4, #12]
 80060fe:	075a      	lsls	r2, r3, #29
 8006100:	d505      	bpl.n	800610e <__sflush_r+0x46>
 8006102:	6863      	ldr	r3, [r4, #4]
 8006104:	1ac0      	subs	r0, r0, r3
 8006106:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006108:	b10b      	cbz	r3, 800610e <__sflush_r+0x46>
 800610a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800610c:	1ac0      	subs	r0, r0, r3
 800610e:	2300      	movs	r3, #0
 8006110:	4602      	mov	r2, r0
 8006112:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006114:	6a21      	ldr	r1, [r4, #32]
 8006116:	4628      	mov	r0, r5
 8006118:	47b0      	blx	r6
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	d106      	bne.n	800612e <__sflush_r+0x66>
 8006120:	6829      	ldr	r1, [r5, #0]
 8006122:	291d      	cmp	r1, #29
 8006124:	d82c      	bhi.n	8006180 <__sflush_r+0xb8>
 8006126:	4a2a      	ldr	r2, [pc, #168]	; (80061d0 <__sflush_r+0x108>)
 8006128:	40ca      	lsrs	r2, r1
 800612a:	07d6      	lsls	r6, r2, #31
 800612c:	d528      	bpl.n	8006180 <__sflush_r+0xb8>
 800612e:	2200      	movs	r2, #0
 8006130:	6062      	str	r2, [r4, #4]
 8006132:	04d9      	lsls	r1, r3, #19
 8006134:	6922      	ldr	r2, [r4, #16]
 8006136:	6022      	str	r2, [r4, #0]
 8006138:	d504      	bpl.n	8006144 <__sflush_r+0x7c>
 800613a:	1c42      	adds	r2, r0, #1
 800613c:	d101      	bne.n	8006142 <__sflush_r+0x7a>
 800613e:	682b      	ldr	r3, [r5, #0]
 8006140:	b903      	cbnz	r3, 8006144 <__sflush_r+0x7c>
 8006142:	6560      	str	r0, [r4, #84]	; 0x54
 8006144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006146:	602f      	str	r7, [r5, #0]
 8006148:	2900      	cmp	r1, #0
 800614a:	d0ca      	beq.n	80060e2 <__sflush_r+0x1a>
 800614c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006150:	4299      	cmp	r1, r3
 8006152:	d002      	beq.n	800615a <__sflush_r+0x92>
 8006154:	4628      	mov	r0, r5
 8006156:	f000 f8fb 	bl	8006350 <_free_r>
 800615a:	2000      	movs	r0, #0
 800615c:	6360      	str	r0, [r4, #52]	; 0x34
 800615e:	e7c1      	b.n	80060e4 <__sflush_r+0x1c>
 8006160:	6a21      	ldr	r1, [r4, #32]
 8006162:	2301      	movs	r3, #1
 8006164:	4628      	mov	r0, r5
 8006166:	47b0      	blx	r6
 8006168:	1c41      	adds	r1, r0, #1
 800616a:	d1c7      	bne.n	80060fc <__sflush_r+0x34>
 800616c:	682b      	ldr	r3, [r5, #0]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d0c4      	beq.n	80060fc <__sflush_r+0x34>
 8006172:	2b1d      	cmp	r3, #29
 8006174:	d001      	beq.n	800617a <__sflush_r+0xb2>
 8006176:	2b16      	cmp	r3, #22
 8006178:	d101      	bne.n	800617e <__sflush_r+0xb6>
 800617a:	602f      	str	r7, [r5, #0]
 800617c:	e7b1      	b.n	80060e2 <__sflush_r+0x1a>
 800617e:	89a3      	ldrh	r3, [r4, #12]
 8006180:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006184:	81a3      	strh	r3, [r4, #12]
 8006186:	e7ad      	b.n	80060e4 <__sflush_r+0x1c>
 8006188:	690f      	ldr	r7, [r1, #16]
 800618a:	2f00      	cmp	r7, #0
 800618c:	d0a9      	beq.n	80060e2 <__sflush_r+0x1a>
 800618e:	0793      	lsls	r3, r2, #30
 8006190:	680e      	ldr	r6, [r1, #0]
 8006192:	bf08      	it	eq
 8006194:	694b      	ldreq	r3, [r1, #20]
 8006196:	600f      	str	r7, [r1, #0]
 8006198:	bf18      	it	ne
 800619a:	2300      	movne	r3, #0
 800619c:	eba6 0807 	sub.w	r8, r6, r7
 80061a0:	608b      	str	r3, [r1, #8]
 80061a2:	f1b8 0f00 	cmp.w	r8, #0
 80061a6:	dd9c      	ble.n	80060e2 <__sflush_r+0x1a>
 80061a8:	6a21      	ldr	r1, [r4, #32]
 80061aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80061ac:	4643      	mov	r3, r8
 80061ae:	463a      	mov	r2, r7
 80061b0:	4628      	mov	r0, r5
 80061b2:	47b0      	blx	r6
 80061b4:	2800      	cmp	r0, #0
 80061b6:	dc06      	bgt.n	80061c6 <__sflush_r+0xfe>
 80061b8:	89a3      	ldrh	r3, [r4, #12]
 80061ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061be:	81a3      	strh	r3, [r4, #12]
 80061c0:	f04f 30ff 	mov.w	r0, #4294967295
 80061c4:	e78e      	b.n	80060e4 <__sflush_r+0x1c>
 80061c6:	4407      	add	r7, r0
 80061c8:	eba8 0800 	sub.w	r8, r8, r0
 80061cc:	e7e9      	b.n	80061a2 <__sflush_r+0xda>
 80061ce:	bf00      	nop
 80061d0:	20400001 	.word	0x20400001

080061d4 <_fflush_r>:
 80061d4:	b538      	push	{r3, r4, r5, lr}
 80061d6:	690b      	ldr	r3, [r1, #16]
 80061d8:	4605      	mov	r5, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	b913      	cbnz	r3, 80061e4 <_fflush_r+0x10>
 80061de:	2500      	movs	r5, #0
 80061e0:	4628      	mov	r0, r5
 80061e2:	bd38      	pop	{r3, r4, r5, pc}
 80061e4:	b118      	cbz	r0, 80061ee <_fflush_r+0x1a>
 80061e6:	6983      	ldr	r3, [r0, #24]
 80061e8:	b90b      	cbnz	r3, 80061ee <_fflush_r+0x1a>
 80061ea:	f7ff fa4f 	bl	800568c <__sinit>
 80061ee:	4b14      	ldr	r3, [pc, #80]	; (8006240 <_fflush_r+0x6c>)
 80061f0:	429c      	cmp	r4, r3
 80061f2:	d11b      	bne.n	800622c <_fflush_r+0x58>
 80061f4:	686c      	ldr	r4, [r5, #4]
 80061f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0ef      	beq.n	80061de <_fflush_r+0xa>
 80061fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006200:	07d0      	lsls	r0, r2, #31
 8006202:	d404      	bmi.n	800620e <_fflush_r+0x3a>
 8006204:	0599      	lsls	r1, r3, #22
 8006206:	d402      	bmi.n	800620e <_fflush_r+0x3a>
 8006208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800620a:	f7ff fadd 	bl	80057c8 <__retarget_lock_acquire_recursive>
 800620e:	4628      	mov	r0, r5
 8006210:	4621      	mov	r1, r4
 8006212:	f7ff ff59 	bl	80060c8 <__sflush_r>
 8006216:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006218:	07da      	lsls	r2, r3, #31
 800621a:	4605      	mov	r5, r0
 800621c:	d4e0      	bmi.n	80061e0 <_fflush_r+0xc>
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	059b      	lsls	r3, r3, #22
 8006222:	d4dd      	bmi.n	80061e0 <_fflush_r+0xc>
 8006224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006226:	f7ff fad0 	bl	80057ca <__retarget_lock_release_recursive>
 800622a:	e7d9      	b.n	80061e0 <_fflush_r+0xc>
 800622c:	4b05      	ldr	r3, [pc, #20]	; (8006244 <_fflush_r+0x70>)
 800622e:	429c      	cmp	r4, r3
 8006230:	d101      	bne.n	8006236 <_fflush_r+0x62>
 8006232:	68ac      	ldr	r4, [r5, #8]
 8006234:	e7df      	b.n	80061f6 <_fflush_r+0x22>
 8006236:	4b04      	ldr	r3, [pc, #16]	; (8006248 <_fflush_r+0x74>)
 8006238:	429c      	cmp	r4, r3
 800623a:	bf08      	it	eq
 800623c:	68ec      	ldreq	r4, [r5, #12]
 800623e:	e7da      	b.n	80061f6 <_fflush_r+0x22>
 8006240:	08006514 	.word	0x08006514
 8006244:	08006534 	.word	0x08006534
 8006248:	080064f4 	.word	0x080064f4

0800624c <_lseek_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	4d07      	ldr	r5, [pc, #28]	; (800626c <_lseek_r+0x20>)
 8006250:	4604      	mov	r4, r0
 8006252:	4608      	mov	r0, r1
 8006254:	4611      	mov	r1, r2
 8006256:	2200      	movs	r2, #0
 8006258:	602a      	str	r2, [r5, #0]
 800625a:	461a      	mov	r2, r3
 800625c:	f7fa fcbc 	bl	8000bd8 <_lseek>
 8006260:	1c43      	adds	r3, r0, #1
 8006262:	d102      	bne.n	800626a <_lseek_r+0x1e>
 8006264:	682b      	ldr	r3, [r5, #0]
 8006266:	b103      	cbz	r3, 800626a <_lseek_r+0x1e>
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	bd38      	pop	{r3, r4, r5, pc}
 800626c:	20004a90 	.word	0x20004a90

08006270 <__swhatbuf_r>:
 8006270:	b570      	push	{r4, r5, r6, lr}
 8006272:	460e      	mov	r6, r1
 8006274:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006278:	2900      	cmp	r1, #0
 800627a:	b096      	sub	sp, #88	; 0x58
 800627c:	4614      	mov	r4, r2
 800627e:	461d      	mov	r5, r3
 8006280:	da07      	bge.n	8006292 <__swhatbuf_r+0x22>
 8006282:	2300      	movs	r3, #0
 8006284:	602b      	str	r3, [r5, #0]
 8006286:	89b3      	ldrh	r3, [r6, #12]
 8006288:	061a      	lsls	r2, r3, #24
 800628a:	d410      	bmi.n	80062ae <__swhatbuf_r+0x3e>
 800628c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006290:	e00e      	b.n	80062b0 <__swhatbuf_r+0x40>
 8006292:	466a      	mov	r2, sp
 8006294:	f000 f8be 	bl	8006414 <_fstat_r>
 8006298:	2800      	cmp	r0, #0
 800629a:	dbf2      	blt.n	8006282 <__swhatbuf_r+0x12>
 800629c:	9a01      	ldr	r2, [sp, #4]
 800629e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80062a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80062a6:	425a      	negs	r2, r3
 80062a8:	415a      	adcs	r2, r3
 80062aa:	602a      	str	r2, [r5, #0]
 80062ac:	e7ee      	b.n	800628c <__swhatbuf_r+0x1c>
 80062ae:	2340      	movs	r3, #64	; 0x40
 80062b0:	2000      	movs	r0, #0
 80062b2:	6023      	str	r3, [r4, #0]
 80062b4:	b016      	add	sp, #88	; 0x58
 80062b6:	bd70      	pop	{r4, r5, r6, pc}

080062b8 <__smakebuf_r>:
 80062b8:	898b      	ldrh	r3, [r1, #12]
 80062ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80062bc:	079d      	lsls	r5, r3, #30
 80062be:	4606      	mov	r6, r0
 80062c0:	460c      	mov	r4, r1
 80062c2:	d507      	bpl.n	80062d4 <__smakebuf_r+0x1c>
 80062c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80062c8:	6023      	str	r3, [r4, #0]
 80062ca:	6123      	str	r3, [r4, #16]
 80062cc:	2301      	movs	r3, #1
 80062ce:	6163      	str	r3, [r4, #20]
 80062d0:	b002      	add	sp, #8
 80062d2:	bd70      	pop	{r4, r5, r6, pc}
 80062d4:	ab01      	add	r3, sp, #4
 80062d6:	466a      	mov	r2, sp
 80062d8:	f7ff ffca 	bl	8006270 <__swhatbuf_r>
 80062dc:	9900      	ldr	r1, [sp, #0]
 80062de:	4605      	mov	r5, r0
 80062e0:	4630      	mov	r0, r6
 80062e2:	f7ff fa73 	bl	80057cc <_malloc_r>
 80062e6:	b948      	cbnz	r0, 80062fc <__smakebuf_r+0x44>
 80062e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ec:	059a      	lsls	r2, r3, #22
 80062ee:	d4ef      	bmi.n	80062d0 <__smakebuf_r+0x18>
 80062f0:	f023 0303 	bic.w	r3, r3, #3
 80062f4:	f043 0302 	orr.w	r3, r3, #2
 80062f8:	81a3      	strh	r3, [r4, #12]
 80062fa:	e7e3      	b.n	80062c4 <__smakebuf_r+0xc>
 80062fc:	4b0d      	ldr	r3, [pc, #52]	; (8006334 <__smakebuf_r+0x7c>)
 80062fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8006300:	89a3      	ldrh	r3, [r4, #12]
 8006302:	6020      	str	r0, [r4, #0]
 8006304:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006308:	81a3      	strh	r3, [r4, #12]
 800630a:	9b00      	ldr	r3, [sp, #0]
 800630c:	6163      	str	r3, [r4, #20]
 800630e:	9b01      	ldr	r3, [sp, #4]
 8006310:	6120      	str	r0, [r4, #16]
 8006312:	b15b      	cbz	r3, 800632c <__smakebuf_r+0x74>
 8006314:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006318:	4630      	mov	r0, r6
 800631a:	f000 f88d 	bl	8006438 <_isatty_r>
 800631e:	b128      	cbz	r0, 800632c <__smakebuf_r+0x74>
 8006320:	89a3      	ldrh	r3, [r4, #12]
 8006322:	f023 0303 	bic.w	r3, r3, #3
 8006326:	f043 0301 	orr.w	r3, r3, #1
 800632a:	81a3      	strh	r3, [r4, #12]
 800632c:	89a0      	ldrh	r0, [r4, #12]
 800632e:	4305      	orrs	r5, r0
 8006330:	81a5      	strh	r5, [r4, #12]
 8006332:	e7cd      	b.n	80062d0 <__smakebuf_r+0x18>
 8006334:	08005625 	.word	0x08005625

08006338 <__malloc_lock>:
 8006338:	4801      	ldr	r0, [pc, #4]	; (8006340 <__malloc_lock+0x8>)
 800633a:	f7ff ba45 	b.w	80057c8 <__retarget_lock_acquire_recursive>
 800633e:	bf00      	nop
 8006340:	20004a88 	.word	0x20004a88

08006344 <__malloc_unlock>:
 8006344:	4801      	ldr	r0, [pc, #4]	; (800634c <__malloc_unlock+0x8>)
 8006346:	f7ff ba40 	b.w	80057ca <__retarget_lock_release_recursive>
 800634a:	bf00      	nop
 800634c:	20004a88 	.word	0x20004a88

08006350 <_free_r>:
 8006350:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006352:	2900      	cmp	r1, #0
 8006354:	d048      	beq.n	80063e8 <_free_r+0x98>
 8006356:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800635a:	9001      	str	r0, [sp, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	f1a1 0404 	sub.w	r4, r1, #4
 8006362:	bfb8      	it	lt
 8006364:	18e4      	addlt	r4, r4, r3
 8006366:	f7ff ffe7 	bl	8006338 <__malloc_lock>
 800636a:	4a20      	ldr	r2, [pc, #128]	; (80063ec <_free_r+0x9c>)
 800636c:	9801      	ldr	r0, [sp, #4]
 800636e:	6813      	ldr	r3, [r2, #0]
 8006370:	4615      	mov	r5, r2
 8006372:	b933      	cbnz	r3, 8006382 <_free_r+0x32>
 8006374:	6063      	str	r3, [r4, #4]
 8006376:	6014      	str	r4, [r2, #0]
 8006378:	b003      	add	sp, #12
 800637a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800637e:	f7ff bfe1 	b.w	8006344 <__malloc_unlock>
 8006382:	42a3      	cmp	r3, r4
 8006384:	d90b      	bls.n	800639e <_free_r+0x4e>
 8006386:	6821      	ldr	r1, [r4, #0]
 8006388:	1862      	adds	r2, r4, r1
 800638a:	4293      	cmp	r3, r2
 800638c:	bf04      	itt	eq
 800638e:	681a      	ldreq	r2, [r3, #0]
 8006390:	685b      	ldreq	r3, [r3, #4]
 8006392:	6063      	str	r3, [r4, #4]
 8006394:	bf04      	itt	eq
 8006396:	1852      	addeq	r2, r2, r1
 8006398:	6022      	streq	r2, [r4, #0]
 800639a:	602c      	str	r4, [r5, #0]
 800639c:	e7ec      	b.n	8006378 <_free_r+0x28>
 800639e:	461a      	mov	r2, r3
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	b10b      	cbz	r3, 80063a8 <_free_r+0x58>
 80063a4:	42a3      	cmp	r3, r4
 80063a6:	d9fa      	bls.n	800639e <_free_r+0x4e>
 80063a8:	6811      	ldr	r1, [r2, #0]
 80063aa:	1855      	adds	r5, r2, r1
 80063ac:	42a5      	cmp	r5, r4
 80063ae:	d10b      	bne.n	80063c8 <_free_r+0x78>
 80063b0:	6824      	ldr	r4, [r4, #0]
 80063b2:	4421      	add	r1, r4
 80063b4:	1854      	adds	r4, r2, r1
 80063b6:	42a3      	cmp	r3, r4
 80063b8:	6011      	str	r1, [r2, #0]
 80063ba:	d1dd      	bne.n	8006378 <_free_r+0x28>
 80063bc:	681c      	ldr	r4, [r3, #0]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	6053      	str	r3, [r2, #4]
 80063c2:	4421      	add	r1, r4
 80063c4:	6011      	str	r1, [r2, #0]
 80063c6:	e7d7      	b.n	8006378 <_free_r+0x28>
 80063c8:	d902      	bls.n	80063d0 <_free_r+0x80>
 80063ca:	230c      	movs	r3, #12
 80063cc:	6003      	str	r3, [r0, #0]
 80063ce:	e7d3      	b.n	8006378 <_free_r+0x28>
 80063d0:	6825      	ldr	r5, [r4, #0]
 80063d2:	1961      	adds	r1, r4, r5
 80063d4:	428b      	cmp	r3, r1
 80063d6:	bf04      	itt	eq
 80063d8:	6819      	ldreq	r1, [r3, #0]
 80063da:	685b      	ldreq	r3, [r3, #4]
 80063dc:	6063      	str	r3, [r4, #4]
 80063de:	bf04      	itt	eq
 80063e0:	1949      	addeq	r1, r1, r5
 80063e2:	6021      	streq	r1, [r4, #0]
 80063e4:	6054      	str	r4, [r2, #4]
 80063e6:	e7c7      	b.n	8006378 <_free_r+0x28>
 80063e8:	b003      	add	sp, #12
 80063ea:	bd30      	pop	{r4, r5, pc}
 80063ec:	200049a0 	.word	0x200049a0

080063f0 <_read_r>:
 80063f0:	b538      	push	{r3, r4, r5, lr}
 80063f2:	4d07      	ldr	r5, [pc, #28]	; (8006410 <_read_r+0x20>)
 80063f4:	4604      	mov	r4, r0
 80063f6:	4608      	mov	r0, r1
 80063f8:	4611      	mov	r1, r2
 80063fa:	2200      	movs	r2, #0
 80063fc:	602a      	str	r2, [r5, #0]
 80063fe:	461a      	mov	r2, r3
 8006400:	f7fa fb8a 	bl	8000b18 <_read>
 8006404:	1c43      	adds	r3, r0, #1
 8006406:	d102      	bne.n	800640e <_read_r+0x1e>
 8006408:	682b      	ldr	r3, [r5, #0]
 800640a:	b103      	cbz	r3, 800640e <_read_r+0x1e>
 800640c:	6023      	str	r3, [r4, #0]
 800640e:	bd38      	pop	{r3, r4, r5, pc}
 8006410:	20004a90 	.word	0x20004a90

08006414 <_fstat_r>:
 8006414:	b538      	push	{r3, r4, r5, lr}
 8006416:	4d07      	ldr	r5, [pc, #28]	; (8006434 <_fstat_r+0x20>)
 8006418:	2300      	movs	r3, #0
 800641a:	4604      	mov	r4, r0
 800641c:	4608      	mov	r0, r1
 800641e:	4611      	mov	r1, r2
 8006420:	602b      	str	r3, [r5, #0]
 8006422:	f7fa fbbe 	bl	8000ba2 <_fstat>
 8006426:	1c43      	adds	r3, r0, #1
 8006428:	d102      	bne.n	8006430 <_fstat_r+0x1c>
 800642a:	682b      	ldr	r3, [r5, #0]
 800642c:	b103      	cbz	r3, 8006430 <_fstat_r+0x1c>
 800642e:	6023      	str	r3, [r4, #0]
 8006430:	bd38      	pop	{r3, r4, r5, pc}
 8006432:	bf00      	nop
 8006434:	20004a90 	.word	0x20004a90

08006438 <_isatty_r>:
 8006438:	b538      	push	{r3, r4, r5, lr}
 800643a:	4d06      	ldr	r5, [pc, #24]	; (8006454 <_isatty_r+0x1c>)
 800643c:	2300      	movs	r3, #0
 800643e:	4604      	mov	r4, r0
 8006440:	4608      	mov	r0, r1
 8006442:	602b      	str	r3, [r5, #0]
 8006444:	f7fa fbbd 	bl	8000bc2 <_isatty>
 8006448:	1c43      	adds	r3, r0, #1
 800644a:	d102      	bne.n	8006452 <_isatty_r+0x1a>
 800644c:	682b      	ldr	r3, [r5, #0]
 800644e:	b103      	cbz	r3, 8006452 <_isatty_r+0x1a>
 8006450:	6023      	str	r3, [r4, #0]
 8006452:	bd38      	pop	{r3, r4, r5, pc}
 8006454:	20004a90 	.word	0x20004a90

08006458 <_init>:
 8006458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645a:	bf00      	nop
 800645c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800645e:	bc08      	pop	{r3}
 8006460:	469e      	mov	lr, r3
 8006462:	4770      	bx	lr

08006464 <_fini>:
 8006464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006466:	bf00      	nop
 8006468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800646a:	bc08      	pop	{r3}
 800646c:	469e      	mov	lr, r3
 800646e:	4770      	bx	lr
