Iterations:        100
Instructions:      600
Total Cycles:      701
Total uOps:        600

Dispatch Width:    2
uOps Per Cycle:    0.86
IPC:               0.86
Block RThroughput: 3.0


Instruction Info:
[1]: #uOps
[2]: Latency
[3]: RThroughput
[4]: MayLoad
[5]: MayStore
[6]: HasSideEffects (U)

[1]    [2]    [3]    [4]    [5]    [6]    Instructions:
 1      3     1.00                        mul	a2, a0, a0
 1      3     0.50                        sub	a0, a0, a2
 1      3     0.50                        sra	a0, a0, a0
 1      3     0.50                        xor	a0, a0, a1
 1      3     0.50                        seqz	a0, a0
 1      3     1.00                        ret


Resources:
[0]   - VLEN512SiFive7FDiv
[1]   - VLEN512SiFive7IDiv
[2]   - VLEN512SiFive7PipeA
[3]   - VLEN512SiFive7PipeB
[4]   - VLEN512SiFive7VA
[5]   - VLEN512SiFive7VCQ
[6]   - VLEN512SiFive7VL
[7]   - VLEN512SiFive7VS


Resource pressure per iteration:
[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    
 -      -     2.99   3.01    -      -      -      -     

Resource pressure by instruction:
[0]    [1]    [2]    [3]    [4]    [5]    [6]    [7]    Instructions:
 -      -      -     1.00    -      -      -      -     mul	a2, a0, a0
 -      -     1.00    -      -      -      -      -     sub	a0, a0, a2
 -      -     0.99   0.01    -      -      -      -     sra	a0, a0, a0
 -      -     0.01   0.99    -      -      -      -     xor	a0, a0, a1
 -      -     0.99   0.01    -      -      -      -     seqz	a0, a0
 -      -      -     1.00    -      -      -      -     ret
