{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@71:93@HdlStmProcess", "\n  /* Accumulator (Integrator) Perform the accumulation (IIR) at the speed of\n   * the modulator. Z = one sample delay MCLKOUT = modulators conversion\n   * bit rate */\n\n  always @(negedge clk) begin\n    if (reset == 1'b0) begin\n      /* initialize acc registers on reset */\n      acc1 <= 37'd0;\n      acc2 <= 37'd0;\n      acc3 <= 37'd0;\n    end else begin\n      /* perform accumulation process */\n      acc1 <= acc1 + data_int;\n      acc2 <= acc2 + acc1;\n      acc3 <= acc3 + acc2;\n    end\n  end\n\n  /* decimation stage (MCLKOUT/WORD_CLK) */\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      word_count <= 16'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[77, "    if (reset == 1'b0) begin\n"]], "Add": [[77, "    if (reset == 1'b1) begin\n"]]}}