{
  "module_name": "hw.h",
  "hash_id": "8673518ed70658c0462d2d5b136b86b4bd5c975185b3c375a25dcf65f7927144",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/dwc2/hw.h",
  "human_readable_source": " \n \n\n#ifndef __DWC2_HW_H__\n#define __DWC2_HW_H__\n\n#define HSOTG_REG(x)\t(x)\n\n#define GOTGCTL\t\t\t\tHSOTG_REG(0x000)\n#define GOTGCTL_CHIRPEN\t\t\tBIT(27)\n#define GOTGCTL_MULT_VALID_BC_MASK\t(0x1f << 22)\n#define GOTGCTL_MULT_VALID_BC_SHIFT\t22\n#define GOTGCTL_CURMODE_HOST\t\tBIT(21)\n#define GOTGCTL_OTGVER\t\t\tBIT(20)\n#define GOTGCTL_BSESVLD\t\t\tBIT(19)\n#define GOTGCTL_ASESVLD\t\t\tBIT(18)\n#define GOTGCTL_DBNC_SHORT\t\tBIT(17)\n#define GOTGCTL_CONID_B\t\t\tBIT(16)\n#define GOTGCTL_DBNCE_FLTR_BYPASS\tBIT(15)\n#define GOTGCTL_DEVHNPEN\t\tBIT(11)\n#define GOTGCTL_HSTSETHNPEN\t\tBIT(10)\n#define GOTGCTL_HNPREQ\t\t\tBIT(9)\n#define GOTGCTL_HSTNEGSCS\t\tBIT(8)\n#define GOTGCTL_BVALOVAL\t\tBIT(7)\n#define GOTGCTL_BVALOEN\t\t\tBIT(6)\n#define GOTGCTL_AVALOVAL\t\tBIT(5)\n#define GOTGCTL_AVALOEN\t\t\tBIT(4)\n#define GOTGCTL_VBVALOVAL\t\tBIT(3)\n#define GOTGCTL_VBVALOEN\t\tBIT(2)\n#define GOTGCTL_SESREQ\t\t\tBIT(1)\n#define GOTGCTL_SESREQSCS\t\tBIT(0)\n\n#define GOTGINT\t\t\t\tHSOTG_REG(0x004)\n#define GOTGINT_DBNCE_DONE\t\tBIT(19)\n#define GOTGINT_A_DEV_TOUT_CHG\t\tBIT(18)\n#define GOTGINT_HST_NEG_DET\t\tBIT(17)\n#define GOTGINT_HST_NEG_SUC_STS_CHNG\tBIT(9)\n#define GOTGINT_SES_REQ_SUC_STS_CHNG\tBIT(8)\n#define GOTGINT_SES_END_DET\t\tBIT(2)\n\n#define GAHBCFG\t\t\t\tHSOTG_REG(0x008)\n#define GAHBCFG_AHB_SINGLE\t\tBIT(23)\n#define GAHBCFG_NOTI_ALL_DMA_WRIT\tBIT(22)\n#define GAHBCFG_REM_MEM_SUPP\t\tBIT(21)\n#define GAHBCFG_P_TXF_EMP_LVL\t\tBIT(8)\n#define GAHBCFG_NP_TXF_EMP_LVL\t\tBIT(7)\n#define GAHBCFG_DMA_EN\t\t\tBIT(5)\n#define GAHBCFG_HBSTLEN_MASK\t\t(0xf << 1)\n#define GAHBCFG_HBSTLEN_SHIFT\t\t1\n#define GAHBCFG_HBSTLEN_SINGLE\t\t0\n#define GAHBCFG_HBSTLEN_INCR\t\t1\n#define GAHBCFG_HBSTLEN_INCR4\t\t3\n#define GAHBCFG_HBSTLEN_INCR8\t\t5\n#define GAHBCFG_HBSTLEN_INCR16\t\t7\n#define GAHBCFG_GLBL_INTR_EN\t\tBIT(0)\n#define GAHBCFG_CTRL_MASK\t\t(GAHBCFG_P_TXF_EMP_LVL | \\\n\t\t\t\t\t GAHBCFG_NP_TXF_EMP_LVL | \\\n\t\t\t\t\t GAHBCFG_DMA_EN | \\\n\t\t\t\t\t GAHBCFG_GLBL_INTR_EN)\n\n#define GUSBCFG\t\t\t\tHSOTG_REG(0x00C)\n#define GUSBCFG_FORCEDEVMODE\t\tBIT(30)\n#define GUSBCFG_FORCEHOSTMODE\t\tBIT(29)\n#define GUSBCFG_TXENDDELAY\t\tBIT(28)\n#define GUSBCFG_ICTRAFFICPULLREMOVE\tBIT(27)\n#define GUSBCFG_ICUSBCAP\t\tBIT(26)\n#define GUSBCFG_ULPI_INT_PROT_DIS\tBIT(25)\n#define GUSBCFG_INDICATORPASSTHROUGH\tBIT(24)\n#define GUSBCFG_INDICATORCOMPLEMENT\tBIT(23)\n#define GUSBCFG_TERMSELDLPULSE\t\tBIT(22)\n#define GUSBCFG_ULPI_INT_VBUS_IND\tBIT(21)\n#define GUSBCFG_ULPI_EXT_VBUS_DRV\tBIT(20)\n#define GUSBCFG_ULPI_CLK_SUSP_M\t\tBIT(19)\n#define GUSBCFG_ULPI_AUTO_RES\t\tBIT(18)\n#define GUSBCFG_ULPI_FS_LS\t\tBIT(17)\n#define GUSBCFG_OTG_UTMI_FS_SEL\t\tBIT(16)\n#define GUSBCFG_PHY_LP_CLK_SEL\t\tBIT(15)\n#define GUSBCFG_USBTRDTIM_MASK\t\t(0xf << 10)\n#define GUSBCFG_USBTRDTIM_SHIFT\t\t10\n#define GUSBCFG_HNPCAP\t\t\tBIT(9)\n#define GUSBCFG_SRPCAP\t\t\tBIT(8)\n#define GUSBCFG_DDRSEL\t\t\tBIT(7)\n#define GUSBCFG_PHYSEL\t\t\tBIT(6)\n#define GUSBCFG_FSINTF\t\t\tBIT(5)\n#define GUSBCFG_ULPI_UTMI_SEL\t\tBIT(4)\n#define GUSBCFG_PHYIF16\t\t\tBIT(3)\n#define GUSBCFG_PHYIF8\t\t\t(0 << 3)\n#define GUSBCFG_TOUTCAL_MASK\t\t(0x7 << 0)\n#define GUSBCFG_TOUTCAL_SHIFT\t\t0\n#define GUSBCFG_TOUTCAL_LIMIT\t\t0x7\n#define GUSBCFG_TOUTCAL(_x)\t\t((_x) << 0)\n\n#define GRSTCTL\t\t\t\tHSOTG_REG(0x010)\n#define GRSTCTL_AHBIDLE\t\t\tBIT(31)\n#define GRSTCTL_DMAREQ\t\t\tBIT(30)\n#define GRSTCTL_CSFTRST_DONE\t\tBIT(29)\n#define GRSTCTL_TXFNUM_MASK\t\t(0x1f << 6)\n#define GRSTCTL_TXFNUM_SHIFT\t\t6\n#define GRSTCTL_TXFNUM_LIMIT\t\t0x1f\n#define GRSTCTL_TXFNUM(_x)\t\t((_x) << 6)\n#define GRSTCTL_TXFFLSH\t\t\tBIT(5)\n#define GRSTCTL_RXFFLSH\t\t\tBIT(4)\n#define GRSTCTL_IN_TKNQ_FLSH\t\tBIT(3)\n#define GRSTCTL_FRMCNTRRST\t\tBIT(2)\n#define GRSTCTL_HSFTRST\t\t\tBIT(1)\n#define GRSTCTL_CSFTRST\t\t\tBIT(0)\n\n#define GINTSTS\t\t\t\tHSOTG_REG(0x014)\n#define GINTMSK\t\t\t\tHSOTG_REG(0x018)\n#define GINTSTS_WKUPINT\t\t\tBIT(31)\n#define GINTSTS_SESSREQINT\t\tBIT(30)\n#define GINTSTS_DISCONNINT\t\tBIT(29)\n#define GINTSTS_CONIDSTSCHNG\t\tBIT(28)\n#define GINTSTS_LPMTRANRCVD\t\tBIT(27)\n#define GINTSTS_PTXFEMP\t\t\tBIT(26)\n#define GINTSTS_HCHINT\t\t\tBIT(25)\n#define GINTSTS_PRTINT\t\t\tBIT(24)\n#define GINTSTS_RESETDET\t\tBIT(23)\n#define GINTSTS_FET_SUSP\t\tBIT(22)\n#define GINTSTS_INCOMPL_IP\t\tBIT(21)\n#define GINTSTS_INCOMPL_SOOUT\t\tBIT(21)\n#define GINTSTS_INCOMPL_SOIN\t\tBIT(20)\n#define GINTSTS_OEPINT\t\t\tBIT(19)\n#define GINTSTS_IEPINT\t\t\tBIT(18)\n#define GINTSTS_EPMIS\t\t\tBIT(17)\n#define GINTSTS_RESTOREDONE\t\tBIT(16)\n#define GINTSTS_EOPF\t\t\tBIT(15)\n#define GINTSTS_ISOUTDROP\t\tBIT(14)\n#define GINTSTS_ENUMDONE\t\tBIT(13)\n#define GINTSTS_USBRST\t\t\tBIT(12)\n#define GINTSTS_USBSUSP\t\t\tBIT(11)\n#define GINTSTS_ERLYSUSP\t\tBIT(10)\n#define GINTSTS_I2CINT\t\t\tBIT(9)\n#define GINTSTS_ULPI_CK_INT\t\tBIT(8)\n#define GINTSTS_GOUTNAKEFF\t\tBIT(7)\n#define GINTSTS_GINNAKEFF\t\tBIT(6)\n#define GINTSTS_NPTXFEMP\t\tBIT(5)\n#define GINTSTS_RXFLVL\t\t\tBIT(4)\n#define GINTSTS_SOF\t\t\tBIT(3)\n#define GINTSTS_OTGINT\t\t\tBIT(2)\n#define GINTSTS_MODEMIS\t\t\tBIT(1)\n#define GINTSTS_CURMODE_HOST\t\tBIT(0)\n\n#define GRXSTSR\t\t\t\tHSOTG_REG(0x01C)\n#define GRXSTSP\t\t\t\tHSOTG_REG(0x020)\n#define GRXSTS_FN_MASK\t\t\t(0x7f << 25)\n#define GRXSTS_FN_SHIFT\t\t\t25\n#define GRXSTS_PKTSTS_MASK\t\t(0xf << 17)\n#define GRXSTS_PKTSTS_SHIFT\t\t17\n#define GRXSTS_PKTSTS_GLOBALOUTNAK\t1\n#define GRXSTS_PKTSTS_OUTRX\t\t2\n#define GRXSTS_PKTSTS_HCHIN\t\t2\n#define GRXSTS_PKTSTS_OUTDONE\t\t3\n#define GRXSTS_PKTSTS_HCHIN_XFER_COMP\t3\n#define GRXSTS_PKTSTS_SETUPDONE\t\t4\n#define GRXSTS_PKTSTS_DATATOGGLEERR\t5\n#define GRXSTS_PKTSTS_SETUPRX\t\t6\n#define GRXSTS_PKTSTS_HCHHALTED\t\t7\n#define GRXSTS_HCHNUM_MASK\t\t(0xf << 0)\n#define GRXSTS_HCHNUM_SHIFT\t\t0\n#define GRXSTS_DPID_MASK\t\t(0x3 << 15)\n#define GRXSTS_DPID_SHIFT\t\t15\n#define GRXSTS_BYTECNT_MASK\t\t(0x7ff << 4)\n#define GRXSTS_BYTECNT_SHIFT\t\t4\n#define GRXSTS_EPNUM_MASK\t\t(0xf << 0)\n#define GRXSTS_EPNUM_SHIFT\t\t0\n\n#define GRXFSIZ\t\t\t\tHSOTG_REG(0x024)\n#define GRXFSIZ_DEPTH_MASK\t\t(0xffff << 0)\n#define GRXFSIZ_DEPTH_SHIFT\t\t0\n\n#define GNPTXFSIZ\t\t\tHSOTG_REG(0x028)\n \n\n#define GNPTXSTS\t\t\tHSOTG_REG(0x02C)\n#define GNPTXSTS_NP_TXQ_TOP_MASK\t\t(0x7f << 24)\n#define GNPTXSTS_NP_TXQ_TOP_SHIFT\t\t24\n#define GNPTXSTS_NP_TXQ_SPC_AVAIL_MASK\t\t(0xff << 16)\n#define GNPTXSTS_NP_TXQ_SPC_AVAIL_SHIFT\t\t16\n#define GNPTXSTS_NP_TXQ_SPC_AVAIL_GET(_v)\t(((_v) >> 16) & 0xff)\n#define GNPTXSTS_NP_TXF_SPC_AVAIL_MASK\t\t(0xffff << 0)\n#define GNPTXSTS_NP_TXF_SPC_AVAIL_SHIFT\t\t0\n#define GNPTXSTS_NP_TXF_SPC_AVAIL_GET(_v)\t(((_v) >> 0) & 0xffff)\n\n#define GI2CCTL\t\t\t\tHSOTG_REG(0x0030)\n#define GI2CCTL_BSYDNE\t\t\tBIT(31)\n#define GI2CCTL_RW\t\t\tBIT(30)\n#define GI2CCTL_I2CDATSE0\t\tBIT(28)\n#define GI2CCTL_I2CDEVADDR_MASK\t\t(0x3 << 26)\n#define GI2CCTL_I2CDEVADDR_SHIFT\t26\n#define GI2CCTL_I2CSUSPCTL\t\tBIT(25)\n#define GI2CCTL_ACK\t\t\tBIT(24)\n#define GI2CCTL_I2CEN\t\t\tBIT(23)\n#define GI2CCTL_ADDR_MASK\t\t(0x7f << 16)\n#define GI2CCTL_ADDR_SHIFT\t\t16\n#define GI2CCTL_REGADDR_MASK\t\t(0xff << 8)\n#define GI2CCTL_REGADDR_SHIFT\t\t8\n#define GI2CCTL_RWDATA_MASK\t\t(0xff << 0)\n#define GI2CCTL_RWDATA_SHIFT\t\t0\n\n#define GPVNDCTL\t\t\tHSOTG_REG(0x0034)\n#define GGPIO\t\t\t\tHSOTG_REG(0x0038)\n#define GGPIO_STM32_OTG_GCCFG_PWRDWN\tBIT(16)\n#define GGPIO_STM32_OTG_GCCFG_VBDEN\tBIT(21)\n#define GGPIO_STM32_OTG_GCCFG_IDEN\tBIT(22)\n\n#define GUID\t\t\t\tHSOTG_REG(0x003c)\n#define GSNPSID\t\t\t\tHSOTG_REG(0x0040)\n#define GHWCFG1\t\t\t\tHSOTG_REG(0x0044)\n#define GSNPSID_ID_MASK\t\t\tGENMASK(31, 16)\n\n#define GHWCFG2\t\t\t\tHSOTG_REG(0x0048)\n#define GHWCFG2_OTG_ENABLE_IC_USB\t\tBIT(31)\n#define GHWCFG2_DEV_TOKEN_Q_DEPTH_MASK\t\t(0x1f << 26)\n#define GHWCFG2_DEV_TOKEN_Q_DEPTH_SHIFT\t\t26\n#define GHWCFG2_HOST_PERIO_TX_Q_DEPTH_MASK\t(0x3 << 24)\n#define GHWCFG2_HOST_PERIO_TX_Q_DEPTH_SHIFT\t24\n#define GHWCFG2_NONPERIO_TX_Q_DEPTH_MASK\t(0x3 << 22)\n#define GHWCFG2_NONPERIO_TX_Q_DEPTH_SHIFT\t22\n#define GHWCFG2_MULTI_PROC_INT\t\t\tBIT(20)\n#define GHWCFG2_DYNAMIC_FIFO\t\t\tBIT(19)\n#define GHWCFG2_PERIO_EP_SUPPORTED\t\tBIT(18)\n#define GHWCFG2_NUM_HOST_CHAN_MASK\t\t(0xf << 14)\n#define GHWCFG2_NUM_HOST_CHAN_SHIFT\t\t14\n#define GHWCFG2_NUM_DEV_EP_MASK\t\t\t(0xf << 10)\n#define GHWCFG2_NUM_DEV_EP_SHIFT\t\t10\n#define GHWCFG2_FS_PHY_TYPE_MASK\t\t(0x3 << 8)\n#define GHWCFG2_FS_PHY_TYPE_SHIFT\t\t8\n#define GHWCFG2_FS_PHY_TYPE_NOT_SUPPORTED\t0\n#define GHWCFG2_FS_PHY_TYPE_DEDICATED\t\t1\n#define GHWCFG2_FS_PHY_TYPE_SHARED_UTMI\t\t2\n#define GHWCFG2_FS_PHY_TYPE_SHARED_ULPI\t\t3\n#define GHWCFG2_HS_PHY_TYPE_MASK\t\t(0x3 << 6)\n#define GHWCFG2_HS_PHY_TYPE_SHIFT\t\t6\n#define GHWCFG2_HS_PHY_TYPE_NOT_SUPPORTED\t0\n#define GHWCFG2_HS_PHY_TYPE_UTMI\t\t1\n#define GHWCFG2_HS_PHY_TYPE_ULPI\t\t2\n#define GHWCFG2_HS_PHY_TYPE_UTMI_ULPI\t\t3\n#define GHWCFG2_POINT2POINT\t\t\tBIT(5)\n#define GHWCFG2_ARCHITECTURE_MASK\t\t(0x3 << 3)\n#define GHWCFG2_ARCHITECTURE_SHIFT\t\t3\n#define GHWCFG2_SLAVE_ONLY_ARCH\t\t\t0\n#define GHWCFG2_EXT_DMA_ARCH\t\t\t1\n#define GHWCFG2_INT_DMA_ARCH\t\t\t2\n#define GHWCFG2_OP_MODE_MASK\t\t\t(0x7 << 0)\n#define GHWCFG2_OP_MODE_SHIFT\t\t\t0\n#define GHWCFG2_OP_MODE_HNP_SRP_CAPABLE\t\t0\n#define GHWCFG2_OP_MODE_SRP_ONLY_CAPABLE\t1\n#define GHWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE\t2\n#define GHWCFG2_OP_MODE_SRP_CAPABLE_DEVICE\t3\n#define GHWCFG2_OP_MODE_NO_SRP_CAPABLE_DEVICE\t4\n#define GHWCFG2_OP_MODE_SRP_CAPABLE_HOST\t5\n#define GHWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST\t6\n#define GHWCFG2_OP_MODE_UNDEFINED\t\t7\n\n#define GHWCFG3\t\t\t\tHSOTG_REG(0x004c)\n#define GHWCFG3_DFIFO_DEPTH_MASK\t\t(0xffff << 16)\n#define GHWCFG3_DFIFO_DEPTH_SHIFT\t\t16\n#define GHWCFG3_OTG_LPM_EN\t\t\tBIT(15)\n#define GHWCFG3_BC_SUPPORT\t\t\tBIT(14)\n#define GHWCFG3_OTG_ENABLE_HSIC\t\t\tBIT(13)\n#define GHWCFG3_ADP_SUPP\t\t\tBIT(12)\n#define GHWCFG3_SYNCH_RESET_TYPE\t\tBIT(11)\n#define GHWCFG3_OPTIONAL_FEATURES\t\tBIT(10)\n#define GHWCFG3_VENDOR_CTRL_IF\t\t\tBIT(9)\n#define GHWCFG3_I2C\t\t\t\tBIT(8)\n#define GHWCFG3_OTG_FUNC\t\t\tBIT(7)\n#define GHWCFG3_PACKET_SIZE_CNTR_WIDTH_MASK\t(0x7 << 4)\n#define GHWCFG3_PACKET_SIZE_CNTR_WIDTH_SHIFT\t4\n#define GHWCFG3_XFER_SIZE_CNTR_WIDTH_MASK\t(0xf << 0)\n#define GHWCFG3_XFER_SIZE_CNTR_WIDTH_SHIFT\t0\n\n#define GHWCFG4\t\t\t\tHSOTG_REG(0x0050)\n#define GHWCFG4_DESC_DMA_DYN\t\t\tBIT(31)\n#define GHWCFG4_DESC_DMA\t\t\tBIT(30)\n#define GHWCFG4_NUM_IN_EPS_MASK\t\t\t(0xf << 26)\n#define GHWCFG4_NUM_IN_EPS_SHIFT\t\t26\n#define GHWCFG4_DED_FIFO_EN\t\t\tBIT(25)\n#define GHWCFG4_DED_FIFO_SHIFT\t\t25\n#define GHWCFG4_SESSION_END_FILT_EN\t\tBIT(24)\n#define GHWCFG4_B_VALID_FILT_EN\t\t\tBIT(23)\n#define GHWCFG4_A_VALID_FILT_EN\t\t\tBIT(22)\n#define GHWCFG4_VBUS_VALID_FILT_EN\t\tBIT(21)\n#define GHWCFG4_IDDIG_FILT_EN\t\t\tBIT(20)\n#define GHWCFG4_NUM_DEV_MODE_CTRL_EP_MASK\t(0xf << 16)\n#define GHWCFG4_NUM_DEV_MODE_CTRL_EP_SHIFT\t16\n#define GHWCFG4_UTMI_PHY_DATA_WIDTH_MASK\t(0x3 << 14)\n#define GHWCFG4_UTMI_PHY_DATA_WIDTH_SHIFT\t14\n#define GHWCFG4_UTMI_PHY_DATA_WIDTH_8\t\t0\n#define GHWCFG4_UTMI_PHY_DATA_WIDTH_16\t\t1\n#define GHWCFG4_UTMI_PHY_DATA_WIDTH_8_OR_16\t2\n#define GHWCFG4_ACG_SUPPORTED\t\t\tBIT(12)\n#define GHWCFG4_IPG_ISOC_SUPPORTED\t\tBIT(11)\n#define GHWCFG4_SERVICE_INTERVAL_SUPPORTED      BIT(10)\n#define GHWCFG4_XHIBER\t\t\t\tBIT(7)\n#define GHWCFG4_HIBER\t\t\t\tBIT(6)\n#define GHWCFG4_MIN_AHB_FREQ\t\t\tBIT(5)\n#define GHWCFG4_POWER_OPTIMIZ\t\t\tBIT(4)\n#define GHWCFG4_NUM_DEV_PERIO_IN_EP_MASK\t(0xf << 0)\n#define GHWCFG4_NUM_DEV_PERIO_IN_EP_SHIFT\t0\n\n#define GLPMCFG\t\t\t\tHSOTG_REG(0x0054)\n#define GLPMCFG_INVSELHSIC\t\tBIT(31)\n#define GLPMCFG_HSICCON\t\t\tBIT(30)\n#define GLPMCFG_RSTRSLPSTS\t\tBIT(29)\n#define GLPMCFG_ENBESL\t\t\tBIT(28)\n#define GLPMCFG_LPM_RETRYCNT_STS_MASK\t(0x7 << 25)\n#define GLPMCFG_LPM_RETRYCNT_STS_SHIFT\t25\n#define GLPMCFG_SNDLPM\t\t\tBIT(24)\n#define GLPMCFG_RETRY_CNT_MASK\t\t(0x7 << 21)\n#define GLPMCFG_RETRY_CNT_SHIFT\t\t21\n#define GLPMCFG_LPM_REJECT_CTRL_CONTROL\tBIT(21)\n#define GLPMCFG_LPM_ACCEPT_CTRL_ISOC\tBIT(22)\n#define GLPMCFG_LPM_CHNL_INDX_MASK\t(0xf << 17)\n#define GLPMCFG_LPM_CHNL_INDX_SHIFT\t17\n#define GLPMCFG_L1RESUMEOK\t\tBIT(16)\n#define GLPMCFG_SLPSTS\t\t\tBIT(15)\n#define GLPMCFG_COREL1RES_MASK\t\t(0x3 << 13)\n#define GLPMCFG_COREL1RES_SHIFT\t\t13\n#define GLPMCFG_HIRD_THRES_MASK\t\t(0x1f << 8)\n#define GLPMCFG_HIRD_THRES_SHIFT\t8\n#define GLPMCFG_HIRD_THRES_EN\t\t(0x10 << 8)\n#define GLPMCFG_ENBLSLPM\t\tBIT(7)\n#define GLPMCFG_BREMOTEWAKE\t\tBIT(6)\n#define GLPMCFG_HIRD_MASK\t\t(0xf << 2)\n#define GLPMCFG_HIRD_SHIFT\t\t2\n#define GLPMCFG_APPL1RES\t\tBIT(1)\n#define GLPMCFG_LPMCAP\t\t\tBIT(0)\n\n#define GPWRDN\t\t\t\tHSOTG_REG(0x0058)\n#define GPWRDN_MULT_VAL_ID_BC_MASK\t(0x1f << 24)\n#define GPWRDN_MULT_VAL_ID_BC_SHIFT\t24\n#define GPWRDN_ADP_INT\t\t\tBIT(23)\n#define GPWRDN_BSESSVLD\t\t\tBIT(22)\n#define GPWRDN_IDSTS\t\t\tBIT(21)\n#define GPWRDN_LINESTATE_MASK\t\t(0x3 << 19)\n#define GPWRDN_LINESTATE_SHIFT\t\t19\n#define GPWRDN_STS_CHGINT_MSK\t\tBIT(18)\n#define GPWRDN_STS_CHGINT\t\tBIT(17)\n#define GPWRDN_SRP_DET_MSK\t\tBIT(16)\n#define GPWRDN_SRP_DET\t\t\tBIT(15)\n#define GPWRDN_CONNECT_DET_MSK\t\tBIT(14)\n#define GPWRDN_CONNECT_DET\t\tBIT(13)\n#define GPWRDN_DISCONN_DET_MSK\t\tBIT(12)\n#define GPWRDN_DISCONN_DET\t\tBIT(11)\n#define GPWRDN_RST_DET_MSK\t\tBIT(10)\n#define GPWRDN_RST_DET\t\t\tBIT(9)\n#define GPWRDN_LNSTSCHG_MSK\t\tBIT(8)\n#define GPWRDN_LNSTSCHG\t\t\tBIT(7)\n#define GPWRDN_DIS_VBUS\t\t\tBIT(6)\n#define GPWRDN_PWRDNSWTCH\t\tBIT(5)\n#define GPWRDN_PWRDNRSTN\t\tBIT(4)\n#define GPWRDN_PWRDNCLMP\t\tBIT(3)\n#define GPWRDN_RESTORE\t\t\tBIT(2)\n#define GPWRDN_PMUACTV\t\t\tBIT(1)\n#define GPWRDN_PMUINTSEL\t\tBIT(0)\n\n#define GDFIFOCFG\t\t\tHSOTG_REG(0x005c)\n#define GDFIFOCFG_EPINFOBASE_MASK\t(0xffff << 16)\n#define GDFIFOCFG_EPINFOBASE_SHIFT\t16\n#define GDFIFOCFG_GDFIFOCFG_MASK\t(0xffff << 0)\n#define GDFIFOCFG_GDFIFOCFG_SHIFT\t0\n\n#define ADPCTL\t\t\t\tHSOTG_REG(0x0060)\n#define ADPCTL_AR_MASK\t\t\t(0x3 << 27)\n#define ADPCTL_AR_SHIFT\t\t\t27\n#define ADPCTL_ADP_TMOUT_INT_MSK\tBIT(26)\n#define ADPCTL_ADP_SNS_INT_MSK\t\tBIT(25)\n#define ADPCTL_ADP_PRB_INT_MSK\t\tBIT(24)\n#define ADPCTL_ADP_TMOUT_INT\t\tBIT(23)\n#define ADPCTL_ADP_SNS_INT\t\tBIT(22)\n#define ADPCTL_ADP_PRB_INT\t\tBIT(21)\n#define ADPCTL_ADPENA\t\t\tBIT(20)\n#define ADPCTL_ADPRES\t\t\tBIT(19)\n#define ADPCTL_ENASNS\t\t\tBIT(18)\n#define ADPCTL_ENAPRB\t\t\tBIT(17)\n#define ADPCTL_RTIM_MASK\t\t(0x7ff << 6)\n#define ADPCTL_RTIM_SHIFT\t\t6\n#define ADPCTL_PRB_PER_MASK\t\t(0x3 << 4)\n#define ADPCTL_PRB_PER_SHIFT\t\t4\n#define ADPCTL_PRB_DELTA_MASK\t\t(0x3 << 2)\n#define ADPCTL_PRB_DELTA_SHIFT\t\t2\n#define ADPCTL_PRB_DSCHRG_MASK\t\t(0x3 << 0)\n#define ADPCTL_PRB_DSCHRG_SHIFT\t\t0\n\n#define GREFCLK\t\t\t\t    HSOTG_REG(0x0064)\n#define GREFCLK_REFCLKPER_MASK\t\t    (0x1ffff << 15)\n#define GREFCLK_REFCLKPER_SHIFT\t\t    15\n#define GREFCLK_REF_CLK_MODE\t\t    BIT(14)\n#define GREFCLK_SOF_CNT_WKUP_ALERT_MASK\t    (0x3ff)\n#define GREFCLK_SOF_CNT_WKUP_ALERT_SHIFT    0\n\n#define GINTMSK2\t\t\tHSOTG_REG(0x0068)\n#define GINTMSK2_WKUP_ALERT_INT_MSK\tBIT(0)\n\n#define GINTSTS2\t\t\tHSOTG_REG(0x006c)\n#define GINTSTS2_WKUP_ALERT_INT\t\tBIT(0)\n\n#define HPTXFSIZ\t\t\tHSOTG_REG(0x100)\n \n\n#define DPTXFSIZN(_a)\t\t\tHSOTG_REG(0x104 + (((_a) - 1) * 4))\n \n\n \n#define FIFOSIZE_DEPTH_MASK\t\t(0xffff << 16)\n#define FIFOSIZE_DEPTH_SHIFT\t\t16\n#define FIFOSIZE_STARTADDR_MASK\t\t(0xffff << 0)\n#define FIFOSIZE_STARTADDR_SHIFT\t0\n#define FIFOSIZE_DEPTH_GET(_x)\t\t(((_x) >> 16) & 0xffff)\n\n \n\n#define DCFG\t\t\t\tHSOTG_REG(0x800)\n#define DCFG_DESCDMA_EN\t\t\tBIT(23)\n#define DCFG_EPMISCNT_MASK\t\t(0x1f << 18)\n#define DCFG_EPMISCNT_SHIFT\t\t18\n#define DCFG_EPMISCNT_LIMIT\t\t0x1f\n#define DCFG_EPMISCNT(_x)\t\t((_x) << 18)\n#define DCFG_IPG_ISOC_SUPPORDED\t\tBIT(17)\n#define DCFG_PERFRINT_MASK\t\t(0x3 << 11)\n#define DCFG_PERFRINT_SHIFT\t\t11\n#define DCFG_PERFRINT_LIMIT\t\t0x3\n#define DCFG_PERFRINT(_x)\t\t((_x) << 11)\n#define DCFG_DEVADDR_MASK\t\t(0x7f << 4)\n#define DCFG_DEVADDR_SHIFT\t\t4\n#define DCFG_DEVADDR_LIMIT\t\t0x7f\n#define DCFG_DEVADDR(_x)\t\t((_x) << 4)\n#define DCFG_NZ_STS_OUT_HSHK\t\tBIT(2)\n#define DCFG_DEVSPD_MASK\t\t(0x3 << 0)\n#define DCFG_DEVSPD_SHIFT\t\t0\n#define DCFG_DEVSPD_HS\t\t\t0\n#define DCFG_DEVSPD_FS\t\t\t1\n#define DCFG_DEVSPD_LS\t\t\t2\n#define DCFG_DEVSPD_FS48\t\t3\n\n#define DCTL\t\t\t\tHSOTG_REG(0x804)\n#define DCTL_SERVICE_INTERVAL_SUPPORTED BIT(19)\n#define DCTL_PWRONPRGDONE\t\tBIT(11)\n#define DCTL_CGOUTNAK\t\t\tBIT(10)\n#define DCTL_SGOUTNAK\t\t\tBIT(9)\n#define DCTL_CGNPINNAK\t\t\tBIT(8)\n#define DCTL_SGNPINNAK\t\t\tBIT(7)\n#define DCTL_TSTCTL_MASK\t\t(0x7 << 4)\n#define DCTL_TSTCTL_SHIFT\t\t4\n#define DCTL_GOUTNAKSTS\t\t\tBIT(3)\n#define DCTL_GNPINNAKSTS\t\tBIT(2)\n#define DCTL_SFTDISCON\t\t\tBIT(1)\n#define DCTL_RMTWKUPSIG\t\t\tBIT(0)\n\n#define DSTS\t\t\t\tHSOTG_REG(0x808)\n#define DSTS_SOFFN_MASK\t\t\t(0x3fff << 8)\n#define DSTS_SOFFN_SHIFT\t\t8\n#define DSTS_SOFFN_LIMIT\t\t0x3fff\n#define DSTS_SOFFN(_x)\t\t\t((_x) << 8)\n#define DSTS_ERRATICERR\t\t\tBIT(3)\n#define DSTS_ENUMSPD_MASK\t\t(0x3 << 1)\n#define DSTS_ENUMSPD_SHIFT\t\t1\n#define DSTS_ENUMSPD_HS\t\t\t0\n#define DSTS_ENUMSPD_FS\t\t\t1\n#define DSTS_ENUMSPD_LS\t\t\t2\n#define DSTS_ENUMSPD_FS48\t\t3\n#define DSTS_SUSPSTS\t\t\tBIT(0)\n\n#define DIEPMSK\t\t\t\tHSOTG_REG(0x810)\n#define DIEPMSK_NAKMSK\t\t\tBIT(13)\n#define DIEPMSK_BNAININTRMSK\t\tBIT(9)\n#define DIEPMSK_TXFIFOUNDRNMSK\t\tBIT(8)\n#define DIEPMSK_TXFIFOEMPTY\t\tBIT(7)\n#define DIEPMSK_INEPNAKEFFMSK\t\tBIT(6)\n#define DIEPMSK_INTKNEPMISMSK\t\tBIT(5)\n#define DIEPMSK_INTKNTXFEMPMSK\t\tBIT(4)\n#define DIEPMSK_TIMEOUTMSK\t\tBIT(3)\n#define DIEPMSK_AHBERRMSK\t\tBIT(2)\n#define DIEPMSK_EPDISBLDMSK\t\tBIT(1)\n#define DIEPMSK_XFERCOMPLMSK\t\tBIT(0)\n\n#define DOEPMSK\t\t\t\tHSOTG_REG(0x814)\n#define DOEPMSK_BNAMSK\t\t\tBIT(9)\n#define DOEPMSK_BACK2BACKSETUP\t\tBIT(6)\n#define DOEPMSK_STSPHSERCVDMSK\t\tBIT(5)\n#define DOEPMSK_OUTTKNEPDISMSK\t\tBIT(4)\n#define DOEPMSK_SETUPMSK\t\tBIT(3)\n#define DOEPMSK_AHBERRMSK\t\tBIT(2)\n#define DOEPMSK_EPDISBLDMSK\t\tBIT(1)\n#define DOEPMSK_XFERCOMPLMSK\t\tBIT(0)\n\n#define DAINT\t\t\t\tHSOTG_REG(0x818)\n#define DAINTMSK\t\t\tHSOTG_REG(0x81C)\n#define DAINT_OUTEP_SHIFT\t\t16\n#define DAINT_OUTEP(_x)\t\t\t(1 << ((_x) + 16))\n#define DAINT_INEP(_x)\t\t\t(1 << (_x))\n\n#define DTKNQR1\t\t\t\tHSOTG_REG(0x820)\n#define DTKNQR2\t\t\t\tHSOTG_REG(0x824)\n#define DTKNQR3\t\t\t\tHSOTG_REG(0x830)\n#define DTKNQR4\t\t\t\tHSOTG_REG(0x834)\n#define DIEPEMPMSK\t\t\tHSOTG_REG(0x834)\n\n#define DVBUSDIS\t\t\tHSOTG_REG(0x828)\n#define DVBUSPULSE\t\t\tHSOTG_REG(0x82C)\n\n#define DIEPCTL0\t\t\tHSOTG_REG(0x900)\n#define DIEPCTL(_a)\t\t\tHSOTG_REG(0x900 + ((_a) * 0x20))\n\n#define DOEPCTL0\t\t\tHSOTG_REG(0xB00)\n#define DOEPCTL(_a)\t\t\tHSOTG_REG(0xB00 + ((_a) * 0x20))\n\n \n#define D0EPCTL_MPS_MASK\t\t(0x3 << 0)\n#define D0EPCTL_MPS_SHIFT\t\t0\n#define D0EPCTL_MPS_64\t\t\t0\n#define D0EPCTL_MPS_32\t\t\t1\n#define D0EPCTL_MPS_16\t\t\t2\n#define D0EPCTL_MPS_8\t\t\t3\n\n#define DXEPCTL_EPENA\t\t\tBIT(31)\n#define DXEPCTL_EPDIS\t\t\tBIT(30)\n#define DXEPCTL_SETD1PID\t\tBIT(29)\n#define DXEPCTL_SETODDFR\t\tBIT(29)\n#define DXEPCTL_SETD0PID\t\tBIT(28)\n#define DXEPCTL_SETEVENFR\t\tBIT(28)\n#define DXEPCTL_SNAK\t\t\tBIT(27)\n#define DXEPCTL_CNAK\t\t\tBIT(26)\n#define DXEPCTL_TXFNUM_MASK\t\t(0xf << 22)\n#define DXEPCTL_TXFNUM_SHIFT\t\t22\n#define DXEPCTL_TXFNUM_LIMIT\t\t0xf\n#define DXEPCTL_TXFNUM(_x)\t\t((_x) << 22)\n#define DXEPCTL_STALL\t\t\tBIT(21)\n#define DXEPCTL_SNP\t\t\tBIT(20)\n#define DXEPCTL_EPTYPE_MASK\t\t(0x3 << 18)\n#define DXEPCTL_EPTYPE_CONTROL\t\t(0x0 << 18)\n#define DXEPCTL_EPTYPE_ISO\t\t(0x1 << 18)\n#define DXEPCTL_EPTYPE_BULK\t\t(0x2 << 18)\n#define DXEPCTL_EPTYPE_INTERRUPT\t(0x3 << 18)\n\n#define DXEPCTL_NAKSTS\t\t\tBIT(17)\n#define DXEPCTL_DPID\t\t\tBIT(16)\n#define DXEPCTL_EOFRNUM\t\t\tBIT(16)\n#define DXEPCTL_USBACTEP\t\tBIT(15)\n#define DXEPCTL_NEXTEP_MASK\t\t(0xf << 11)\n#define DXEPCTL_NEXTEP_SHIFT\t\t11\n#define DXEPCTL_NEXTEP_LIMIT\t\t0xf\n#define DXEPCTL_NEXTEP(_x)\t\t((_x) << 11)\n#define DXEPCTL_MPS_MASK\t\t(0x7ff << 0)\n#define DXEPCTL_MPS_SHIFT\t\t0\n#define DXEPCTL_MPS_LIMIT\t\t0x7ff\n#define DXEPCTL_MPS(_x)\t\t\t((_x) << 0)\n\n#define DIEPINT(_a)\t\t\tHSOTG_REG(0x908 + ((_a) * 0x20))\n#define DOEPINT(_a)\t\t\tHSOTG_REG(0xB08 + ((_a) * 0x20))\n#define DXEPINT_SETUP_RCVD\t\tBIT(15)\n#define DXEPINT_NYETINTRPT\t\tBIT(14)\n#define DXEPINT_NAKINTRPT\t\tBIT(13)\n#define DXEPINT_BBLEERRINTRPT\t\tBIT(12)\n#define DXEPINT_PKTDRPSTS\t\tBIT(11)\n#define DXEPINT_BNAINTR\t\t\tBIT(9)\n#define DXEPINT_TXFIFOUNDRN\t\tBIT(8)\n#define DXEPINT_OUTPKTERR\t\tBIT(8)\n#define DXEPINT_TXFEMP\t\t\tBIT(7)\n#define DXEPINT_INEPNAKEFF\t\tBIT(6)\n#define DXEPINT_BACK2BACKSETUP\t\tBIT(6)\n#define DXEPINT_INTKNEPMIS\t\tBIT(5)\n#define DXEPINT_STSPHSERCVD\t\tBIT(5)\n#define DXEPINT_INTKNTXFEMP\t\tBIT(4)\n#define DXEPINT_OUTTKNEPDIS\t\tBIT(4)\n#define DXEPINT_TIMEOUT\t\t\tBIT(3)\n#define DXEPINT_SETUP\t\t\tBIT(3)\n#define DXEPINT_AHBERR\t\t\tBIT(2)\n#define DXEPINT_EPDISBLD\t\tBIT(1)\n#define DXEPINT_XFERCOMPL\t\tBIT(0)\n\n#define DIEPTSIZ0\t\t\tHSOTG_REG(0x910)\n#define DIEPTSIZ0_PKTCNT_MASK\t\t(0x3 << 19)\n#define DIEPTSIZ0_PKTCNT_SHIFT\t\t19\n#define DIEPTSIZ0_PKTCNT_LIMIT\t\t0x3\n#define DIEPTSIZ0_PKTCNT(_x)\t\t((_x) << 19)\n#define DIEPTSIZ0_XFERSIZE_MASK\t\t(0x7f << 0)\n#define DIEPTSIZ0_XFERSIZE_SHIFT\t0\n#define DIEPTSIZ0_XFERSIZE_LIMIT\t0x7f\n#define DIEPTSIZ0_XFERSIZE(_x)\t\t((_x) << 0)\n\n#define DOEPTSIZ0\t\t\tHSOTG_REG(0xB10)\n#define DOEPTSIZ0_SUPCNT_MASK\t\t(0x3 << 29)\n#define DOEPTSIZ0_SUPCNT_SHIFT\t\t29\n#define DOEPTSIZ0_SUPCNT_LIMIT\t\t0x3\n#define DOEPTSIZ0_SUPCNT(_x)\t\t((_x) << 29)\n#define DOEPTSIZ0_PKTCNT\t\tBIT(19)\n#define DOEPTSIZ0_XFERSIZE_MASK\t\t(0x7f << 0)\n#define DOEPTSIZ0_XFERSIZE_SHIFT\t0\n\n#define DIEPTSIZ(_a)\t\t\tHSOTG_REG(0x910 + ((_a) * 0x20))\n#define DOEPTSIZ(_a)\t\t\tHSOTG_REG(0xB10 + ((_a) * 0x20))\n#define DXEPTSIZ_MC_MASK\t\t(0x3 << 29)\n#define DXEPTSIZ_MC_SHIFT\t\t29\n#define DXEPTSIZ_MC_LIMIT\t\t0x3\n#define DXEPTSIZ_MC(_x)\t\t\t((_x) << 29)\n#define DXEPTSIZ_PKTCNT_MASK\t\t(0x3ff << 19)\n#define DXEPTSIZ_PKTCNT_SHIFT\t\t19\n#define DXEPTSIZ_PKTCNT_LIMIT\t\t0x3ff\n#define DXEPTSIZ_PKTCNT_GET(_v)\t\t(((_v) >> 19) & 0x3ff)\n#define DXEPTSIZ_PKTCNT(_x)\t\t((_x) << 19)\n#define DXEPTSIZ_XFERSIZE_MASK\t\t(0x7ffff << 0)\n#define DXEPTSIZ_XFERSIZE_SHIFT\t\t0\n#define DXEPTSIZ_XFERSIZE_LIMIT\t\t0x7ffff\n#define DXEPTSIZ_XFERSIZE_GET(_v)\t(((_v) >> 0) & 0x7ffff)\n#define DXEPTSIZ_XFERSIZE(_x)\t\t((_x) << 0)\n\n#define DIEPDMA(_a)\t\t\tHSOTG_REG(0x914 + ((_a) * 0x20))\n#define DOEPDMA(_a)\t\t\tHSOTG_REG(0xB14 + ((_a) * 0x20))\n\n#define DTXFSTS(_a)\t\t\tHSOTG_REG(0x918 + ((_a) * 0x20))\n\n#define PCGCTL\t\t\t\tHSOTG_REG(0x0e00)\n#define PCGCTL_IF_DEV_MODE\t\tBIT(31)\n#define PCGCTL_P2HD_PRT_SPD_MASK\t(0x3 << 29)\n#define PCGCTL_P2HD_PRT_SPD_SHIFT\t29\n#define PCGCTL_P2HD_DEV_ENUM_SPD_MASK\t(0x3 << 27)\n#define PCGCTL_P2HD_DEV_ENUM_SPD_SHIFT\t27\n#define PCGCTL_MAC_DEV_ADDR_MASK\t(0x7f << 20)\n#define PCGCTL_MAC_DEV_ADDR_SHIFT\t20\n#define PCGCTL_MAX_TERMSEL\t\tBIT(19)\n#define PCGCTL_MAX_XCVRSELECT_MASK\t(0x3 << 17)\n#define PCGCTL_MAX_XCVRSELECT_SHIFT\t17\n#define PCGCTL_PORT_POWER\t\tBIT(16)\n#define PCGCTL_PRT_CLK_SEL_MASK\t\t(0x3 << 14)\n#define PCGCTL_PRT_CLK_SEL_SHIFT\t14\n#define PCGCTL_ESS_REG_RESTORED\t\tBIT(13)\n#define PCGCTL_EXTND_HIBER_SWITCH\tBIT(12)\n#define PCGCTL_EXTND_HIBER_PWRCLMP\tBIT(11)\n#define PCGCTL_ENBL_EXTND_HIBER\t\tBIT(10)\n#define PCGCTL_RESTOREMODE\t\tBIT(9)\n#define PCGCTL_RESETAFTSUSP\t\tBIT(8)\n#define PCGCTL_DEEP_SLEEP\t\tBIT(7)\n#define PCGCTL_PHY_IN_SLEEP\t\tBIT(6)\n#define PCGCTL_ENBL_SLEEP_GATING\tBIT(5)\n#define PCGCTL_RSTPDWNMODULE\t\tBIT(3)\n#define PCGCTL_PWRCLMP\t\t\tBIT(2)\n#define PCGCTL_GATEHCLK\t\t\tBIT(1)\n#define PCGCTL_STOPPCLK\t\t\tBIT(0)\n\n#define PCGCCTL1                        HSOTG_REG(0xe04)\n#define PCGCCTL1_TIMER                  (0x3 << 1)\n#define PCGCCTL1_GATEEN                 BIT(0)\n\n#define EPFIFO(_a)\t\t\tHSOTG_REG(0x1000 + ((_a) * 0x1000))\n\n \n\n#define HCFG\t\t\t\tHSOTG_REG(0x0400)\n#define HCFG_MODECHTIMEN\t\tBIT(31)\n#define HCFG_PERSCHEDENA\t\tBIT(26)\n#define HCFG_FRLISTEN_MASK\t\t(0x3 << 24)\n#define HCFG_FRLISTEN_SHIFT\t\t24\n#define HCFG_FRLISTEN_8\t\t\t\t(0 << 24)\n#define FRLISTEN_8_SIZE\t\t\t\t8\n#define HCFG_FRLISTEN_16\t\t\tBIT(24)\n#define FRLISTEN_16_SIZE\t\t\t16\n#define HCFG_FRLISTEN_32\t\t\t(2 << 24)\n#define FRLISTEN_32_SIZE\t\t\t32\n#define HCFG_FRLISTEN_64\t\t\t(3 << 24)\n#define FRLISTEN_64_SIZE\t\t\t64\n#define HCFG_DESCDMA\t\t\tBIT(23)\n#define HCFG_RESVALID_MASK\t\t(0xff << 8)\n#define HCFG_RESVALID_SHIFT\t\t8\n#define HCFG_ENA32KHZ\t\t\tBIT(7)\n#define HCFG_FSLSSUPP\t\t\tBIT(2)\n#define HCFG_FSLSPCLKSEL_MASK\t\t(0x3 << 0)\n#define HCFG_FSLSPCLKSEL_SHIFT\t\t0\n#define HCFG_FSLSPCLKSEL_30_60_MHZ\t0\n#define HCFG_FSLSPCLKSEL_48_MHZ\t\t1\n#define HCFG_FSLSPCLKSEL_6_MHZ\t\t2\n\n#define HFIR\t\t\t\tHSOTG_REG(0x0404)\n#define HFIR_FRINT_MASK\t\t\t(0xffff << 0)\n#define HFIR_FRINT_SHIFT\t\t0\n#define HFIR_RLDCTRL\t\t\tBIT(16)\n\n#define HFNUM\t\t\t\tHSOTG_REG(0x0408)\n#define HFNUM_FRREM_MASK\t\t(0xffff << 16)\n#define HFNUM_FRREM_SHIFT\t\t16\n#define HFNUM_FRNUM_MASK\t\t(0xffff << 0)\n#define HFNUM_FRNUM_SHIFT\t\t0\n#define HFNUM_MAX_FRNUM\t\t\t0x3fff\n\n#define HPTXSTS\t\t\t\tHSOTG_REG(0x0410)\n#define TXSTS_QTOP_ODD\t\t\tBIT(31)\n#define TXSTS_QTOP_CHNEP_MASK\t\t(0xf << 27)\n#define TXSTS_QTOP_CHNEP_SHIFT\t\t27\n#define TXSTS_QTOP_TOKEN_MASK\t\t(0x3 << 25)\n#define TXSTS_QTOP_TOKEN_SHIFT\t\t25\n#define TXSTS_QTOP_TERMINATE\t\tBIT(24)\n#define TXSTS_QSPCAVAIL_MASK\t\t(0xff << 16)\n#define TXSTS_QSPCAVAIL_SHIFT\t\t16\n#define TXSTS_FSPCAVAIL_MASK\t\t(0xffff << 0)\n#define TXSTS_FSPCAVAIL_SHIFT\t\t0\n\n#define HAINT\t\t\t\tHSOTG_REG(0x0414)\n#define HAINTMSK\t\t\tHSOTG_REG(0x0418)\n#define HFLBADDR\t\t\tHSOTG_REG(0x041c)\n\n#define HPRT0\t\t\t\tHSOTG_REG(0x0440)\n#define HPRT0_SPD_MASK\t\t\t(0x3 << 17)\n#define HPRT0_SPD_SHIFT\t\t\t17\n#define HPRT0_SPD_HIGH_SPEED\t\t0\n#define HPRT0_SPD_FULL_SPEED\t\t1\n#define HPRT0_SPD_LOW_SPEED\t\t2\n#define HPRT0_TSTCTL_MASK\t\t(0xf << 13)\n#define HPRT0_TSTCTL_SHIFT\t\t13\n#define HPRT0_PWR\t\t\tBIT(12)\n#define HPRT0_LNSTS_MASK\t\t(0x3 << 10)\n#define HPRT0_LNSTS_SHIFT\t\t10\n#define HPRT0_RST\t\t\tBIT(8)\n#define HPRT0_SUSP\t\t\tBIT(7)\n#define HPRT0_RES\t\t\tBIT(6)\n#define HPRT0_OVRCURRCHG\t\tBIT(5)\n#define HPRT0_OVRCURRACT\t\tBIT(4)\n#define HPRT0_ENACHG\t\t\tBIT(3)\n#define HPRT0_ENA\t\t\tBIT(2)\n#define HPRT0_CONNDET\t\t\tBIT(1)\n#define HPRT0_CONNSTS\t\t\tBIT(0)\n\n#define HCCHAR(_ch)\t\t\tHSOTG_REG(0x0500 + 0x20 * (_ch))\n#define HCCHAR_CHENA\t\t\tBIT(31)\n#define HCCHAR_CHDIS\t\t\tBIT(30)\n#define HCCHAR_ODDFRM\t\t\tBIT(29)\n#define HCCHAR_DEVADDR_MASK\t\t(0x7f << 22)\n#define HCCHAR_DEVADDR_SHIFT\t\t22\n#define HCCHAR_MULTICNT_MASK\t\t(0x3 << 20)\n#define HCCHAR_MULTICNT_SHIFT\t\t20\n#define HCCHAR_EPTYPE_MASK\t\t(0x3 << 18)\n#define HCCHAR_EPTYPE_SHIFT\t\t18\n#define HCCHAR_LSPDDEV\t\t\tBIT(17)\n#define HCCHAR_EPDIR\t\t\tBIT(15)\n#define HCCHAR_EPNUM_MASK\t\t(0xf << 11)\n#define HCCHAR_EPNUM_SHIFT\t\t11\n#define HCCHAR_MPS_MASK\t\t\t(0x7ff << 0)\n#define HCCHAR_MPS_SHIFT\t\t0\n\n#define HCSPLT(_ch)\t\t\tHSOTG_REG(0x0504 + 0x20 * (_ch))\n#define HCSPLT_SPLTENA\t\t\tBIT(31)\n#define HCSPLT_COMPSPLT\t\t\tBIT(16)\n#define HCSPLT_XACTPOS_MASK\t\t(0x3 << 14)\n#define HCSPLT_XACTPOS_SHIFT\t\t14\n#define HCSPLT_XACTPOS_MID\t\t0\n#define HCSPLT_XACTPOS_END\t\t1\n#define HCSPLT_XACTPOS_BEGIN\t\t2\n#define HCSPLT_XACTPOS_ALL\t\t3\n#define HCSPLT_HUBADDR_MASK\t\t(0x7f << 7)\n#define HCSPLT_HUBADDR_SHIFT\t\t7\n#define HCSPLT_PRTADDR_MASK\t\t(0x7f << 0)\n#define HCSPLT_PRTADDR_SHIFT\t\t0\n\n#define HCINT(_ch)\t\t\tHSOTG_REG(0x0508 + 0x20 * (_ch))\n#define HCINTMSK(_ch)\t\t\tHSOTG_REG(0x050c + 0x20 * (_ch))\n#define HCINTMSK_RESERVED14_31\t\t(0x3ffff << 14)\n#define HCINTMSK_FRM_LIST_ROLL\t\tBIT(13)\n#define HCINTMSK_XCS_XACT\t\tBIT(12)\n#define HCINTMSK_BNA\t\t\tBIT(11)\n#define HCINTMSK_DATATGLERR\t\tBIT(10)\n#define HCINTMSK_FRMOVRUN\t\tBIT(9)\n#define HCINTMSK_BBLERR\t\t\tBIT(8)\n#define HCINTMSK_XACTERR\t\tBIT(7)\n#define HCINTMSK_NYET\t\t\tBIT(6)\n#define HCINTMSK_ACK\t\t\tBIT(5)\n#define HCINTMSK_NAK\t\t\tBIT(4)\n#define HCINTMSK_STALL\t\t\tBIT(3)\n#define HCINTMSK_AHBERR\t\t\tBIT(2)\n#define HCINTMSK_CHHLTD\t\t\tBIT(1)\n#define HCINTMSK_XFERCOMPL\t\tBIT(0)\n\n#define HCTSIZ(_ch)\t\t\tHSOTG_REG(0x0510 + 0x20 * (_ch))\n#define TSIZ_DOPNG\t\t\tBIT(31)\n#define TSIZ_SC_MC_PID_MASK\t\t(0x3 << 29)\n#define TSIZ_SC_MC_PID_SHIFT\t\t29\n#define TSIZ_SC_MC_PID_DATA0\t\t0\n#define TSIZ_SC_MC_PID_DATA2\t\t1\n#define TSIZ_SC_MC_PID_DATA1\t\t2\n#define TSIZ_SC_MC_PID_MDATA\t\t3\n#define TSIZ_SC_MC_PID_SETUP\t\t3\n#define TSIZ_PKTCNT_MASK\t\t(0x3ff << 19)\n#define TSIZ_PKTCNT_SHIFT\t\t19\n#define TSIZ_NTD_MASK\t\t\t(0xff << 8)\n#define TSIZ_NTD_SHIFT\t\t\t8\n#define TSIZ_SCHINFO_MASK\t\t(0xff << 0)\n#define TSIZ_SCHINFO_SHIFT\t\t0\n#define TSIZ_XFERSIZE_MASK\t\t(0x7ffff << 0)\n#define TSIZ_XFERSIZE_SHIFT\t\t0\n\n#define HCDMA(_ch)\t\t\tHSOTG_REG(0x0514 + 0x20 * (_ch))\n\n#define HCDMAB(_ch)\t\t\tHSOTG_REG(0x051c + 0x20 * (_ch))\n\n#define HCFIFO(_ch)\t\t\tHSOTG_REG(0x1000 + 0x1000 * (_ch))\n\n \nstruct dwc2_dma_desc {\n\tu32 status;\n\tu32 buf;\n} __packed;\n\n \n\n#define HOST_DMA_A\t\t\tBIT(31)\n#define HOST_DMA_STS_MASK\t\t(0x3 << 28)\n#define HOST_DMA_STS_SHIFT\t\t28\n#define HOST_DMA_STS_PKTERR\t\tBIT(28)\n#define HOST_DMA_EOL\t\t\tBIT(26)\n#define HOST_DMA_IOC\t\t\tBIT(25)\n#define HOST_DMA_SUP\t\t\tBIT(24)\n#define HOST_DMA_ALT_QTD\t\tBIT(23)\n#define HOST_DMA_QTD_OFFSET_MASK\t(0x3f << 17)\n#define HOST_DMA_QTD_OFFSET_SHIFT\t17\n#define HOST_DMA_ISOC_NBYTES_MASK\t(0xfff << 0)\n#define HOST_DMA_ISOC_NBYTES_SHIFT\t0\n#define HOST_DMA_NBYTES_MASK\t\t(0x1ffff << 0)\n#define HOST_DMA_NBYTES_SHIFT\t\t0\n#define HOST_DMA_NBYTES_LIMIT\t\t131071\n\n \n\n#define DEV_DMA_BUFF_STS_MASK\t\t(0x3 << 30)\n#define DEV_DMA_BUFF_STS_SHIFT\t\t30\n#define DEV_DMA_BUFF_STS_HREADY\t\t0\n#define DEV_DMA_BUFF_STS_DMABUSY\t1\n#define DEV_DMA_BUFF_STS_DMADONE\t2\n#define DEV_DMA_BUFF_STS_HBUSY\t\t3\n#define DEV_DMA_STS_MASK\t\t(0x3 << 28)\n#define DEV_DMA_STS_SHIFT\t\t28\n#define DEV_DMA_STS_SUCC\t\t0\n#define DEV_DMA_STS_BUFF_FLUSH\t\t1\n#define DEV_DMA_STS_BUFF_ERR\t\t3\n#define DEV_DMA_L\t\t\tBIT(27)\n#define DEV_DMA_SHORT\t\t\tBIT(26)\n#define DEV_DMA_IOC\t\t\tBIT(25)\n#define DEV_DMA_SR\t\t\tBIT(24)\n#define DEV_DMA_MTRF\t\t\tBIT(23)\n#define DEV_DMA_ISOC_PID_MASK\t\t(0x3 << 23)\n#define DEV_DMA_ISOC_PID_SHIFT\t\t23\n#define DEV_DMA_ISOC_PID_DATA0\t\t0\n#define DEV_DMA_ISOC_PID_DATA2\t\t1\n#define DEV_DMA_ISOC_PID_DATA1\t\t2\n#define DEV_DMA_ISOC_PID_MDATA\t\t3\n#define DEV_DMA_ISOC_FRNUM_MASK\t\t(0x7ff << 12)\n#define DEV_DMA_ISOC_FRNUM_SHIFT\t12\n#define DEV_DMA_ISOC_TX_NBYTES_MASK\t(0xfff << 0)\n#define DEV_DMA_ISOC_TX_NBYTES_LIMIT\t0xfff\n#define DEV_DMA_ISOC_RX_NBYTES_MASK\t(0x7ff << 0)\n#define DEV_DMA_ISOC_RX_NBYTES_LIMIT\t0x7ff\n#define DEV_DMA_ISOC_NBYTES_SHIFT\t0\n#define DEV_DMA_NBYTES_MASK\t\t(0xffff << 0)\n#define DEV_DMA_NBYTES_SHIFT\t\t0\n#define DEV_DMA_NBYTES_LIMIT\t\t0xffff\n\n#define MAX_DMA_DESC_NUM_GENERIC\t64\n#define MAX_DMA_DESC_NUM_HS_ISOC\t256\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}