
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007377                       # Number of seconds simulated
sim_ticks                                  7377259500                       # Number of ticks simulated
final_tick                                 7377259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157505                       # Simulator instruction rate (inst/s)
host_op_rate                                   284504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102758021                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662312                       # Number of bytes of host memory used
host_seconds                                    71.79                       # Real time elapsed on the host
sim_insts                                    11307648                       # Number of instructions simulated
sim_ops                                      20425294                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           34240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           48256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               82496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          34240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              535                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              754                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1289                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4641290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6541182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11182472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4641290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4641290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4641290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6541182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              11182472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       535.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       754.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001100750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2724                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1289                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1289                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   82496                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    82496                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 91                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 42                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                58                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7377174500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1289                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1055                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      188                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       36                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          328                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     244.097561                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    137.717198                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    300.887967                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           181     55.18%     55.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           48     14.63%     69.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           28      8.54%     78.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           18      5.49%     83.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      3.05%     86.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      2.13%     89.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.91%     89.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.91%     90.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      9.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           328                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        34240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        48256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 4641289.899047200568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6541182.399778670631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          535                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          754                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     21207250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     27921250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39639.72                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     37030.84                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      24959750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 49128500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6445000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19363.65                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38113.65                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         11.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.09                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       950                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.70                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     5723176.49                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.70                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1720740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    899415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6326040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              28382010                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2751360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        266467020                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        200038080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1493585460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2092580895                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             283.652879                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7307371750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3420500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       39000000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6202087500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    520922000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       27425500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    584404000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    345345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2877420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6588060                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                744960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         32289360                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         16749600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1741907700                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1812036405                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             245.624599                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7360646500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1544000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    7246442000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     43618500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10672750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     70822250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2074857                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2074857                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             58010                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1708069                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  139247                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6218                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1708069                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1023359                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           684710                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         7039                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3776937                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1609320                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           100                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            42                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6804724                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           167                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14754520                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              94875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11890080                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2074857                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1162606                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14560731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  116292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           591                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   6804608                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   183                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14714443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.436125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.759163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2430890     16.52%     16.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3435323     23.35%     39.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8848230     60.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14714443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.140625                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.805860                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2335806                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 97036                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12220104                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  3351                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  58146                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               21022233                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  58146                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2380860                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4759                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1989                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12177902                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 90787                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20938105                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     36                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  88373                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            24009188                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53640123                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         32454910                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1014884                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23313998                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   695190                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      6750                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3815259                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1619126                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            231912                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              121                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20855595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 133                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20747638                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4992                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          430433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       499868                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            115                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14714443                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.410019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.678889                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1611138     10.95%     10.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5458972     37.10%     48.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7644333     51.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14714443                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    238      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  23891      2.89%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  24322      2.94%      5.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 47942      5.80%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     11.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 639512     77.39%     89.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 90457     10.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             61958      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14784534     71.26%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46895      0.23%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    70      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24011      0.12%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                96085      0.46%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                96112      0.46%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216227      1.04%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3739113     18.02%     91.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1582556      7.63%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72062      0.35%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          27455      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20747638                       # Type of FU issued
system.cpu.iq.rate                           1.406189                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      826363                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039829                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           55734625                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          20681134                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     19994302                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1306449                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             605068                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       605011                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20810622                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  701421                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           364243                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       175181                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14246                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  58146                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1170                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2168                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20855728                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3815259                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1619126                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 60                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2121                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          33232                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        24956                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                58188                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20648453                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3776935                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             99185                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5386056                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2059066                       # Number of branches executed
system.cpu.iew.exec_stores                    1609121                       # Number of stores executed
system.cpu.iew.exec_rate                     1.399466                       # Inst execution rate
system.cpu.iew.wb_sent                       20601930                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20599313                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14435983                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19356221                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.396136                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.745806                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          356821                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             58108                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14656062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.393641                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.752802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2403767     16.40%     16.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4079296     27.83%     44.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8172999     55.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14656062                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             11307648                       # Number of instructions committed
system.cpu.commit.committedOps               20425294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5244958                       # Number of memory references committed
system.cpu.commit.loads                       3640078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2058725                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     604988                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19919729                       # Number of committed integer instructions.
system.cpu.commit.function_calls               138237                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        60114      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14640284     71.68%     71.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46883      0.23%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               63      0.00%     72.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          24011      0.12%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           96084      0.47%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96112      0.47%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         216225      1.06%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3568018     17.47%     91.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1577457      7.72%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        72060      0.35%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        27423      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20425294                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8172999                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27265178                       # The number of ROB reads
system.cpu.rob.rob_writes                    41622611                       # The number of ROB writes
system.cpu.timesIdled                             430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    11307648                       # Number of Instructions Simulated
system.cpu.committedOps                      20425294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.304827                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.304827                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.766385                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.766385                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 31919404                       # number of integer regfile reads
system.cpu.int_regfile_writes                16402236                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1014863                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   529515                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  10523836                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6583965                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9501113                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.490678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5017359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3991.534606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.490678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40142689                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40142689                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3411897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3411897                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1604205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1604205                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5016102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5016102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5016102                       # number of overall hits
system.cpu.dcache.overall_hits::total         5016102                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           703                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          874                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1577                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1577                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1577                       # number of overall misses
system.cpu.dcache.overall_misses::total          1577                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24186500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57823999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57823999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     82010499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82010499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82010499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82010499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3412600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3412600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1605079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5017679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5017679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5017679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5017679                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000545                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000314                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34404.694168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34404.694168                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66160.181922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66160.181922                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52004.121116                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52004.121116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52004.121116                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52004.121116                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          674                       # number of writebacks
system.cpu.dcache.writebacks::total               674                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          318                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          320                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          320                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          872                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          872                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1257                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     56847500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56847500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     71173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     71173500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71173500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000251                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37210.389610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37210.389610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65192.087156                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65192.087156                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56621.718377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56621.718377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56621.718377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56621.718377                       # average overall mshr miss latency
system.cpu.dcache.replacements                    745                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           426.924420                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6804535                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12577.698706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   426.924420                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.833837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.833837                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54437405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54437405                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      6803994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6803994                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      6803994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6803994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6803994                       # number of overall hits
system.cpu.icache.overall_hits::total         6803994                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           614                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          614                       # number of overall misses
system.cpu.icache.overall_misses::total           614                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52289000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52289000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     52289000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52289000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52289000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52289000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6804608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6804608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      6804608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6804608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6804608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6804608                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85161.237785                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85161.237785                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85161.237785                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85161.237785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85161.237785                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85161.237785                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47864000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47864000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88309.963100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88309.963100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88309.963100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88309.963100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88309.963100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88309.963100                       # average overall mshr miss latency
system.cpu.icache.replacements                     73                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2617                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 926                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           674                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               144                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                872                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               872                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            927                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1154                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3259                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4413                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       123584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   158080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1799                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002779                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.052661                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1794     99.72%     99.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1799                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2656500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1352500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3142500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1196.318465                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2470                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1289                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.916214                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   469.850197                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   726.468268                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.114710                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.177360                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.292070                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1289                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1224                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.314697                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                21057                       # Number of tag accesses
system.l2cache.tags.data_accesses               21057                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          674                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          674                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          242                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              242                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          261                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          265                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               4                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             503                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 507                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              4                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            503                       # number of overall hits
system.l2cache.overall_hits::total                507                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          630                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            630                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          536                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          660                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           536                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           754                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1290                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          536                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          754                       # number of overall misses
system.l2cache.overall_misses::total             1290                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     53119500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     53119500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     47001000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11134000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     58135000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     47001000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     64253500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    111254500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     47001000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     64253500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    111254500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          674                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          674                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          872                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          872                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          540                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          385                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          925                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          540                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1257                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1797                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          540                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1257                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1797                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.722477                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.722477                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.992593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.322078                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.713514                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.992593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.599841                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.717863                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.992593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.599841                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.717863                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 84316.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 84316.666667                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87688.432836                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89790.322581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 88083.333333                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87688.432836                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 85216.843501                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 86243.798450                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87688.432836                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 85216.843501                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 86243.798450                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          630                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          630                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          536                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          660                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          536                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          754                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1290                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          536                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          754                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1290                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     51859500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     51859500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     45931000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10886000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     56817000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     45931000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     62745500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    108676500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     45931000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     62745500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    108676500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.722477                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.722477                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.992593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.322078                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.713514                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.992593                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599841                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.717863                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.992593                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599841                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.717863                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 82316.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 82316.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85692.164179                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87790.322581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86086.363636                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85692.164179                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 83216.843501                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84245.348837                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85692.164179                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 83216.843501                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84245.348837                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1289                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 659                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                630                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               630                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            659                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2578                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        82496                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1289                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1289    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1289                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               644500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3222500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1196.318989                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1289                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1289                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   469.850415                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   726.468575                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.014339                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.022170                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.036509                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1289                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1224                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.039337                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                21913                       # Number of tag accesses
system.l3cache.tags.data_accesses               21913                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          630                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            630                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          535                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          659                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           535                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           754                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1289                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          535                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          754                       # number of overall misses
system.l3cache.overall_misses::total             1289                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     46189500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     46189500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     41116000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9770000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     50886000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     41116000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     55959500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     97075500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     41116000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     55959500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     97075500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          630                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          630                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          535                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          659                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          535                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          754                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1289                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          535                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          754                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1289                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 73316.666667                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 73316.666667                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76852.336449                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78790.322581                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77216.995448                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76852.336449                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 74216.843501                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 75310.705974                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76852.336449                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 74216.843501                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 75310.705974                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          630                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          630                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          535                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          659                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          754                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1289                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          754                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1289                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     44929500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     44929500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40046000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9522000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     49568000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     40046000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     54451500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     94497500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     40046000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     54451500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     94497500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 71316.666667                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 71316.666667                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74852.336449                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76790.322581                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75216.995448                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74852.336449                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 72216.843501                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 73310.705974                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74852.336449                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 72216.843501                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 73310.705974                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7377259500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                659                       # Transaction distribution
system.membus.trans_dist::ReadExReq               630                       # Transaction distribution
system.membus.trans_dist::ReadExResp              630                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           659                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        82496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        82496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   82496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1289                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1289    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1289                       # Request fanout histogram
system.membus.reqLayer0.occupancy              644500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3476500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
