;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CS
CS__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
CS__0__MASK EQU 0x04
CS__0__PC EQU CYREG_PRT2_PC2
CS__0__PORT EQU 2
CS__0__SHIFT EQU 2
CS__AG EQU CYREG_PRT2_AG
CS__AMUX EQU CYREG_PRT2_AMUX
CS__BIE EQU CYREG_PRT2_BIE
CS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS__BYP EQU CYREG_PRT2_BYP
CS__CTL EQU CYREG_PRT2_CTL
CS__DM0 EQU CYREG_PRT2_DM0
CS__DM1 EQU CYREG_PRT2_DM1
CS__DM2 EQU CYREG_PRT2_DM2
CS__DR EQU CYREG_PRT2_DR
CS__INP_DIS EQU CYREG_PRT2_INP_DIS
CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS__LCD_EN EQU CYREG_PRT2_LCD_EN
CS__MASK EQU 0x04
CS__PORT EQU 2
CS__PRT EQU CYREG_PRT2_PRT
CS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS__PS EQU CYREG_PRT2_PS
CS__SHIFT EQU 2
CS__SLW EQU CYREG_PRT2_SLW

; RS
RS__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
RS__0__MASK EQU 0x01
RS__0__PC EQU CYREG_PRT2_PC0
RS__0__PORT EQU 2
RS__0__SHIFT EQU 0
RS__AG EQU CYREG_PRT2_AG
RS__AMUX EQU CYREG_PRT2_AMUX
RS__BIE EQU CYREG_PRT2_BIE
RS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RS__BYP EQU CYREG_PRT2_BYP
RS__CTL EQU CYREG_PRT2_CTL
RS__DM0 EQU CYREG_PRT2_DM0
RS__DM1 EQU CYREG_PRT2_DM1
RS__DM2 EQU CYREG_PRT2_DM2
RS__DR EQU CYREG_PRT2_DR
RS__INP_DIS EQU CYREG_PRT2_INP_DIS
RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RS__LCD_EN EQU CYREG_PRT2_LCD_EN
RS__MASK EQU 0x01
RS__PORT EQU 2
RS__PRT EQU CYREG_PRT2_PRT
RS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RS__PS EQU CYREG_PRT2_PS
RS__SHIFT EQU 0
RS__SLW EQU CYREG_PRT2_SLW

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Rx_1__0__MASK EQU 0x04
Rx_1__0__PC EQU CYREG_PRT0_PC2
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 2
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x04
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 2
Rx_1__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Tx_1__0__MASK EQU 0x08
Tx_1__0__PC EQU CYREG_PRT0_PC3
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 3
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x08
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 3
Tx_1__SLW EQU CYREG_PRT0_SLW

; LED_A
LED_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
LED_A__0__MASK EQU 0x08
LED_A__0__PC EQU CYREG_PRT2_PC3
LED_A__0__PORT EQU 2
LED_A__0__SHIFT EQU 3
LED_A__AG EQU CYREG_PRT2_AG
LED_A__AMUX EQU CYREG_PRT2_AMUX
LED_A__BIE EQU CYREG_PRT2_BIE
LED_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_A__BYP EQU CYREG_PRT2_BYP
LED_A__CTL EQU CYREG_PRT2_CTL
LED_A__DM0 EQU CYREG_PRT2_DM0
LED_A__DM1 EQU CYREG_PRT2_DM1
LED_A__DM2 EQU CYREG_PRT2_DM2
LED_A__DR EQU CYREG_PRT2_DR
LED_A__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_A__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_A__MASK EQU 0x08
LED_A__PORT EQU 2
LED_A__PRT EQU CYREG_PRT2_PRT
LED_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_A__PS EQU CYREG_PRT2_PS
LED_A__SHIFT EQU 3
LED_A__SLW EQU CYREG_PRT2_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_1__0__MASK EQU 0x10
Pin_1__0__PC EQU CYREG_PRT2_PC4
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 4
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x10
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 4
Pin_1__SLW EQU CYREG_PRT2_SLW

; reset
reset__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
reset__0__MASK EQU 0x02
reset__0__PC EQU CYREG_PRT2_PC1
reset__0__PORT EQU 2
reset__0__SHIFT EQU 1
reset__AG EQU CYREG_PRT2_AG
reset__AMUX EQU CYREG_PRT2_AMUX
reset__BIE EQU CYREG_PRT2_BIE
reset__BIT_MASK EQU CYREG_PRT2_BIT_MASK
reset__BYP EQU CYREG_PRT2_BYP
reset__CTL EQU CYREG_PRT2_CTL
reset__DM0 EQU CYREG_PRT2_DM0
reset__DM1 EQU CYREG_PRT2_DM1
reset__DM2 EQU CYREG_PRT2_DM2
reset__DR EQU CYREG_PRT2_DR
reset__INP_DIS EQU CYREG_PRT2_INP_DIS
reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
reset__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
reset__LCD_EN EQU CYREG_PRT2_LCD_EN
reset__MASK EQU 0x02
reset__PORT EQU 2
reset__PRT EQU CYREG_PRT2_PRT
reset__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
reset__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
reset__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
reset__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
reset__PS EQU CYREG_PRT2_PS
reset__SHIFT EQU 1
reset__SLW EQU CYREG_PRT2_SLW

; Pin2_4
Pin2_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin2_4__0__MASK EQU 0x01
Pin2_4__0__PC EQU CYREG_PRT0_PC0
Pin2_4__0__PORT EQU 0
Pin2_4__0__SHIFT EQU 0
Pin2_4__AG EQU CYREG_PRT0_AG
Pin2_4__AMUX EQU CYREG_PRT0_AMUX
Pin2_4__BIE EQU CYREG_PRT0_BIE
Pin2_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin2_4__BYP EQU CYREG_PRT0_BYP
Pin2_4__CTL EQU CYREG_PRT0_CTL
Pin2_4__DM0 EQU CYREG_PRT0_DM0
Pin2_4__DM1 EQU CYREG_PRT0_DM1
Pin2_4__DM2 EQU CYREG_PRT0_DM2
Pin2_4__DR EQU CYREG_PRT0_DR
Pin2_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin2_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin2_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin2_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin2_4__MASK EQU 0x01
Pin2_4__PORT EQU 0
Pin2_4__PRT EQU CYREG_PRT0_PRT
Pin2_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin2_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin2_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin2_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin2_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin2_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin2_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin2_4__PS EQU CYREG_PRT0_PS
Pin2_4__SHIFT EQU 0
Pin2_4__SLW EQU CYREG_PRT0_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Opamp_1
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; Opamp_2
Opamp_2_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_2_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_2_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_2_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_2_ABuf__PM_ACT_MSK EQU 0x02
Opamp_2_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_2_ABuf__PM_STBY_MSK EQU 0x02
Opamp_2_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_2_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_2_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_2_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; Pin12_6
Pin12_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Pin12_6__0__MASK EQU 0x40
Pin12_6__0__PC EQU CYREG_PRT12_PC6
Pin12_6__0__PORT EQU 12
Pin12_6__0__SHIFT EQU 6
Pin12_6__AG EQU CYREG_PRT12_AG
Pin12_6__BIE EQU CYREG_PRT12_BIE
Pin12_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin12_6__BYP EQU CYREG_PRT12_BYP
Pin12_6__DM0 EQU CYREG_PRT12_DM0
Pin12_6__DM1 EQU CYREG_PRT12_DM1
Pin12_6__DM2 EQU CYREG_PRT12_DM2
Pin12_6__DR EQU CYREG_PRT12_DR
Pin12_6__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin12_6__INTSTAT EQU CYREG_PICU12_INTSTAT
Pin12_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin12_6__MASK EQU 0x40
Pin12_6__PORT EQU 12
Pin12_6__PRT EQU CYREG_PRT12_PRT
Pin12_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin12_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin12_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin12_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin12_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin12_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin12_6__PS EQU CYREG_PRT12_PS
Pin12_6__SHIFT EQU 6
Pin12_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin12_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin12_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin12_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin12_6__SLW EQU CYREG_PRT12_SLW
Pin12_6__SNAP EQU CYREG_PICU12_SNAP

; Pin_3_2
Pin_3_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_3_2__0__MASK EQU 0x04
Pin_3_2__0__PC EQU CYREG_PRT3_PC2
Pin_3_2__0__PORT EQU 3
Pin_3_2__0__SHIFT EQU 2
Pin_3_2__AG EQU CYREG_PRT3_AG
Pin_3_2__AMUX EQU CYREG_PRT3_AMUX
Pin_3_2__BIE EQU CYREG_PRT3_BIE
Pin_3_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_2__BYP EQU CYREG_PRT3_BYP
Pin_3_2__CTL EQU CYREG_PRT3_CTL
Pin_3_2__DM0 EQU CYREG_PRT3_DM0
Pin_3_2__DM1 EQU CYREG_PRT3_DM1
Pin_3_2__DM2 EQU CYREG_PRT3_DM2
Pin_3_2__DR EQU CYREG_PRT3_DR
Pin_3_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_2__MASK EQU 0x04
Pin_3_2__PORT EQU 3
Pin_3_2__PRT EQU CYREG_PRT3_PRT
Pin_3_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_2__PS EQU CYREG_PRT3_PS
Pin_3_2__SHIFT EQU 2
Pin_3_2__SLW EQU CYREG_PRT3_SLW

; Pin_3_3
Pin_3_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_3_3__0__MASK EQU 0x08
Pin_3_3__0__PC EQU CYREG_PRT3_PC3
Pin_3_3__0__PORT EQU 3
Pin_3_3__0__SHIFT EQU 3
Pin_3_3__AG EQU CYREG_PRT3_AG
Pin_3_3__AMUX EQU CYREG_PRT3_AMUX
Pin_3_3__BIE EQU CYREG_PRT3_BIE
Pin_3_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_3__BYP EQU CYREG_PRT3_BYP
Pin_3_3__CTL EQU CYREG_PRT3_CTL
Pin_3_3__DM0 EQU CYREG_PRT3_DM0
Pin_3_3__DM1 EQU CYREG_PRT3_DM1
Pin_3_3__DM2 EQU CYREG_PRT3_DM2
Pin_3_3__DR EQU CYREG_PRT3_DR
Pin_3_3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_3__MASK EQU 0x08
Pin_3_3__PORT EQU 3
Pin_3_3__PRT EQU CYREG_PRT3_PRT
Pin_3_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_3__PS EQU CYREG_PRT3_PS
Pin_3_3__SHIFT EQU 3
Pin_3_3__SLW EQU CYREG_PRT3_SLW

; Pin_3_4
Pin_3_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_3_4__0__MASK EQU 0x10
Pin_3_4__0__PC EQU CYREG_PRT3_PC4
Pin_3_4__0__PORT EQU 3
Pin_3_4__0__SHIFT EQU 4
Pin_3_4__AG EQU CYREG_PRT3_AG
Pin_3_4__AMUX EQU CYREG_PRT3_AMUX
Pin_3_4__BIE EQU CYREG_PRT3_BIE
Pin_3_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_4__BYP EQU CYREG_PRT3_BYP
Pin_3_4__CTL EQU CYREG_PRT3_CTL
Pin_3_4__DM0 EQU CYREG_PRT3_DM0
Pin_3_4__DM1 EQU CYREG_PRT3_DM1
Pin_3_4__DM2 EQU CYREG_PRT3_DM2
Pin_3_4__DR EQU CYREG_PRT3_DR
Pin_3_4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_4__MASK EQU 0x10
Pin_3_4__PORT EQU 3
Pin_3_4__PRT EQU CYREG_PRT3_PRT
Pin_3_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_4__PS EQU CYREG_PRT3_PS
Pin_3_4__SHIFT EQU 4
Pin_3_4__SLW EQU CYREG_PRT3_SLW

; Pin_3_5
Pin_3_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_3_5__0__MASK EQU 0x20
Pin_3_5__0__PC EQU CYREG_PRT3_PC5
Pin_3_5__0__PORT EQU 3
Pin_3_5__0__SHIFT EQU 5
Pin_3_5__AG EQU CYREG_PRT3_AG
Pin_3_5__AMUX EQU CYREG_PRT3_AMUX
Pin_3_5__BIE EQU CYREG_PRT3_BIE
Pin_3_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_3_5__BYP EQU CYREG_PRT3_BYP
Pin_3_5__CTL EQU CYREG_PRT3_CTL
Pin_3_5__DM0 EQU CYREG_PRT3_DM0
Pin_3_5__DM1 EQU CYREG_PRT3_DM1
Pin_3_5__DM2 EQU CYREG_PRT3_DM2
Pin_3_5__DR EQU CYREG_PRT3_DR
Pin_3_5__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_3_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_3_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_3_5__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_3_5__MASK EQU 0x20
Pin_3_5__PORT EQU 3
Pin_3_5__PRT EQU CYREG_PRT3_PRT
Pin_3_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_3_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_3_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_3_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_3_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_3_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_3_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_3_5__PS EQU CYREG_PRT3_PS
Pin_3_5__SHIFT EQU 5
Pin_3_5__SLW EQU CYREG_PRT3_SLW

; Vout_3_6
Vout_3_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Vout_3_6__0__MASK EQU 0x40
Vout_3_6__0__PC EQU CYREG_PRT3_PC6
Vout_3_6__0__PORT EQU 3
Vout_3_6__0__SHIFT EQU 6
Vout_3_6__AG EQU CYREG_PRT3_AG
Vout_3_6__AMUX EQU CYREG_PRT3_AMUX
Vout_3_6__BIE EQU CYREG_PRT3_BIE
Vout_3_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vout_3_6__BYP EQU CYREG_PRT3_BYP
Vout_3_6__CTL EQU CYREG_PRT3_CTL
Vout_3_6__DM0 EQU CYREG_PRT3_DM0
Vout_3_6__DM1 EQU CYREG_PRT3_DM1
Vout_3_6__DM2 EQU CYREG_PRT3_DM2
Vout_3_6__DR EQU CYREG_PRT3_DR
Vout_3_6__INP_DIS EQU CYREG_PRT3_INP_DIS
Vout_3_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vout_3_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vout_3_6__LCD_EN EQU CYREG_PRT3_LCD_EN
Vout_3_6__MASK EQU 0x40
Vout_3_6__PORT EQU 3
Vout_3_6__PRT EQU CYREG_PRT3_PRT
Vout_3_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vout_3_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vout_3_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vout_3_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vout_3_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vout_3_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vout_3_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vout_3_6__PS EQU CYREG_PRT3_PS
Vout_3_6__SHIFT EQU 6
Vout_3_6__SLW EQU CYREG_PRT3_SLW

; Vout_3_7
Vout_3_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Vout_3_7__0__MASK EQU 0x80
Vout_3_7__0__PC EQU CYREG_PRT3_PC7
Vout_3_7__0__PORT EQU 3
Vout_3_7__0__SHIFT EQU 7
Vout_3_7__AG EQU CYREG_PRT3_AG
Vout_3_7__AMUX EQU CYREG_PRT3_AMUX
Vout_3_7__BIE EQU CYREG_PRT3_BIE
Vout_3_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vout_3_7__BYP EQU CYREG_PRT3_BYP
Vout_3_7__CTL EQU CYREG_PRT3_CTL
Vout_3_7__DM0 EQU CYREG_PRT3_DM0
Vout_3_7__DM1 EQU CYREG_PRT3_DM1
Vout_3_7__DM2 EQU CYREG_PRT3_DM2
Vout_3_7__DR EQU CYREG_PRT3_DR
Vout_3_7__INP_DIS EQU CYREG_PRT3_INP_DIS
Vout_3_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vout_3_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vout_3_7__LCD_EN EQU CYREG_PRT3_LCD_EN
Vout_3_7__MASK EQU 0x80
Vout_3_7__PORT EQU 3
Vout_3_7__PRT EQU CYREG_PRT3_PRT
Vout_3_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vout_3_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vout_3_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vout_3_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vout_3_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vout_3_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vout_3_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vout_3_7__PS EQU CYREG_PRT3_PS
Vout_3_7__SHIFT EQU 7
Vout_3_7__SLW EQU CYREG_PRT3_SLW

; switch_isr
switch_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
switch_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
switch_isr__INTC_MASK EQU 0x800
switch_isr__INTC_NUMBER EQU 11
switch_isr__INTC_PRIOR_NUM EQU 7
switch_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
switch_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
switch_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; update_isr
update_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
update_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
update_isr__INTC_MASK EQU 0x01
update_isr__INTC_NUMBER EQU 0
update_isr__INTC_PRIOR_NUM EQU 0
update_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
update_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
update_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig_1
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E126069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
