[2025-09-17 03:17:02] START suite=qualcomm_srv trace=srv748_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv748_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2808919 heartbeat IPC: 3.56 cumulative IPC: 3.56 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5382062 heartbeat IPC: 3.886 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5382062 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5382062 cumulative IPC: 3.716 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15135441 heartbeat IPC: 1.025 cumulative IPC: 1.025 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 24932967 heartbeat IPC: 1.021 cumulative IPC: 1.023 (Simulation time: 00 hr 03 min 47 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 34530589 heartbeat IPC: 1.042 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 44086736 heartbeat IPC: 1.046 cumulative IPC: 1.033 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 53676809 heartbeat IPC: 1.043 cumulative IPC: 1.035 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 63102330 heartbeat IPC: 1.061 cumulative IPC: 1.039 (Simulation time: 00 hr 08 min 36 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv748_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 72591569 heartbeat IPC: 1.054 cumulative IPC: 1.042 (Simulation time: 00 hr 09 min 47 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 82068658 heartbeat IPC: 1.055 cumulative IPC: 1.043 (Simulation time: 00 hr 10 min 59 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 91548946 heartbeat IPC: 1.055 cumulative IPC: 1.044 (Simulation time: 00 hr 12 min 13 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 95779744 cumulative IPC: 1.044 (Simulation time: 00 hr 13 min 25 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 95779744 cumulative IPC: 1.044 (Simulation time: 00 hr 13 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv748_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.044 instructions: 100000000 cycles: 95779744
CPU 0 Branch Prediction Accuracy: 92.36% MPKI: 13.74 Average ROB Occupancy at Mispredict: 29.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05205
BRANCH_INDIRECT: 0.3421
BRANCH_CONDITIONAL: 12.13
BRANCH_DIRECT_CALL: 0.3674
BRANCH_INDIRECT_CALL: 0.496
BRANCH_RETURN: 0.3579


====Backend Stall Breakdown====
ROB_STALL: 299302
LQ_STALL: 0
SQ_STALL: 905047


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.32181
REPLAY_LOAD: 77.23874
NON_REPLAY_LOAD: 19.639988

== Total ==
ADDR_TRANS: 57649
REPLAY_LOAD: 34294
NON_REPLAY_LOAD: 207359

== Counts ==
ADDR_TRANS: 376
REPLAY_LOAD: 444
NON_REPLAY_LOAD: 10558

cpu0->cpu0_STLB TOTAL        ACCESS:    2108435 HIT:    2080966 MISS:      27469 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2108435 HIT:    2080966 MISS:      27469 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 168.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9539330 HIT:    8145061 MISS:    1394269 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7723610 HIT:    6560691 MISS:    1162919 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     602241 HIT:     460797 MISS:     141444 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1149901 HIT:    1110209 MISS:      39692 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      63578 HIT:      13364 MISS:      50214 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.48 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15031694 HIT:    7541360 MISS:    7490334 MSHR_MERGE:    1808097
cpu0->cpu0_L1I LOAD         ACCESS:   15031694 HIT:    7541360 MISS:    7490334 MSHR_MERGE:    1808097
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29896288 HIT:   25424698 MISS:    4471590 MSHR_MERGE:    1764369
cpu0->cpu0_L1D LOAD         ACCESS:   16576840 HIT:   13991217 MISS:    2585623 MSHR_MERGE:     544224
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13251027 HIT:   11428788 MISS:    1822239 MSHR_MERGE:    1219995
cpu0->cpu0_L1D TRANSLATION  ACCESS:      68421 HIT:       4693 MISS:      63728 MSHR_MERGE:        150
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12366012 HIT:   10262702 MISS:    2103310 MSHR_MERGE:    1057754
cpu0->cpu0_ITLB LOAD         ACCESS:   12366012 HIT:   10262702 MISS:    2103310 MSHR_MERGE:    1057754
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.293 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28440877 HIT:   27006866 MISS:    1434011 MSHR_MERGE:     371132
cpu0->cpu0_DTLB LOAD         ACCESS:   28440877 HIT:   27006866 MISS:    1434011 MSHR_MERGE:     371132
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.015 cycles
cpu0->LLC TOTAL        ACCESS:    1626635 HIT:    1530273 MISS:      96362 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1162793 HIT:    1096306 MISS:      66487 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     141444 HIT:     130665 MISS:      10779 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     272184 HIT:     271508 MISS:        676 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50214 HIT:      31794 MISS:      18420 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2158
  ROW_BUFFER_MISS:      93527
  AVG DBUS CONGESTED CYCLE: 4.457
Channel 0 WQ ROW_BUFFER_HIT:       1172
  ROW_BUFFER_MISS:       8555
  FULL:          0
Channel 0 REFRESHES ISSUED:       7982

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       519746       534032       122788        10338
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1676         3491         2031
  STLB miss resolved @ L2C                0          694         4265         6427         4638
  STLB miss resolved @ LLC                0           80         5593        16157        12021
  STLB miss resolved @ MEM                0            2         2474         9539        14218

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             196255        59873      1340028       200815          832
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          623          628           71
  STLB miss resolved @ L2C                0          158         2183         1285           44
  STLB miss resolved @ LLC                0           45         2022         2334          177
  STLB miss resolved @ MEM                0            0          450          620          285
[2025-09-17 03:30:28] END   suite=qualcomm_srv trace=srv748_ap (rc=0)
