

Implement the design of 4bit unsigned number pipeline multiplier with verilog. The datapath is shown in the picture. 
Module name:  
    multi_pipe               
Input ports：
    input 						clk 		,   
	input 						rst_n		,
	input	[size-1:0]			mul_a		,
	input	[size-1:0]			mul_b		
Output ports：
    output	reg	[size*2-1:0]	mul_out	