// Generated by CIRCT unknown git version
module Arbiter_2(	// file.cleaned.mlir:2:3
  input         io_in_3_valid,	// file.cleaned.mlir:2:27
  input  [3:0]  io_in_3_bits_way_en,	// file.cleaned.mlir:2:51
  input  [11:0] io_in_3_bits_addr,	// file.cleaned.mlir:2:81
  input         io_in_2_valid,	// file.cleaned.mlir:2:110
  input  [3:0]  io_in_2_bits_way_en,	// file.cleaned.mlir:2:134
  input  [11:0] io_in_2_bits_addr,	// file.cleaned.mlir:2:164
  input         io_in_1_valid,	// file.cleaned.mlir:2:193
  input  [3:0]  io_in_1_bits_way_en,	// file.cleaned.mlir:2:217
  input  [11:0] io_in_1_bits_addr,	// file.cleaned.mlir:2:247
  input         io_in_0_valid,	// file.cleaned.mlir:2:276
  input  [3:0]  io_in_0_bits_way_en,	// file.cleaned.mlir:2:300
  input  [11:0] io_in_0_bits_addr,	// file.cleaned.mlir:2:330
  input         io_out_ready,	// file.cleaned.mlir:2:359
  output        io_in_3_ready,	// file.cleaned.mlir:2:383
                io_in_2_ready,	// file.cleaned.mlir:2:407
                io_in_1_ready,	// file.cleaned.mlir:2:431
                io_in_0_ready,	// file.cleaned.mlir:2:455
                io_out_valid,	// file.cleaned.mlir:2:479
  output [3:0]  io_out_bits_way_en,	// file.cleaned.mlir:2:502
  output [11:0] io_out_bits_addr,	// file.cleaned.mlir:2:531
  output [1:0]  io_chosen	// file.cleaned.mlir:2:559
);

  wire        T28;	// file.cleaned.mlir:46:11
  wire        T27;	// file.cleaned.mlir:45:11
  wire        T29;	// file.cleaned.mlir:43:11
  wire        T24;	// file.cleaned.mlir:42:11
  wire        N10;	// file.cleaned.mlir:37:11
  wire        N9;	// file.cleaned.mlir:36:11
  wire        _GEN;	// file.cleaned.mlir:34:11
  wire        _GEN_0;	// file.cleaned.mlir:32:11
  wire [3:0]  _GEN_1;	// file.cleaned.mlir:28:11
  wire [3:0]  _GEN_2;	// file.cleaned.mlir:26:11
  wire [11:0] _GEN_3;	// file.cleaned.mlir:22:11
  wire        N6;	// file.cleaned.mlir:20:11
  wire [11:0] _GEN_4;	// file.cleaned.mlir:19:11
  wire        N4;	// file.cleaned.mlir:17:10
  wire        _GEN_5;	// file.cleaned.mlir:14:10
  wire        _GEN_6;	// file.cleaned.mlir:13:10
  wire [1:0]  _GEN_7 = {N9, 1'h0} | {1'h0, _GEN_6};	// file.cleaned.mlir:7:14, :8:10, :9:10, :10:10, :13:10, :36:11
  wire [1:0]  _GEN_8 = io_in_0_valid ? 2'h0 : _GEN_7;	// file.cleaned.mlir:5:14, :10:10, :11:10
  assign _GEN_6 = io_in_1_valid | _GEN_5 & N10;	// file.cleaned.mlir:12:10, :13:10, :14:10, :37:11
  assign _GEN_5 = _GEN_7[1];	// file.cleaned.mlir:10:10, :14:10
  assign N4 = _GEN_8[1];	// file.cleaned.mlir:11:10, :17:10
  assign _GEN_4 = N6 ? io_in_1_bits_addr : ~N6 ? io_in_0_bits_addr : 12'h0;	// file.cleaned.mlir:4:15, :18:11, :19:11, :20:11, :39:11
  assign N6 = _GEN_8[0];	// file.cleaned.mlir:11:10, :20:11
  assign _GEN_3 = N6 ? io_in_3_bits_addr : ~N6 ? io_in_2_bits_addr : 12'h0;	// file.cleaned.mlir:4:15, :20:11, :21:11, :22:11, :39:11
  assign _GEN_2 = N6 ? io_in_1_bits_way_en : ~N6 ? io_in_0_bits_way_en : 4'h0;	// file.cleaned.mlir:3:14, :20:11, :25:11, :26:11, :39:11
  assign _GEN_1 = N6 ? io_in_3_bits_way_en : ~N6 ? io_in_2_bits_way_en : 4'h0;	// file.cleaned.mlir:3:14, :20:11, :27:11, :28:11, :39:11
  assign _GEN_0 = N6 ? io_in_1_valid : ~N6 & io_in_0_valid;	// file.cleaned.mlir:20:11, :31:11, :32:11, :39:11
  assign _GEN = N6 ? io_in_3_valid : ~N6 & io_in_2_valid;	// file.cleaned.mlir:20:11, :33:11, :34:11, :39:11
  assign N9 = ~io_in_1_valid;	// file.cleaned.mlir:36:11
  assign N10 = ~io_in_2_valid;	// file.cleaned.mlir:37:11
  assign T24 = ~T29;	// file.cleaned.mlir:42:11, :43:11
  assign T29 = io_in_0_valid | io_in_1_valid;	// file.cleaned.mlir:43:11
  assign T27 = ~T28;	// file.cleaned.mlir:45:11, :46:11
  assign T28 = T29 | io_in_2_valid;	// file.cleaned.mlir:43:11, :46:11
  assign io_in_3_ready = T27 & io_out_ready;	// file.cleaned.mlir:44:11, :45:11, :47:5
  assign io_in_2_ready = T24 & io_out_ready;	// file.cleaned.mlir:41:11, :42:11, :47:5
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// file.cleaned.mlir:35:11, :40:11, :47:5
  assign io_in_0_ready = io_out_ready;	// file.cleaned.mlir:47:5
  assign io_out_valid = N4 ? _GEN : ~N4 & _GEN_0;	// file.cleaned.mlir:17:10, :29:11, :30:11, :32:11, :34:11, :38:11, :47:5
  assign io_out_bits_way_en = N4 ? _GEN_1 : ~N4 ? _GEN_2 : 4'h0;	// file.cleaned.mlir:3:14, :17:10, :23:11, :24:11, :26:11, :28:11, :38:11, :47:5
  assign io_out_bits_addr = N4 ? _GEN_3 : ~N4 ? _GEN_4 : 12'h0;	// file.cleaned.mlir:4:15, :15:10, :16:10, :17:10, :19:11, :22:11, :38:11, :47:5
  assign io_chosen = _GEN_8;	// file.cleaned.mlir:11:10, :47:5
endmodule

