Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Mar 19 19:34:01 2023
| Host         : EEE-R448-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (78)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (280)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: CLK_DIV/clk_12_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: SCANNER/clk_1kHz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SCANNER/count_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SCANNER/multiplex_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (78)
-------------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.601        0.000                      0                  125        0.099        0.000                      0                  125        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.601        0.000                      0                   93        0.099        0.000                      0                   93        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.989        0.000                      0                   32        1.135        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.451ns (41.500%)  route 3.455ns (58.500%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.184    11.044    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y31         FDRE                                         r  CLK_DIV/counter_12s_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    CLK_DIV/clk
    SLICE_X58Y31         FDRE                                         r  CLK_DIV/counter_12s_reg[28]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.645    CLK_DIV/counter_12s_reg[28]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.451ns (41.500%)  route 3.455ns (58.500%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.184    11.044    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y31         FDRE                                         r  CLK_DIV/counter_12s_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    CLK_DIV/clk
    SLICE_X58Y31         FDRE                                         r  CLK_DIV/counter_12s_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y31         FDRE (Setup_fdre_C_R)       -0.429    14.645    CLK_DIV/counter_12s_reg[29]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.451ns (42.496%)  route 3.317ns (57.504%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.046    10.906    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[24]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[24]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.451ns (42.496%)  route 3.317ns (57.504%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.046    10.906    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[25]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.451ns (42.496%)  route 3.317ns (57.504%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.046    10.906    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[26]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[26]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.451ns (42.496%)  route 3.317ns (57.504%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.046    10.906    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y30         FDRE                                         r  CLK_DIV/counter_12s_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y30         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[27]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.451ns (42.530%)  route 3.312ns (57.470%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.041    10.901    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[20]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[20]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.451ns (42.530%)  route 3.312ns (57.470%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.041    10.901    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[21]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.451ns (42.530%)  route 3.312ns (57.470%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.041    10.901    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[22]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[22]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 CLK_DIV/counter_12s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/counter_12s_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 2.451ns (42.530%)  route 3.312ns (57.470%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.617     5.138    CLK_DIV/clk
    SLICE_X58Y24         FDRE                                         r  CLK_DIV/counter_12s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  CLK_DIV/counter_12s_reg[2]/Q
                         net (fo=2, routed)           0.464     6.058    CLK_DIV/counter_12s_reg[2]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.715 r  CLK_DIV/counter_12s_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.009     6.724    CLK_DIV/counter_12s_reg[0]_i_9_n_1
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.841 r  CLK_DIV/counter_12s_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.841    CLK_DIV/counter_12s_reg[0]_i_10_n_1
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.958 r  CLK_DIV/counter_12s_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.958    CLK_DIV/counter_12s_reg[0]_i_15_n_1
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.075 r  CLK_DIV/counter_12s_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.075    CLK_DIV/counter_12s_reg[0]_i_16_n_1
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.192 r  CLK_DIV/counter_12s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.192    CLK_DIV/counter_12s_reg[0]_i_12_n_1
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.309 r  CLK_DIV/counter_12s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.309    CLK_DIV/counter_12s_reg[0]_i_11_n_1
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.632 f  CLK_DIV/counter_12s_reg[0]_i_13/O[1]
                         net (fo=1, routed)           0.800     8.432    CLK_DIV/counter_12s_reg[0]_i_13_n_7
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.306     8.738 r  CLK_DIV/counter_12s[0]_i_5/O
                         net (fo=2, routed)           0.998     9.736    CLK_DIV/counter_12s[0]_i_5_n_1
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.860 r  CLK_DIV/counter_12s[0]_i_1/O
                         net (fo=30, routed)          1.041    10.901    CLK_DIV/counter_12s[0]_i_1_n_1
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    CLK_DIV/clk
    SLICE_X58Y29         FDRE                                         r  CLK_DIV/counter_12s_reg[23]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y29         FDRE (Setup_fdre_C_R)       -0.429    14.644    CLK_DIV/counter_12s_reg[23]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  3.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    SCANNER/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  SCANNER/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    SCANNER/count_reg[28]_i_1_n_8
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    SCANNER/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    SCANNER/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  SCANNER/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    SCANNER/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    SCANNER/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    SCANNER/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  SCANNER/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    SCANNER/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    SCANNER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[26]/Q
                         net (fo=2, routed)           0.127     1.737    SCANNER/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SCANNER/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    SCANNER/count_reg[24]_i_1_n_1
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  SCANNER/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    SCANNER/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.134     1.847    SCANNER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    SCANNER/clk
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  SCANNER/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    SCANNER/count_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SCANNER/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    SCANNER/count_reg[8]_i_1_n_6
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.134     1.579    SCANNER/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.125     1.736    SCANNER/count_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCANNER/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SCANNER/count_reg[16]_i_1_n_6
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.832     1.959    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.134     1.580    SCANNER/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y48         FDCE                                         r  SCANNER/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[22]/Q
                         net (fo=2, routed)           0.125     1.736    SCANNER/count_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCANNER/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SCANNER/count_reg[20]_i_1_n_6
    SLICE_X34Y48         FDCE                                         r  SCANNER/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.832     1.959    SCANNER/clk
    SLICE_X34Y48         FDCE                                         r  SCANNER/count_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.134     1.580    SCANNER/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    SCANNER/clk
    SLICE_X34Y44         FDCE                                         r  SCANNER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  SCANNER/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.735    SCANNER/count_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SCANNER/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    SCANNER/count_reg[4]_i_1_n_6
    SLICE_X34Y44         FDCE                                         r  SCANNER/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y44         FDCE                                         r  SCANNER/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.134     1.579    SCANNER/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  SCANNER/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.736    SCANNER/count_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCANNER/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SCANNER/count_reg[12]_i_1_n_6
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.134     1.579    SCANNER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    SCANNER/clk
    SLICE_X34Y43         FDCE                                         r  SCANNER/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  SCANNER/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.736    SCANNER/count_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCANNER/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SCANNER/count_reg[0]_i_1_n_6
    SLICE_X34Y43         FDCE                                         r  SCANNER/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y43         FDCE                                         r  SCANNER/count_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.134     1.579    SCANNER/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   CLK_DIV/clk_12_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   CLK_DIV/counter_12s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   CLK_DIV/counter_12s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   CLK_DIV/counter_12s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   CLK_DIV/counter_12s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   CLK_DIV/counter_12s_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   CLK_DIV/counter_12s_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   CLK_DIV/counter_12s_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   CLK_DIV/counter_12s_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/counter_12s_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/counter_12s_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/counter_12s_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   CLK_DIV/counter_12s_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   CLK_DIV/counter_12s_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   CLK_DIV/counter_12s_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   CLK_DIV/counter_12s_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   CLK_DIV/counter_12s_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   CLK_DIV/counter_12s_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   CLK_DIV/counter_12s_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   CLK_DIV/clk_12_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   CLK_DIV/clk_12_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/counter_12s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   CLK_DIV/counter_12s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   CLK_DIV/counter_12s_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   CLK_DIV/counter_12s_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   CLK_DIV/counter_12s_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   CLK_DIV/counter_12s_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   CLK_DIV/counter_12s_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   CLK_DIV/counter_12s_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.862ns (15.599%)  route 4.664ns (84.401%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.747    10.612    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.435    14.776    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.601    SCANNER/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.862ns (15.599%)  route 4.664ns (84.401%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.747    10.612    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.435    14.776    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.601    SCANNER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.862ns (15.599%)  route 4.664ns (84.401%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.747    10.612    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.435    14.776    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.601    SCANNER/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 0.862ns (15.599%)  route 4.664ns (84.401%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.747    10.612    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.435    14.776    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.601    SCANNER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.862ns (15.567%)  route 4.675ns (84.433%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.759    10.624    SCANNER/n_0_107_BUFG
    SLICE_X34Y43         FDCE                                         f  SCANNER/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    SCANNER/clk
    SLICE_X34Y43         FDCE                                         r  SCANNER/count_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    SCANNER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.862ns (15.567%)  route 4.675ns (84.433%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.759    10.624    SCANNER/n_0_107_BUFG
    SLICE_X34Y45         FDCE                                         f  SCANNER/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    SCANNER/clk
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    SCANNER/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.862ns (15.567%)  route 4.675ns (84.433%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.759    10.624    SCANNER/n_0_107_BUFG
    SLICE_X34Y45         FDCE                                         f  SCANNER/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    SCANNER/clk
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    SCANNER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.862ns (15.567%)  route 4.675ns (84.433%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.759    10.624    SCANNER/n_0_107_BUFG
    SLICE_X34Y46         FDCE                                         f  SCANNER/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    SCANNER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.862ns (15.567%)  route 4.675ns (84.433%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.759    10.624    SCANNER/n_0_107_BUFG
    SLICE_X34Y46         FDCE                                         f  SCANNER/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    SCANNER/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 SCANNER/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 0.862ns (15.567%)  route 4.675ns (84.433%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.565     5.086    SCANNER/clk
    SLICE_X34Y49         FDCE                                         r  SCANNER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  SCANNER/count_reg[27]/Q
                         net (fo=2, routed)           1.117     6.721    SCANNER/count_reg[27]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.845 f  SCANNER/n_0_107_BUFG_inst_i_7/O
                         net (fo=1, routed)           1.102     7.947    SCANNER/n_0_107_BUFG_inst_i_7_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.071 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.698     8.769    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.865 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          1.759    10.624    SCANNER/n_0_107_BUFG
    SLICE_X34Y46         FDCE                                         f  SCANNER/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    SCANNER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.280ns (20.977%)  route 1.055ns (79.023%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.622     2.781    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    SCANNER/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.280ns (20.977%)  route 1.055ns (79.023%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.622     2.781    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    SCANNER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.280ns (20.977%)  route 1.055ns (79.023%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.622     2.781    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    SCANNER/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.280ns (20.977%)  route 1.055ns (79.023%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.622     2.781    SCANNER/n_0_107_BUFG
    SLICE_X34Y50         FDCE                                         f  SCANNER/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.957    SCANNER/clk
    SLICE_X34Y50         FDCE                                         r  SCANNER/count_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.646    SCANNER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.280ns (20.963%)  route 1.056ns (79.037%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.623     2.782    SCANNER/n_0_107_BUFG
    SLICE_X34Y43         FDCE                                         f  SCANNER/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y43         FDCE                                         r  SCANNER/count_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    SCANNER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.280ns (20.963%)  route 1.056ns (79.037%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.623     2.782    SCANNER/n_0_107_BUFG
    SLICE_X34Y45         FDCE                                         f  SCANNER/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[10]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    SCANNER/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.280ns (20.963%)  route 1.056ns (79.037%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.623     2.782    SCANNER/n_0_107_BUFG
    SLICE_X34Y45         FDCE                                         f  SCANNER/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y45         FDCE                                         r  SCANNER/count_reg[11]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    SCANNER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.280ns (20.963%)  route 1.056ns (79.037%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.623     2.782    SCANNER/n_0_107_BUFG
    SLICE_X34Y46         FDCE                                         f  SCANNER/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[12]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    SCANNER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.280ns (20.963%)  route 1.056ns (79.037%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.623     2.782    SCANNER/n_0_107_BUFG
    SLICE_X34Y46         FDCE                                         f  SCANNER/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[13]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    SCANNER/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 SCANNER/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCANNER/count_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.280ns (20.963%)  route 1.056ns (79.037%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.446    SCANNER/clk
    SLICE_X34Y47         FDCE                                         r  SCANNER/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  SCANNER/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.672    SCANNER/count_reg[18]
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.717 f  SCANNER/n_0_107_BUFG_inst_i_5/O
                         net (fo=1, routed)           0.111     1.828    SCANNER/n_0_107_BUFG_inst_i_5_n_1
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.873 f  SCANNER/n_0_107_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.260     2.133    n_0_107_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.159 f  n_0_107_BUFG_inst/O
                         net (fo=33, routed)          0.623     2.782    SCANNER/n_0_107_BUFG
    SLICE_X34Y46         FDCE                                         f  SCANNER/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.831     1.958    SCANNER/clk
    SLICE_X34Y46         FDCE                                         r  SCANNER/count_reg[14]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    SCANNER/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.388    





