0.6
2018.3
Dec  7 2018
00:33:28
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.sim/sim_1/impl/timing/xsim/tb_SeriesALU_time_impl.v,1715712476,verilog,,D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sim_1/new/tb_SeriesALU.v,,SeriesALU;SimpleALU;SimpleALU_0;SimpleALU_1;glbl,,,,,,,,
D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab03/seriesALU/seriesALU.srcs/sim_1/new/tb_SeriesALU.v,1715710922,verilog,,,,tb_SeriesALU,,,,,,,,
