begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*	$NetBSD: cpu.c,v 1.55 2004/02/13 11:36:10 wiz Exp $	*/
end_comment

begin_comment
comment|/*-  * Copyright (c) 1995 Mark Brinicombe.  * Copyright (c) 1995 Brini.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed by Brini.  * 4. The name of the company nor the name of the author may be used to  *    endorse or promote products derived from this software without specific  *    prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY BRINI ``AS IS'' AND ANY EXPRESS OR IMPLIED  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL BRINI OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  * RiscBSD kernel project  *  * cpu.c  *  * Probing and configuration for the master CPU  *  * Created      : 10/10/95  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_decl_stmt
name|char
name|machine
index|[]
init|=
literal|"arm"
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_STRING
argument_list|(
name|_hw
argument_list|,
name|HW_MACHINE
argument_list|,
name|machine
argument_list|,
name|CTLFLAG_RD
argument_list|,
name|machine
argument_list|,
literal|0
argument_list|,
literal|"Machine class"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|char
name|hw_buf
index|[
literal|81
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|hw_buf_idx
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|bool
name|hw_buf_newline
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|enum
name|cpu_class
name|cpu_class
init|=
name|CPU_CLASS_NONE
decl_stmt|;
end_decl_stmt

begin_struct
specifier|static
struct|struct
block|{
name|int
name|implementer
decl_stmt|;
name|int
name|part_number
decl_stmt|;
name|char
modifier|*
name|impl_name
decl_stmt|;
name|char
modifier|*
name|core_name
decl_stmt|;
name|enum
name|cpu_class
name|cpu_class
decl_stmt|;
block|}
name|cpu_names
index|[]
init|=
block|{
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_ARM1176
block|,
literal|"ARM"
block|,
literal|"ARM1176"
block|,
name|CPU_CLASS_ARM11J
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A5
block|,
literal|"ARM"
block|,
literal|"Cortex-A5"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A7
block|,
literal|"ARM"
block|,
literal|"Cortex-A7"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A8
block|,
literal|"ARM"
block|,
literal|"Cortex-A8"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A9
block|,
literal|"ARM"
block|,
literal|"Cortex-A9"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A12
block|,
literal|"ARM"
block|,
literal|"Cortex-A12"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A15
block|,
literal|"ARM"
block|,
literal|"Cortex-A15"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A17
block|,
literal|"ARM"
block|,
literal|"Cortex-A17"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A53
block|,
literal|"ARM"
block|,
literal|"Cortex-A53"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A57
block|,
literal|"ARM"
block|,
literal|"Cortex-A57"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A72
block|,
literal|"ARM"
block|,
literal|"Cortex-A72"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_ARM
block|,
name|CPU_ARCH_CORTEX_A73
block|,
literal|"ARM"
block|,
literal|"Cortex-A73"
block|,
name|CPU_CLASS_CORTEXA
block|}
block|,
block|{
name|CPU_IMPLEMENTER_MRVL
block|,
name|CPU_ARCH_SHEEVA_581
block|,
literal|"Marwell"
block|,
literal|"PJ4 v7"
block|,
name|CPU_CLASS_MARVELL
block|}
block|,
block|{
name|CPU_IMPLEMENTER_MRVL
block|,
name|CPU_ARCH_SHEEVA_584
block|,
literal|"Marwell"
block|,
literal|"PJ4MP v7"
block|,
name|CPU_CLASS_MARVELL
block|}
block|,
block|{
name|CPU_IMPLEMENTER_QCOM
block|,
name|CPU_ARCH_KRAIT_300
block|,
literal|"Qualcomm"
block|,
literal|"Krait 300"
block|,
name|CPU_CLASS_KRAIT
block|}
block|, }
struct|;
end_struct

begin_function
specifier|static
name|void
name|print_v5_cache
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|isize
decl_stmt|,
name|dsize
decl_stmt|;
name|uint32_t
name|multiplier
decl_stmt|;
name|int
name|pcache_type
decl_stmt|;
name|int
name|pcache_unified
decl_stmt|;
name|int
name|picache_size
decl_stmt|;
name|int
name|picache_line_size
decl_stmt|;
name|int
name|picache_ways
decl_stmt|;
name|int
name|pdcache_size
decl_stmt|;
name|int
name|pdcache_line_size
decl_stmt|;
name|int
name|pdcache_ways
decl_stmt|;
name|pcache_unified
operator|=
literal|0
expr_stmt|;
name|picache_size
operator|=
literal|0
expr_stmt|;
name|picache_line_size
operator|=
literal|0
expr_stmt|;
name|picache_ways
operator|=
literal|0
expr_stmt|;
name|pdcache_size
operator|=
literal|0
expr_stmt|;
name|pdcache_line_size
operator|=
literal|0
expr_stmt|;
name|pdcache_ways
operator|=
literal|0
expr_stmt|;
if|if
condition|(
operator|(
name|cpuinfo
operator|.
name|ctr
operator|&
name|CPU_CT_S
operator|)
operator|==
literal|0
condition|)
name|pcache_unified
operator|=
literal|1
expr_stmt|;
comment|/* 	 * If you want to know how this code works, go read the ARM ARM. 	 */
name|pcache_type
operator|=
name|CPU_CT_CTYPE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
expr_stmt|;
if|if
condition|(
name|pcache_unified
operator|==
literal|0
condition|)
block|{
name|isize
operator|=
name|CPU_CT_ISIZE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
expr_stmt|;
name|multiplier
operator|=
operator|(
name|isize
operator|&
name|CPU_CT_xSIZE_M
operator|)
condition|?
literal|3
else|:
literal|2
expr_stmt|;
name|picache_line_size
operator|=
literal|1U
operator|<<
operator|(
name|CPU_CT_xSIZE_LEN
argument_list|(
name|isize
argument_list|)
operator|+
literal|3
operator|)
expr_stmt|;
if|if
condition|(
name|CPU_CT_xSIZE_ASSOC
argument_list|(
name|isize
argument_list|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|isize
operator|&
name|CPU_CT_xSIZE_M
condition|)
name|picache_line_size
operator|=
literal|0
expr_stmt|;
comment|/* not present */
else|else
name|picache_ways
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
name|picache_ways
operator|=
name|multiplier
operator|<<
operator|(
name|CPU_CT_xSIZE_ASSOC
argument_list|(
name|isize
argument_list|)
operator|-
literal|1
operator|)
expr_stmt|;
block|}
name|picache_size
operator|=
name|multiplier
operator|<<
operator|(
name|CPU_CT_xSIZE_SIZE
argument_list|(
name|isize
argument_list|)
operator|+
literal|8
operator|)
expr_stmt|;
block|}
name|dsize
operator|=
name|CPU_CT_DSIZE
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
expr_stmt|;
name|multiplier
operator|=
operator|(
name|dsize
operator|&
name|CPU_CT_xSIZE_M
operator|)
condition|?
literal|3
else|:
literal|2
expr_stmt|;
name|pdcache_line_size
operator|=
literal|1U
operator|<<
operator|(
name|CPU_CT_xSIZE_LEN
argument_list|(
name|dsize
argument_list|)
operator|+
literal|3
operator|)
expr_stmt|;
if|if
condition|(
name|CPU_CT_xSIZE_ASSOC
argument_list|(
name|dsize
argument_list|)
operator|==
literal|0
condition|)
block|{
if|if
condition|(
name|dsize
operator|&
name|CPU_CT_xSIZE_M
condition|)
name|pdcache_line_size
operator|=
literal|0
expr_stmt|;
comment|/* not present */
else|else
name|pdcache_ways
operator|=
literal|1
expr_stmt|;
block|}
else|else
block|{
name|pdcache_ways
operator|=
name|multiplier
operator|<<
operator|(
name|CPU_CT_xSIZE_ASSOC
argument_list|(
name|dsize
argument_list|)
operator|-
literal|1
operator|)
expr_stmt|;
block|}
name|pdcache_size
operator|=
name|multiplier
operator|<<
operator|(
name|CPU_CT_xSIZE_SIZE
argument_list|(
name|dsize
argument_list|)
operator|+
literal|8
operator|)
expr_stmt|;
comment|/* Print cache info. */
if|if
condition|(
name|picache_line_size
operator|==
literal|0
operator|&&
name|pdcache_line_size
operator|==
literal|0
condition|)
return|return;
if|if
condition|(
name|pcache_unified
condition|)
block|{
name|printf
argument_list|(
literal|"  %dKB/%dB %d-way %s unified cache\n"
argument_list|,
name|pdcache_size
operator|/
literal|1024
argument_list|,
name|pdcache_line_size
argument_list|,
name|pdcache_ways
argument_list|,
name|pcache_type
operator|==
literal|0
condition|?
literal|"WT"
else|:
literal|"WB"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|printf
argument_list|(
literal|"  %dKB/%dB %d-way instruction cache\n"
argument_list|,
name|picache_size
operator|/
literal|1024
argument_list|,
name|picache_line_size
argument_list|,
name|picache_ways
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"  %dKB/%dB %d-way %s data cache\n"
argument_list|,
name|pdcache_size
operator|/
literal|1024
argument_list|,
name|pdcache_line_size
argument_list|,
name|pdcache_ways
argument_list|,
name|pcache_type
operator|==
literal|0
condition|?
literal|"WT"
else|:
literal|"WB"
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|print_v7_cache
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|type
decl_stmt|,
name|val
decl_stmt|,
name|size
decl_stmt|,
name|sets
decl_stmt|,
name|ways
decl_stmt|,
name|linesize
decl_stmt|;
name|int
name|i
decl_stmt|;
name|printf
argument_list|(
literal|"LoUU:%d LoC:%d LoUIS:%d \n"
argument_list|,
name|CPU_CLIDR_LOUU
argument_list|(
name|cpuinfo
operator|.
name|clidr
argument_list|)
operator|+
literal|1
argument_list|,
name|CPU_CLIDR_LOC
argument_list|(
name|cpuinfo
operator|.
name|clidr
argument_list|)
operator|+
literal|1
argument_list|,
name|CPU_CLIDR_LOUIS
argument_list|(
name|cpuinfo
operator|.
name|clidr
argument_list|)
operator|+
literal|1
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
literal|7
condition|;
name|i
operator|++
control|)
block|{
name|type
operator|=
name|CPU_CLIDR_CTYPE
argument_list|(
name|cpuinfo
operator|.
name|clidr
argument_list|,
name|i
argument_list|)
expr_stmt|;
if|if
condition|(
name|type
operator|==
literal|0
condition|)
break|break;
name|printf
argument_list|(
literal|"Cache level %d:\n"
argument_list|,
name|i
operator|+
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|type
operator|==
name|CACHE_DCACHE
operator|||
name|type
operator|==
name|CACHE_UNI_CACHE
operator|||
name|type
operator|==
name|CACHE_SEP_CACHE
condition|)
block|{
name|cp15_csselr_set
argument_list|(
name|i
operator|<<
literal|1
argument_list|)
expr_stmt|;
name|val
operator|=
name|cp15_ccsidr_get
argument_list|()
expr_stmt|;
name|ways
operator|=
name|CPUV7_CT_xSIZE_ASSOC
argument_list|(
name|val
argument_list|)
operator|+
literal|1
expr_stmt|;
name|sets
operator|=
name|CPUV7_CT_xSIZE_SET
argument_list|(
name|val
argument_list|)
operator|+
literal|1
expr_stmt|;
name|linesize
operator|=
literal|1
operator|<<
operator|(
name|CPUV7_CT_xSIZE_LEN
argument_list|(
name|val
argument_list|)
operator|+
literal|4
operator|)
expr_stmt|;
name|size
operator|=
operator|(
name|ways
operator|*
name|sets
operator|*
name|linesize
operator|)
operator|/
literal|1024
expr_stmt|;
if|if
condition|(
name|type
operator|==
name|CACHE_UNI_CACHE
condition|)
name|printf
argument_list|(
literal|" %dKB/%dB %d-way unified cache"
argument_list|,
name|size
argument_list|,
name|linesize
argument_list|,
name|ways
argument_list|)
expr_stmt|;
else|else
name|printf
argument_list|(
literal|" %dKB/%dB %d-way data cache"
argument_list|,
name|size
argument_list|,
name|linesize
argument_list|,
name|ways
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_WT
condition|)
name|printf
argument_list|(
literal|" WT"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_WB
condition|)
name|printf
argument_list|(
literal|" WB"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_RA
condition|)
name|printf
argument_list|(
literal|" Read-Alloc"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_WA
condition|)
name|printf
argument_list|(
literal|" Write-Alloc"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|type
operator|==
name|CACHE_ICACHE
operator|||
name|type
operator|==
name|CACHE_SEP_CACHE
condition|)
block|{
name|cp15_csselr_set
argument_list|(
name|i
operator|<<
literal|1
operator||
literal|1
argument_list|)
expr_stmt|;
name|val
operator|=
name|cp15_ccsidr_get
argument_list|()
expr_stmt|;
name|ways
operator|=
name|CPUV7_CT_xSIZE_ASSOC
argument_list|(
name|val
argument_list|)
operator|+
literal|1
expr_stmt|;
name|sets
operator|=
name|CPUV7_CT_xSIZE_SET
argument_list|(
name|val
argument_list|)
operator|+
literal|1
expr_stmt|;
name|linesize
operator|=
literal|1
operator|<<
operator|(
name|CPUV7_CT_xSIZE_LEN
argument_list|(
name|val
argument_list|)
operator|+
literal|4
operator|)
expr_stmt|;
name|size
operator|=
operator|(
name|ways
operator|*
name|sets
operator|*
name|linesize
operator|)
operator|/
literal|1024
expr_stmt|;
name|printf
argument_list|(
literal|" %dKB/%dB %d-way instruction cache"
argument_list|,
name|size
argument_list|,
name|linesize
argument_list|,
name|ways
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_WT
condition|)
name|printf
argument_list|(
literal|" WT"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_WB
condition|)
name|printf
argument_list|(
literal|" WB"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_RA
condition|)
name|printf
argument_list|(
literal|" Read-Alloc"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|&
name|CPUV7_CT_CTYPE_WA
condition|)
name|printf
argument_list|(
literal|" Write-Alloc"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
block|}
block|}
name|cp15_csselr_set
argument_list|(
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|add_cap
parameter_list|(
name|char
modifier|*
name|cap
parameter_list|)
block|{
name|int
name|len
decl_stmt|;
name|len
operator|=
name|strlen
argument_list|(
name|cap
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|hw_buf_idx
operator|+
name|len
operator|+
literal|2
operator|)
operator|>=
literal|79
condition|)
block|{
name|printf
argument_list|(
literal|"%s,\n"
argument_list|,
name|hw_buf
argument_list|)
expr_stmt|;
name|hw_buf_idx
operator|=
literal|0
expr_stmt|;
name|hw_buf_newline
operator|=
name|true
expr_stmt|;
block|}
if|if
condition|(
name|hw_buf_newline
condition|)
name|hw_buf_idx
operator|+=
name|sprintf
argument_list|(
name|hw_buf
operator|+
name|hw_buf_idx
argument_list|,
literal|"  "
argument_list|)
expr_stmt|;
else|else
name|hw_buf_idx
operator|+=
name|sprintf
argument_list|(
name|hw_buf
operator|+
name|hw_buf_idx
argument_list|,
literal|", "
argument_list|)
expr_stmt|;
name|hw_buf_newline
operator|=
name|false
expr_stmt|;
name|hw_buf_idx
operator|+=
name|sprintf
argument_list|(
name|hw_buf
operator|+
name|hw_buf_idx
argument_list|,
literal|"%s"
argument_list|,
name|cap
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|identify_arm_cpu
parameter_list|(
name|void
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|u_int
name|val
decl_stmt|;
comment|/* 	 * CPU 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|nitems
argument_list|(
name|cpu_names
argument_list|)
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|cpu_names
index|[
name|i
index|]
operator|.
name|implementer
operator|==
name|cpuinfo
operator|.
name|implementer
operator|&&
name|cpu_names
index|[
name|i
index|]
operator|.
name|part_number
operator|==
name|cpuinfo
operator|.
name|part_number
condition|)
block|{
name|cpu_class
operator|=
name|cpu_names
index|[
name|i
index|]
operator|.
name|cpu_class
expr_stmt|;
name|printf
argument_list|(
literal|"CPU: %s %s r%dp%d (ECO: 0x%08X)\n"
argument_list|,
name|cpu_names
index|[
name|i
index|]
operator|.
name|impl_name
argument_list|,
name|cpu_names
index|[
name|i
index|]
operator|.
name|core_name
argument_list|,
name|cpuinfo
operator|.
name|revision
argument_list|,
name|cpuinfo
operator|.
name|patch
argument_list|,
name|cpuinfo
operator|.
name|midr
operator|!=
name|cpuinfo
operator|.
name|revidr
condition|?
name|cpuinfo
operator|.
name|revidr
else|:
literal|0
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
if|if
condition|(
name|i
operator|>=
name|nitems
argument_list|(
name|cpu_names
argument_list|)
condition|)
name|printf
argument_list|(
literal|"unknown CPU (ID = 0x%x)\n"
argument_list|,
name|cpuinfo
operator|.
name|midr
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"CPU Features: \n"
argument_list|)
expr_stmt|;
name|hw_buf_idx
operator|=
literal|0
expr_stmt|;
name|hw_buf_newline
operator|=
name|true
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|mpidr
operator|>>
literal|4
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|cpuinfo
operator|.
name|mpidr
operator|&
operator|(
literal|1
operator|<<
literal|31U
operator|)
condition|)
name|add_cap
argument_list|(
literal|"Multiprocessing"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr0
operator|>>
literal|4
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"Thumb"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|val
operator|==
literal|3
condition|)
name|add_cap
argument_list|(
literal|"Thumb2"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr1
operator|>>
literal|4
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
operator|||
name|val
operator|==
literal|2
condition|)
name|add_cap
argument_list|(
literal|"Security"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr1
operator|>>
literal|12
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"Virtualization"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_pfr1
operator|>>
literal|16
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"Generic Timer"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr0
operator|>>
literal|0
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|2
condition|)
block|{
name|add_cap
argument_list|(
literal|"VMSAv6"
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|val
operator|>=
literal|3
condition|)
block|{
name|add_cap
argument_list|(
literal|"VMSAv7"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|>=
literal|4
condition|)
name|add_cap
argument_list|(
literal|"PXN"
argument_list|)
expr_stmt|;
if|if
condition|(
name|val
operator|>=
literal|5
condition|)
name|add_cap
argument_list|(
literal|"LPAE"
argument_list|)
expr_stmt|;
block|}
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_mmfr3
operator|>>
literal|20
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"Coherent Walk"
argument_list|)
expr_stmt|;
if|if
condition|(
name|hw_buf_idx
operator|!=
literal|0
condition|)
name|printf
argument_list|(
literal|"%s\n"
argument_list|,
name|hw_buf
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"Optional instructions: \n"
argument_list|)
expr_stmt|;
name|hw_buf_idx
operator|=
literal|0
expr_stmt|;
name|hw_buf_newline
operator|=
name|true
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_isar0
operator|>>
literal|24
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"SDIV/UDIV (Thumb)"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|val
operator|==
literal|2
condition|)
name|add_cap
argument_list|(
literal|"SDIV/UDIV"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_isar2
operator|>>
literal|20
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
operator|||
name|val
operator|==
literal|2
condition|)
name|add_cap
argument_list|(
literal|"UMULL"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_isar2
operator|>>
literal|16
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
operator|||
name|val
operator|==
literal|2
operator|||
name|val
operator|==
literal|3
condition|)
name|add_cap
argument_list|(
literal|"SMULL"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_isar2
operator|>>
literal|12
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"MLA"
argument_list|)
expr_stmt|;
name|val
operator|=
operator|(
name|cpuinfo
operator|.
name|id_isar3
operator|>>
literal|4
operator|)
operator|&
literal|0xF
expr_stmt|;
if|if
condition|(
name|val
operator|==
literal|1
condition|)
name|add_cap
argument_list|(
literal|"SIMD"
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|val
operator|==
literal|3
condition|)
name|add_cap
argument_list|(
literal|"SIMD(ext)"
argument_list|)
expr_stmt|;
if|if
condition|(
name|hw_buf_idx
operator|!=
literal|0
condition|)
name|printf
argument_list|(
literal|"%s\n"
argument_list|,
name|hw_buf
argument_list|)
expr_stmt|;
comment|/* 	 * Cache 	 */
if|if
condition|(
name|CPU_CT_FORMAT
argument_list|(
name|cpuinfo
operator|.
name|ctr
argument_list|)
operator|==
name|CPU_CT_ARMV7
condition|)
name|print_v7_cache
argument_list|()
expr_stmt|;
else|else
name|print_v5_cache
argument_list|()
expr_stmt|;
block|}
end_function

end_unit

