Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: pwm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pwm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pwm"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pwm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v" into library work
Parsing module <pll_controller>.
Analyzing Verilog file "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v" into library work
Parsing verilog file "keyDelay.v" included at line 1.
Parsing module <keyDelay>.
Parsing module <pwm>.
WARNING:HDLCompiler:751 - "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v" Line 35: Redeclaration of ansi port leds is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pwm>.
WARNING:HDLCompiler:872 - "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v" Line 79: Using initial value of deadtime since it is never assigned

Elaborating module <pll_controller>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=8,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=1,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v" Line 126: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v" Line 65: Assignment to clk_50 ignored, since the identifier is never used

Elaborating module <keyDelay>.
WARNING:HDLCompiler:413 - "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v" Line 143: Result of 25-bit expression is truncated to fit in 24-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pwm>.
    Related source file is "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v".
INFO:Xst:3210 - "C:\Users\14154\Desktop\PWM_DEAD-master\pwm.v" line 61: Output port <CLK_OUT1> of the instance <pll> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <scale>.
    Found 4-bit register for signal <buttons_status1>.
    Found 4-bit register for signal <buttons_status2>.
    Found 24-bit register for signal <T>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <pwm2>.
    Found 1-bit register for signal <pwm1>.
    Found 24-bit subtractor for signal <T[23]_GND_1_o_sub_1_OUT> created at line 102.
    Found 24-bit adder for signal <T[23]_GND_1_o_add_1_OUT> created at line 110.
    Found 24-bit adder for signal <T[23]_GND_1_o_add_20_OUT> created at line 140.
    Found 24-bit adder for signal <counter[23]_GND_1_o_add_22_OUT> created at line 143.
    Found 24-bit adder for signal <T[23]_GND_1_o_add_29_OUT> created at line 151.
    Found 24-bit adder for signal <n0106> created at line 140.
    Found 24-bit comparator greater for signal <n0036> created at line 140
    Found 24-bit comparator greater for signal <n0041> created at line 149
    Found 24-bit comparator greater for signal <n0044> created at line 151
    Found 24-bit comparator greater for signal <T[23]_INV_40_o> created at line 153
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <pwm> synthesized.

Synthesizing Unit <pll_controller>.
    Related source file is "C:\Users\14154\Desktop\PWM_DEAD-master\ipcore_dir\pll_controller.v".
    Summary:
	no macro.
Unit <pll_controller> synthesized.

Synthesizing Unit <keyDelay>.
    Related source file is "C:\Users\14154\Desktop\PWM_DEAD-master/keyDelay.v".
        KeyCnt = 4
        TIME = 23'b11110100001000111111111
    Found 4-bit register for signal <key_reg>.
    Found 23-bit register for signal <time_cnt>.
    Found 23-bit adder for signal <time_cnt[22]_GND_6_o_add_2_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <keyDelay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 23-bit adder                                          : 1
 24-bit adder                                          : 4
 24-bit addsub                                         : 1
# Registers                                            : 9
 1-bit register                                        : 2
 23-bit register                                       : 1
 24-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
# Comparators                                          : 4
 24-bit comparator greater                             : 4
# Multiplexers                                         : 4
 23-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <keyDelay>.
The following registers are absorbed into counter <time_cnt>: 1 register on signal <time_cnt>.
Unit <keyDelay> synthesized (advanced).

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 3
 24-bit addsub                                         : 1
# Counters                                             : 2
 23-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 4
 24-bit comparator greater                             : 4
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance pll/pll_base_inst in unit pll/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <pwm> ...

Optimizing unit <keyDelay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pwm, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pwm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 612
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 102
#      LUT2                        : 52
#      LUT3                        : 29
#      LUT4                        : 100
#      LUT5                        : 2
#      LUT6                        : 10
#      MUXCY                       : 174
#      VCC                         : 1
#      XORCY                       : 131
# FlipFlops/Latches                : 90
#      FD                          : 25
#      FDC                         : 35
#      FDCE                        : 25
#      FDPE                        : 4
#      FDR                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 12
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 6
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  18224     0%  
 Number of Slice LUTs:                  305  out of   9112     3%  
    Number used as Logic:               305  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    316
   Number with an unused Flip Flop:     226  out of    316    71%  
   Number with an unused LUT:            11  out of    316     3%  
   Number of fully used LUT-FF pairs:    79  out of    316    25%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pll/pll_base_inst/CLKOUT1          | BUFG                   | 90    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.174ns (Maximum Frequency: 161.959MHz)
   Minimum input arrival time before clock: 3.291ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 5.228ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll/pll_base_inst/CLKOUT1'
  Clock period: 6.174ns (frequency: 161.959MHz)
  Total number of paths / destination ports: 79984 / 120
-------------------------------------------------------------------------
Delay:               6.174ns (Levels of Logic = 25)
  Source:            T_3 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      pll/pll_base_inst/CLKOUT1 rising
  Destination Clock: pll/pll_base_inst/CLKOUT1 rising

  Data Path: T_3 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.744  T_3 (T_3)
     INV:I->O              1   0.206   0.000  Madd_n0106_lut<4>_INV_0 (Madd_n0106_lut<4>)
     MUXCY:S->O            1   0.172   0.000  Madd_n0106_cy<4> (Madd_n0106_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<5> (Madd_n0106_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<6> (Madd_n0106_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<7> (Madd_n0106_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<8> (Madd_n0106_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<9> (Madd_n0106_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<10> (Madd_n0106_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<11> (Madd_n0106_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<12> (Madd_n0106_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<13> (Madd_n0106_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<14> (Madd_n0106_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<15> (Madd_n0106_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<16> (Madd_n0106_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<17> (Madd_n0106_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<18> (Madd_n0106_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0106_cy<19> (Madd_n0106_cy<19>)
     XORCY:CI->O           3   0.180   0.651  Madd_n0106_xor<20> (n0106<20>)
     LUT1:I0->O            1   0.205   0.000  Madd_T[23]_GND_1_o_add_20_OUT_cy<20>_rt (Madd_T[23]_GND_1_o_add_20_OUT_cy<20>_rt)
     MUXCY:S->O            1   0.172   0.000  Madd_T[23]_GND_1_o_add_20_OUT_cy<20> (Madd_T[23]_GND_1_o_add_20_OUT_cy<20>)
     XORCY:CI->O           2   0.180   0.864  Madd_T[23]_GND_1_o_add_20_OUT_xor<21> (T[23]_GND_1_o_add_20_OUT<21>)
     LUT4:I0->O            1   0.203   0.000  Mcompar_n0036_lut<10> (Mcompar_n0036_lut<10>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0036_cy<10> (Mcompar_n0036_cy<10>)
     MUXCY:CI->O          24   0.213   1.173  Mcompar_n0036_cy<11> (Mcompar_n0036_cy<11>)
     LUT2:I1->O            1   0.205   0.000  counter_0_rstpot (counter_0_rstpot)
     FD:D                      0.102          counter_0
    ----------------------------------------
    Total                      6.174ns (2.742ns logic, 3.432ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              3.291ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       buttons_status1_0 (FF)
  Destination Clock: pll/pll_base_inst/CLKOUT1 rising

  Data Path: rst to buttons_status1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   1.639  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          buttons_status1_0
    ----------------------------------------
    Total                      3.291ns (1.652ns logic, 1.639ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            pwm1_reg (FF)
  Destination:       pwm1 (PAD)
  Source Clock:      pll/pll_base_inst/CLKOUT1 rising

  Data Path: pwm1_reg to pwm1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  pwm1_reg (pwm1_reg)
     OBUF:I->O                 2.571          pwm1_OBUF (pwm1)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               5.228ns (Levels of Logic = 3)
  Source:            buttons<3> (PAD)
  Destination:       leds<3> (PAD)

  Data Path: buttons<3> to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  buttons_3_IBUF (buttons_3_IBUF)
     INV:I->O              1   0.206   0.579  leds<3>1_INV_0 (leds_3_OBUF)
     OBUF:I->O                 2.571          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      5.228ns (3.999ns logic, 1.229ns route)
                                       (76.5% logic, 23.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pll/pll_base_inst/CLKOUT1
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
pll/pll_base_inst/CLKOUT1|    6.174|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.48 secs
 
--> 

Total memory usage is 4494224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

