Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: "D:\Xilinx\Vivado\Vivado\2019.2\data/verilog/src/unisims/LDCE.v" Line 163: Timing violation in scope /CPU_Top/u_ALU/alu_result_reg[2]/TChk163_886 at time 1263601 ps $setuphold (posedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
