#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5e08af7ddc30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e08af7cfaa0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
L_0x5e08af819c60 .functor BUFZ 32, v0x5e08af7fc0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08af819cd0 .functor BUFZ 32, L_0x5e08af8189e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08af819d70 .functor BUFZ 32, v0x5e08af801ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08af802de0_0 .net "DataAdr", 31 0, L_0x5e08af8184e0;  1 drivers
v0x5e08af802ec0_0 .net "Instr", 31 0, L_0x5e08af819cd0;  1 drivers
v0x5e08af802fa0_0 .net "MemWrite", 0 0, L_0x5e08af803cb0;  1 drivers
v0x5e08af803040_0 .net "PC", 31 0, L_0x5e08af819c60;  1 drivers
v0x5e08af803100_0 .net "ReadData", 31 0, L_0x5e08af819d70;  1 drivers
v0x5e08af8031e0_0 .net "WriteData", 31 0, L_0x5e08af804980;  1 drivers
v0x5e08af8032a0_0 .var "clk", 0 0;
v0x5e08af803340_0 .net "funct3", 2 0, L_0x5e08af819f30;  1 drivers
v0x5e08af803420_0 .net "leds", 3 0, L_0x5e08af819a20;  1 drivers
v0x5e08af803570_0 .net "opcode", 6 0, L_0x5e08af819e10;  1 drivers
v0x5e08af803650 .array "registers", 0 31, 31 0;
v0x5e08af803710_0 .var "reset", 0 0;
v0x5e08af803840_0 .net "seg1", 6 0, L_0x5e08af819a90;  1 drivers
v0x5e08af803900_0 .net "seg2", 6 0, L_0x5e08af819b00;  1 drivers
v0x5e08af8039c0_0 .var "switches", 3 0;
E_0x5e08af6e3a50 .event negedge, v0x5e08af7f2c70_0;
L_0x5e08af819e10 .part L_0x5e08af819cd0, 0, 7;
L_0x5e08af819f30 .part L_0x5e08af819cd0, 12, 3;
S_0x5e08af7cf6d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 38, 3 38 0, S_0x5e08af7cfaa0;
 .timescale 0 0;
v0x5e08af7d11c0_0 .var/2s "i", 31 0;
S_0x5e08af7f1460 .scope begin, "$unm_blk_39" "$unm_blk_39" 3 63, 3 63 0, S_0x5e08af7cfaa0;
 .timescale 0 0;
v0x5e08af7ce0a0_0 .var/str "instr_name";
v0x5e08af7f1840_0 .var "rd", 4 0;
v0x5e08af7f1920_0 .var "rs1", 4 0;
v0x5e08af7f19e0_0 .var "rs2", 4 0;
S_0x5e08af7f1610 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 158, 3 158 0, S_0x5e08af7f1460;
 .timescale 0 0;
v0x5e08af7ac0d0_0 .var/2s "i", 31 0;
S_0x5e08af7f1ac0 .scope module, "dut" "top" 3 12, 4 1 0, S_0x5e08af7cfaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /INPUT 4 "switches";
    .port_info 6 /OUTPUT 4 "leds";
    .port_info 7 /OUTPUT 7 "seg1";
    .port_info 8 /OUTPUT 7 "seg2";
L_0x5e08af818f50 .functor AND 1, L_0x5e08af818c30, L_0x5e08af818e30, C4<1>, C4<1>;
L_0x5e08af819960 .functor AND 1, L_0x5e08af803cb0, L_0x5e08af818b40, C4<1>, C4<1>;
L_0x5e08af819b70 .functor AND 1, L_0x5e08af803cb0, L_0x5e08af818f50, C4<1>, C4<1>;
v0x5e08af801be0_0 .net "DataAdr", 31 0, L_0x5e08af8184e0;  alias, 1 drivers
v0x5e08af801cc0_0 .net "Instr", 31 0, L_0x5e08af8189e0;  1 drivers
v0x5e08af801d80_0 .net "MemWrite", 0 0, L_0x5e08af803cb0;  alias, 1 drivers
v0x5e08af801e20_0 .net "PC", 31 0, v0x5e08af7fc0a0_0;  1 drivers
v0x5e08af801ec0_0 .var "ReadData", 31 0;
v0x5e08af801f80_0 .net "ReadDataIO", 31 0, v0x5e08af7f4890_0;  1 drivers
v0x5e08af802020_0 .net "ReadDataMem", 31 0, v0x5e08af7f3190_0;  1 drivers
v0x5e08af8020c0_0 .net "WriteData", 31 0, L_0x5e08af804980;  alias, 1 drivers
L_0x7f1a17786450 .functor BUFT 1, C4<00000000000000000001000000001111>, C4<0>, C4<0>, C4<0>;
v0x5e08af802160_0 .net/2u *"_ivl_10", 31 0, L_0x7f1a17786450;  1 drivers
v0x5e08af802290_0 .net *"_ivl_12", 0 0, L_0x5e08af818e30;  1 drivers
L_0x7f1a177863c0 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af802330_0 .net/2u *"_ivl_2", 31 0, L_0x7f1a177863c0;  1 drivers
L_0x7f1a17786408 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af802410_0 .net/2u *"_ivl_6", 31 0, L_0x7f1a17786408;  1 drivers
v0x5e08af8024f0_0 .net *"_ivl_8", 0 0, L_0x5e08af818c30;  1 drivers
v0x5e08af8025b0_0 .net "clk", 0 0, v0x5e08af8032a0_0;  1 drivers
v0x5e08af802650_0 .net "funct3", 2 0, L_0x5e08af818aa0;  1 drivers
v0x5e08af802710_0 .net "is_io_access", 0 0, L_0x5e08af818f50;  1 drivers
v0x5e08af8027d0_0 .net "is_mem_access", 0 0, L_0x5e08af818b40;  1 drivers
v0x5e08af8029a0_0 .net "leds", 3 0, L_0x5e08af819a20;  alias, 1 drivers
v0x5e08af802a60_0 .net "reset", 0 0, v0x5e08af803710_0;  1 drivers
v0x5e08af802b00_0 .net "seg1", 6 0, L_0x5e08af819a90;  alias, 1 drivers
v0x5e08af802ba0_0 .net "seg2", 6 0, L_0x5e08af819b00;  alias, 1 drivers
v0x5e08af802c40_0 .net "switches", 3 0, v0x5e08af8039c0_0;  1 drivers
E_0x5e08af6e3d60 .event anyedge, v0x5e08af8027d0_0, v0x5e08af7f3190_0, v0x5e08af802710_0, v0x5e08af7f4890_0;
L_0x5e08af818aa0 .part L_0x5e08af8189e0, 12, 3;
L_0x5e08af818b40 .cmp/gt 32, L_0x7f1a177863c0, L_0x5e08af8184e0;
L_0x5e08af818c30 .cmp/ge 32, L_0x5e08af8184e0, L_0x7f1a17786408;
L_0x5e08af818e30 .cmp/ge 32, L_0x7f1a17786450, L_0x5e08af8184e0;
S_0x5e08af7f1e00 .scope module, "dmem" "dmem" 4 44, 5 1 0, S_0x5e08af7f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 32 "rd";
v0x5e08af7f2460 .array "RAM", 255 0, 31 0;
L_0x7f1a17786498 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7f2540_0 .net/2u *"_ivl_0", 31 0, L_0x7f1a17786498;  1 drivers
v0x5e08af7f2620_0 .net *"_ivl_10", 9 0, L_0x5e08af819470;  1 drivers
L_0x7f1a177864e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e08af7f26e0_0 .net *"_ivl_13", 1 0, L_0x7f1a177864e0;  1 drivers
L_0x7f1a17786528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7f27c0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1a17786528;  1 drivers
v0x5e08af7f28f0_0 .net *"_ivl_8", 31 0, L_0x5e08af8193a0;  1 drivers
v0x5e08af7f29d0_0 .net "a", 31 0, L_0x5e08af8184e0;  alias, 1 drivers
v0x5e08af7f2ab0_0 .net "byte_data", 7 0, L_0x5e08af8197d0;  1 drivers
v0x5e08af7f2b90_0 .net "byte_sel", 1 0, L_0x5e08af819300;  1 drivers
v0x5e08af7f2c70_0 .net "clk", 0 0, v0x5e08af8032a0_0;  alias, 1 drivers
v0x5e08af7f2d30_0 .net "current_word", 31 0, L_0x5e08af819600;  1 drivers
v0x5e08af7f2e10_0 .net "funct3", 2 0, L_0x5e08af818aa0;  alias, 1 drivers
v0x5e08af7f2ef0_0 .net "half_data", 15 0, L_0x5e08af819870;  1 drivers
v0x5e08af7f2fd0_0 .net "index", 7 0, L_0x5e08af819260;  1 drivers
v0x5e08af7f30b0_0 .var "new_word", 31 0;
v0x5e08af7f3190_0 .var "rd", 31 0;
v0x5e08af7f3270_0 .net "valid_address", 0 0, L_0x5e08af819170;  1 drivers
v0x5e08af7f3330_0 .net "wd", 31 0, L_0x5e08af804980;  alias, 1 drivers
v0x5e08af7f3410_0 .net "we", 0 0, L_0x5e08af819960;  1 drivers
E_0x5e08af707940/0 .event anyedge, v0x5e08af7f3270_0, v0x5e08af7f2e10_0, v0x5e08af7f2b90_0, v0x5e08af7f2d30_0;
E_0x5e08af707940/1 .event anyedge, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0;
E_0x5e08af707940/2 .event anyedge, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0;
E_0x5e08af707940/3 .event anyedge, v0x5e08af7f2d30_0, v0x5e08af7f2d30_0;
E_0x5e08af707940 .event/or E_0x5e08af707940/0, E_0x5e08af707940/1, E_0x5e08af707940/2, E_0x5e08af707940/3;
E_0x5e08af7dfe10 .event posedge, v0x5e08af7f2c70_0;
L_0x5e08af819170 .cmp/gt 32, L_0x7f1a17786498, L_0x5e08af8184e0;
L_0x5e08af819260 .part L_0x5e08af8184e0, 2, 8;
L_0x5e08af819300 .part L_0x5e08af8184e0, 0, 2;
L_0x5e08af8193a0 .array/port v0x5e08af7f2460, L_0x5e08af819470;
L_0x5e08af819470 .concat [ 8 2 0 0], L_0x5e08af819260, L_0x7f1a177864e0;
L_0x5e08af819600 .functor MUXZ 32, L_0x7f1a17786528, L_0x5e08af8193a0, L_0x5e08af819170, C4<>;
L_0x5e08af8197d0 .part L_0x5e08af804980, 0, 8;
L_0x5e08af819870 .part L_0x5e08af804980, 0, 16;
S_0x5e08af7f2160 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 12, 5 12 0, S_0x5e08af7f1e00;
 .timescale 0 0;
v0x5e08af7f2360_0 .var/2s "i", 31 0;
S_0x5e08af7f3590 .scope module, "imem" "imem" 4 27, 6 1 0, S_0x5e08af7f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5e08af8189e0 .functor BUFZ 32, L_0x5e08af818850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08af7f3a40 .array "RAM", 63 0, 31 0;
v0x5e08af7f3b20_0 .net *"_ivl_0", 31 0, L_0x5e08af818850;  1 drivers
v0x5e08af7f3c00_0 .net *"_ivl_3", 29 0, L_0x5e08af8188f0;  1 drivers
v0x5e08af7f3cc0_0 .net "a", 31 0, v0x5e08af7fc0a0_0;  alias, 1 drivers
v0x5e08af7f3da0_0 .net "rd", 31 0, L_0x5e08af8189e0;  alias, 1 drivers
L_0x5e08af818850 .array/port v0x5e08af7f3a40, L_0x5e08af8188f0;
L_0x5e08af8188f0 .part v0x5e08af7fc0a0_0, 2, 30;
S_0x5e08af7f3740 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 10, 6 10 0, S_0x5e08af7f3590;
 .timescale 0 0;
v0x5e08af7f3940_0 .var/2s "i", 31 0;
S_0x5e08af7f3f30 .scope module, "io_unit" "io" 4 54, 7 1 0, S_0x5e08af7f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 32 "rd";
    .port_info 6 /INPUT 4 "switches";
    .port_info 7 /OUTPUT 4 "leds";
    .port_info 8 /OUTPUT 7 "seg1";
    .port_info 9 /OUTPUT 7 "seg2";
P_0x5e08af7d15a0 .param/l "LEDS_ADDR" 1 7 18, C4<00000000000000000001000000000100>;
P_0x5e08af7d15e0 .param/l "SEG1_ADDR" 1 7 19, C4<00000000000000000001000000001000>;
P_0x5e08af7d1620 .param/l "SEG2_ADDR" 1 7 20, C4<00000000000000000001000000001100>;
P_0x5e08af7d1660 .param/l "SWITCHES_ADDR" 1 7 17, C4<00000000000000000001000000000000>;
L_0x5e08af819a20 .functor BUFZ 4, v0x5e08af7f4780_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5e08af819a90 .functor BUFZ 7, v0x5e08af7f4a50_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x5e08af819b00 .functor BUFZ 7, v0x5e08af7f4c10_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x5e08af7f4420_0 .net "a", 31 0, L_0x5e08af8184e0;  alias, 1 drivers
v0x5e08af7f4510_0 .net "clk", 0 0, v0x5e08af8032a0_0;  alias, 1 drivers
v0x5e08af7f45e0_0 .net "funct3", 2 0, L_0x5e08af818aa0;  alias, 1 drivers
v0x5e08af7f46e0_0 .net "leds", 3 0, L_0x5e08af819a20;  alias, 1 drivers
v0x5e08af7f4780_0 .var "leds_reg", 3 0;
v0x5e08af7f4890_0 .var "rd", 31 0;
v0x5e08af7f4970_0 .net "seg1", 6 0, L_0x5e08af819a90;  alias, 1 drivers
v0x5e08af7f4a50_0 .var "seg1_reg", 6 0;
v0x5e08af7f4b30_0 .net "seg2", 6 0, L_0x5e08af819b00;  alias, 1 drivers
v0x5e08af7f4c10_0 .var "seg2_reg", 6 0;
v0x5e08af7f4cf0_0 .net "switches", 3 0, v0x5e08af8039c0_0;  alias, 1 drivers
v0x5e08af7f4dd0_0 .net "wd", 31 0, L_0x5e08af804980;  alias, 1 drivers
v0x5e08af7f4e90_0 .net "we", 0 0, L_0x5e08af819b70;  1 drivers
E_0x5e08af7f43b0/0 .event anyedge, v0x5e08af7f29d0_0, v0x5e08af7f4cf0_0, v0x5e08af7f4780_0, v0x5e08af7f4a50_0;
E_0x5e08af7f43b0/1 .event anyedge, v0x5e08af7f4c10_0;
E_0x5e08af7f43b0 .event/or E_0x5e08af7f43b0/0, E_0x5e08af7f43b0/1;
S_0x5e08af7f5070 .scope module, "rvsingle" "riscv_single" 4 16, 8 1 0, S_0x5e08af7f1ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x5e08af800a30_0 .net "ALUControl", 3 0, v0x5e08af7f5900_0;  1 drivers
v0x5e08af800b10_0 .net "ALUResult", 31 0, L_0x5e08af8184e0;  alias, 1 drivers
v0x5e08af800bd0_0 .net "ALUSrc", 0 0, L_0x5e08af803c10;  1 drivers
v0x5e08af800d00_0 .net "ImmSrc", 1 0, L_0x5e08af803b20;  1 drivers
v0x5e08af800e30_0 .net "Instr", 31 0, L_0x5e08af8189e0;  alias, 1 drivers
v0x5e08af800ef0_0 .net "Jump", 0 0, L_0x5e08af804030;  1 drivers
v0x5e08af800f90_0 .net "LessS", 0 0, v0x5e08af7f8670_0;  1 drivers
v0x5e08af801030_0 .net "LessU", 0 0, v0x5e08af7f8740_0;  1 drivers
v0x5e08af8010d0_0 .net "MemWrite", 0 0, L_0x5e08af803cb0;  alias, 1 drivers
v0x5e08af801200_0 .net "PC", 31 0, v0x5e08af7fc0a0_0;  alias, 1 drivers
v0x5e08af8012c0_0 .net "PCSrc", 0 0, L_0x5e08af804550;  1 drivers
v0x5e08af801360_0 .net "ReadData", 31 0, v0x5e08af801ec0_0;  1 drivers
v0x5e08af801420_0 .net "RegWrite", 0 0, L_0x5e08af803a80;  1 drivers
v0x5e08af801550_0 .net "ResultSrc", 1 0, L_0x5e08af803e10;  1 drivers
v0x5e08af8016a0_0 .net "WriteData", 31 0, L_0x5e08af804980;  alias, 1 drivers
v0x5e08af8017f0_0 .net "Zero", 0 0, v0x5e08af7f89c0_0;  1 drivers
v0x5e08af801890_0 .net "clk", 0 0, v0x5e08af8032a0_0;  alias, 1 drivers
v0x5e08af801a40_0 .net "reset", 0 0, v0x5e08af803710_0;  alias, 1 drivers
L_0x5e08af804650 .part L_0x5e08af8189e0, 0, 7;
L_0x5e08af8047a0 .part L_0x5e08af8189e0, 12, 3;
L_0x5e08af804840 .part L_0x5e08af8189e0, 30, 1;
S_0x5e08af7f5250 .scope module, "c" "controller" 8 15, 9 1 0, S_0x5e08af7f5070;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "LessS";
    .port_info 5 /INPUT 1 "LessU";
    .port_info 6 /OUTPUT 2 "ResultSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jump";
    .port_info 12 /OUTPUT 2 "ImmSrc";
    .port_info 13 /OUTPUT 4 "ALUControl";
L_0x5e08af8044c0 .functor AND 1, L_0x5e08af803eb0, v0x5e08af7f7740_0, C4<1>, C4<1>;
L_0x5e08af804550 .functor OR 1, L_0x5e08af8044c0, L_0x5e08af804030, C4<0>, C4<0>;
v0x5e08af7f6de0_0 .net "ALUControl", 3 0, v0x5e08af7f5900_0;  alias, 1 drivers
v0x5e08af7f6ef0_0 .net "ALUOp", 1 0, L_0x5e08af803f90;  1 drivers
v0x5e08af7f6f90_0 .net "ALUSrc", 0 0, L_0x5e08af803c10;  alias, 1 drivers
v0x5e08af7f7060_0 .net "Branch", 0 0, L_0x5e08af803eb0;  1 drivers
v0x5e08af7f7130_0 .net "ImmSrc", 1 0, L_0x5e08af803b20;  alias, 1 drivers
v0x5e08af7f7220_0 .net "Jump", 0 0, L_0x5e08af804030;  alias, 1 drivers
v0x5e08af7f72f0_0 .net "LessS", 0 0, v0x5e08af7f8670_0;  alias, 1 drivers
v0x5e08af7f7390_0 .net "LessU", 0 0, v0x5e08af7f8740_0;  alias, 1 drivers
v0x5e08af7f7430_0 .net "MemWrite", 0 0, L_0x5e08af803cb0;  alias, 1 drivers
v0x5e08af7f7500_0 .net "PCSrc", 0 0, L_0x5e08af804550;  alias, 1 drivers
v0x5e08af7f75a0_0 .net "RegWrite", 0 0, L_0x5e08af803a80;  alias, 1 drivers
v0x5e08af7f7670_0 .net "ResultSrc", 1 0, L_0x5e08af803e10;  alias, 1 drivers
v0x5e08af7f7740_0 .var "TakeBranch", 0 0;
v0x5e08af7f77e0_0 .net "Zero", 0 0, v0x5e08af7f89c0_0;  alias, 1 drivers
v0x5e08af7f7880_0 .net *"_ivl_2", 0 0, L_0x5e08af8044c0;  1 drivers
v0x5e08af7f7940_0 .net "funct3", 2 0, L_0x5e08af8047a0;  1 drivers
v0x5e08af7f7a00_0 .net "funct7b5", 0 0, L_0x5e08af804840;  1 drivers
v0x5e08af7f7bb0_0 .net "op", 6 0, L_0x5e08af804650;  1 drivers
E_0x5e08af7f55b0 .event anyedge, v0x5e08af7f5bb0_0, v0x5e08af7f77e0_0, v0x5e08af7f72f0_0, v0x5e08af7f7390_0;
L_0x5e08af804380 .part L_0x5e08af804650, 5, 1;
S_0x5e08af7f5640 .scope module, "ad" "aludec" 9 31, 10 1 0, S_0x5e08af7f5250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
L_0x5e08af8042a0 .functor AND 1, L_0x5e08af804840, L_0x5e08af804380, C4<1>, C4<1>;
v0x5e08af7f5900_0 .var "ALUControl", 3 0;
v0x5e08af7f5a00_0 .net "ALUOp", 1 0, L_0x5e08af803f90;  alias, 1 drivers
v0x5e08af7f5ae0_0 .net "RtypeSub", 0 0, L_0x5e08af8042a0;  1 drivers
v0x5e08af7f5bb0_0 .net "funct3", 2 0, L_0x5e08af8047a0;  alias, 1 drivers
v0x5e08af7f5c90_0 .net "funct7b5", 0 0, L_0x5e08af804840;  alias, 1 drivers
v0x5e08af7f5da0_0 .net "opb5", 0 0, L_0x5e08af804380;  1 drivers
E_0x5e08af7f5870 .event anyedge, v0x5e08af7f5a00_0, v0x5e08af7f5bb0_0, v0x5e08af7f5ae0_0, v0x5e08af7f5c90_0;
S_0x5e08af7f5f00 .scope module, "md" "maindecoder" 9 18, 11 1 0, S_0x5e08af7f5250;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 2 "ResultSrc";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ImmSrc";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x5e08af7f6260_0 .net "ALUOp", 1 0, L_0x5e08af803f90;  alias, 1 drivers
v0x5e08af7f6340_0 .net "ALUSrc", 0 0, L_0x5e08af803c10;  alias, 1 drivers
v0x5e08af7f63e0_0 .net "Branch", 0 0, L_0x5e08af803eb0;  alias, 1 drivers
v0x5e08af7f64b0_0 .net "ImmSrc", 1 0, L_0x5e08af803b20;  alias, 1 drivers
v0x5e08af7f6590_0 .net "Jump", 0 0, L_0x5e08af804030;  alias, 1 drivers
v0x5e08af7f66a0_0 .net "MemWrite", 0 0, L_0x5e08af803cb0;  alias, 1 drivers
v0x5e08af7f6760_0 .net "RegWrite", 0 0, L_0x5e08af803a80;  alias, 1 drivers
v0x5e08af7f6820_0 .net "ResultSrc", 1 0, L_0x5e08af803e10;  alias, 1 drivers
v0x5e08af7f6900_0 .net *"_ivl_10", 10 0, v0x5e08af7f69e0_0;  1 drivers
v0x5e08af7f69e0_0 .var "controls", 10 0;
v0x5e08af7f6ac0_0 .net "funct3", 2 0, L_0x5e08af8047a0;  alias, 1 drivers
v0x5e08af7f6b80_0 .net "op", 6 0, L_0x5e08af804650;  alias, 1 drivers
E_0x5e08af7f6200 .event anyedge, v0x5e08af7f6b80_0, v0x5e08af7f5bb0_0;
L_0x5e08af803a80 .part v0x5e08af7f69e0_0, 10, 1;
L_0x5e08af803b20 .part v0x5e08af7f69e0_0, 8, 2;
L_0x5e08af803c10 .part v0x5e08af7f69e0_0, 7, 1;
L_0x5e08af803cb0 .part v0x5e08af7f69e0_0, 6, 1;
L_0x5e08af803e10 .part v0x5e08af7f69e0_0, 4, 2;
L_0x5e08af803eb0 .part v0x5e08af7f69e0_0, 3, 1;
L_0x5e08af803f90 .part v0x5e08af7f69e0_0, 1, 2;
L_0x5e08af804030 .part v0x5e08af7f69e0_0, 0, 1;
S_0x5e08af7f7e20 .scope module, "dp" "datapath" 8 31, 12 1 0, S_0x5e08af7f5070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 2 "ImmSrc";
    .port_info 7 /INPUT 4 "ALUControl";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "LessS";
    .port_info 10 /OUTPUT 1 "LessU";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /INPUT 32 "Instr";
    .port_info 13 /OUTPUT 32 "ALUResult";
    .port_info 14 /OUTPUT 32 "WriteData";
    .port_info 15 /INPUT 32 "ReadData";
L_0x5e08af804980 .functor BUFZ 32, L_0x5e08af8158f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5e08af8184e0 .functor BUFZ 32, v0x5e08af7f8590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5e08af7feec0_0 .net "ALUControl", 3 0, v0x5e08af7f5900_0;  alias, 1 drivers
v0x5e08af7fefa0_0 .net "ALUInputA", 31 0, L_0x5e08af818060;  1 drivers
v0x5e08af7ff060_0 .net "ALUResult", 31 0, L_0x5e08af8184e0;  alias, 1 drivers
v0x5e08af7ff180_0 .net "ALUResultInternal", 31 0, v0x5e08af7f8590_0;  1 drivers
v0x5e08af7ff270_0 .net "ALUSrc", 0 0, L_0x5e08af803c10;  alias, 1 drivers
v0x5e08af7ff360_0 .net "ImmExt", 31 0, v0x5e08af7fa560_0;  1 drivers
v0x5e08af7ff420_0 .net "ImmSrc", 1 0, L_0x5e08af803b20;  alias, 1 drivers
v0x5e08af7ff4e0_0 .net "Instr", 31 0, L_0x5e08af8189e0;  alias, 1 drivers
v0x5e08af7ff5a0_0 .net "LessS", 0 0, v0x5e08af7f8670_0;  alias, 1 drivers
v0x5e08af7ff640_0 .net "LessU", 0 0, v0x5e08af7f8740_0;  alias, 1 drivers
v0x5e08af7ff730_0 .net "PC", 31 0, v0x5e08af7fc0a0_0;  alias, 1 drivers
v0x5e08af7ff860_0 .net "PCNext", 31 0, L_0x5e08af814c60;  1 drivers
v0x5e08af7ff920_0 .net "PCPlus4", 31 0, L_0x5e08af8048e0;  1 drivers
v0x5e08af7ff9e0_0 .net "PCSrc", 0 0, L_0x5e08af804550;  alias, 1 drivers
v0x5e08af7ffad0_0 .net "PCTarget", 31 0, L_0x5e08af814a90;  1 drivers
v0x5e08af7ffbe0_0 .net "ReadData", 31 0, v0x5e08af801ec0_0;  alias, 1 drivers
v0x5e08af7ffca0_0 .net "ReadData2", 31 0, L_0x5e08af8158f0;  1 drivers
v0x5e08af7ffe50_0 .net "RegWrite", 0 0, L_0x5e08af803a80;  alias, 1 drivers
v0x5e08af7ffef0_0 .net "Result", 31 0, L_0x5e08af818780;  1 drivers
v0x5e08af7fffe0_0 .net "ResultSrc", 1 0, L_0x5e08af803e10;  alias, 1 drivers
v0x5e08af8000a0_0 .net "SrcA", 31 0, L_0x5e08af815190;  1 drivers
v0x5e08af800160_0 .net "SrcB", 31 0, L_0x5e08af8181a0;  1 drivers
v0x5e08af800250_0 .net "WriteData", 31 0, L_0x5e08af804980;  alias, 1 drivers
v0x5e08af800310_0 .net "Zero", 0 0, v0x5e08af7f89c0_0;  alias, 1 drivers
v0x5e08af800400_0 .net *"_ivl_13", 6 0, L_0x5e08af817e40;  1 drivers
L_0x7f1a17786330 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5e08af8004e0_0 .net/2u *"_ivl_14", 6 0, L_0x7f1a17786330;  1 drivers
v0x5e08af8005c0_0 .net *"_ivl_16", 0 0, L_0x5e08af817ee0;  1 drivers
v0x5e08af800680_0 .net "clk", 0 0, v0x5e08af8032a0_0;  alias, 1 drivers
v0x5e08af800720_0 .net "reset", 0 0, v0x5e08af803710_0;  alias, 1 drivers
L_0x5e08af815a90 .part L_0x5e08af8189e0, 15, 5;
L_0x5e08af815b30 .part L_0x5e08af8189e0, 20, 5;
L_0x5e08af815ce0 .part L_0x5e08af8189e0, 7, 5;
L_0x5e08af817d70 .part L_0x5e08af8189e0, 7, 25;
L_0x5e08af817e40 .part L_0x5e08af8189e0, 0, 7;
L_0x5e08af817ee0 .cmp/eq 7, L_0x5e08af817e40, L_0x7f1a17786330;
L_0x5e08af818060 .functor MUXZ 32, L_0x5e08af815190, v0x5e08af7fc0a0_0, L_0x5e08af817ee0, C4<>;
S_0x5e08af7f81b0 .scope module, "alu" "alu" 12 59, 13 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "LessS";
    .port_info 6 /OUTPUT 1 "LessU";
v0x5e08af7f8460_0 .net "ALUControl", 3 0, v0x5e08af7f5900_0;  alias, 1 drivers
v0x5e08af7f8590_0 .var "ALUResult", 31 0;
v0x5e08af7f8670_0 .var "LessS", 0 0;
v0x5e08af7f8740_0 .var "LessU", 0 0;
v0x5e08af7f8810_0 .net "SrcA", 31 0, L_0x5e08af818060;  alias, 1 drivers
v0x5e08af7f8900_0 .net "SrcB", 31 0, L_0x5e08af8181a0;  alias, 1 drivers
v0x5e08af7f89c0_0 .var "Zero", 0 0;
L_0x7f1a17786378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7f8a60_0 .net/2u *"_ivl_0", 26 0, L_0x7f1a17786378;  1 drivers
v0x5e08af7f8b20_0 .net *"_ivl_3", 4 0, L_0x5e08af818350;  1 drivers
v0x5e08af7f8c90_0 .net "shift_amount", 31 0, L_0x5e08af8183f0;  1 drivers
E_0x5e08af7f83d0/0 .event anyedge, v0x5e08af7f8810_0, v0x5e08af7f8900_0, v0x5e08af7f5900_0, v0x5e08af7f8c90_0;
E_0x5e08af7f83d0/1 .event anyedge, v0x5e08af7f8900_0;
E_0x5e08af7f83d0 .event/or E_0x5e08af7f83d0/0, E_0x5e08af7f83d0/1;
L_0x5e08af818350 .part L_0x5e08af8181a0, 0, 5;
L_0x5e08af8183f0 .concat [ 5 27 0 0], L_0x5e08af818350, L_0x7f1a17786378;
S_0x5e08af7f8e90 .scope module, "ext" "extend" 12 46, 14 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x5e08af7f90e0_0 .net *"_ivl_1", 0 0, L_0x5e08af815d80;  1 drivers
v0x5e08af7f91e0_0 .net *"_ivl_10", 19 0, L_0x5e08af816560;  1 drivers
v0x5e08af7f92c0_0 .net *"_ivl_13", 6 0, L_0x5e08af816950;  1 drivers
v0x5e08af7f93b0_0 .net *"_ivl_15", 4 0, L_0x5e08af8169f0;  1 drivers
v0x5e08af7f9490_0 .net *"_ivl_19", 0 0, L_0x5e08af816bd0;  1 drivers
v0x5e08af7f95c0_0 .net *"_ivl_2", 19 0, L_0x5e08af815e20;  1 drivers
v0x5e08af7f96a0_0 .net *"_ivl_20", 19 0, L_0x5e08af816cd0;  1 drivers
v0x5e08af7f9780_0 .net *"_ivl_23", 0 0, L_0x5e08af8170c0;  1 drivers
v0x5e08af7f9860_0 .net *"_ivl_25", 5 0, L_0x5e08af8171d0;  1 drivers
v0x5e08af7f99d0_0 .net *"_ivl_27", 3 0, L_0x5e08af817270;  1 drivers
L_0x7f1a177862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e08af7f9ab0_0 .net/2u *"_ivl_28", 0 0, L_0x7f1a177862a0;  1 drivers
v0x5e08af7f9b90_0 .net *"_ivl_33", 0 0, L_0x5e08af8175a0;  1 drivers
v0x5e08af7f9c70_0 .net *"_ivl_34", 11 0, L_0x5e08af8176d0;  1 drivers
v0x5e08af7f9d50_0 .net *"_ivl_37", 7 0, L_0x5e08af8178d0;  1 drivers
v0x5e08af7f9e30_0 .net *"_ivl_39", 0 0, L_0x5e08af817a10;  1 drivers
v0x5e08af7f9f10_0 .net *"_ivl_41", 9 0, L_0x5e08af817ab0;  1 drivers
L_0x7f1a177862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e08af7f9ff0_0 .net/2u *"_ivl_42", 0 0, L_0x7f1a177862e8;  1 drivers
v0x5e08af7fa1e0_0 .net *"_ivl_5", 11 0, L_0x5e08af8162e0;  1 drivers
v0x5e08af7fa2c0_0 .net *"_ivl_9", 0 0, L_0x5e08af8164c0;  1 drivers
v0x5e08af7fa3a0_0 .net "b_imm", 31 0, L_0x5e08af817390;  1 drivers
v0x5e08af7fa480_0 .net "i_imm", 31 0, L_0x5e08af816380;  1 drivers
v0x5e08af7fa560_0 .var "immext", 31 0;
v0x5e08af7fa640_0 .net "immsrc", 1 0, L_0x5e08af803b20;  alias, 1 drivers
v0x5e08af7fa700_0 .net "instr", 31 7, L_0x5e08af817d70;  1 drivers
v0x5e08af7fa7e0_0 .net "j_imm", 31 0, L_0x5e08af817970;  1 drivers
v0x5e08af7fa8c0_0 .net "s_imm", 31 0, L_0x5e08af816ae0;  1 drivers
E_0x5e08af7f8390/0 .event anyedge, v0x5e08af7f64b0_0, v0x5e08af7fa480_0, v0x5e08af7fa8c0_0, v0x5e08af7fa3a0_0;
E_0x5e08af7f8390/1 .event anyedge, v0x5e08af7fa7e0_0;
E_0x5e08af7f8390 .event/or E_0x5e08af7f8390/0, E_0x5e08af7f8390/1;
L_0x5e08af815d80 .part L_0x5e08af817d70, 24, 1;
LS_0x5e08af815e20_0_0 .concat [ 1 1 1 1], L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80;
LS_0x5e08af815e20_0_4 .concat [ 1 1 1 1], L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80;
LS_0x5e08af815e20_0_8 .concat [ 1 1 1 1], L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80;
LS_0x5e08af815e20_0_12 .concat [ 1 1 1 1], L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80;
LS_0x5e08af815e20_0_16 .concat [ 1 1 1 1], L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80, L_0x5e08af815d80;
LS_0x5e08af815e20_1_0 .concat [ 4 4 4 4], LS_0x5e08af815e20_0_0, LS_0x5e08af815e20_0_4, LS_0x5e08af815e20_0_8, LS_0x5e08af815e20_0_12;
LS_0x5e08af815e20_1_4 .concat [ 4 0 0 0], LS_0x5e08af815e20_0_16;
L_0x5e08af815e20 .concat [ 16 4 0 0], LS_0x5e08af815e20_1_0, LS_0x5e08af815e20_1_4;
L_0x5e08af8162e0 .part L_0x5e08af817d70, 13, 12;
L_0x5e08af816380 .concat [ 12 20 0 0], L_0x5e08af8162e0, L_0x5e08af815e20;
L_0x5e08af8164c0 .part L_0x5e08af817d70, 24, 1;
LS_0x5e08af816560_0_0 .concat [ 1 1 1 1], L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0;
LS_0x5e08af816560_0_4 .concat [ 1 1 1 1], L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0;
LS_0x5e08af816560_0_8 .concat [ 1 1 1 1], L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0;
LS_0x5e08af816560_0_12 .concat [ 1 1 1 1], L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0;
LS_0x5e08af816560_0_16 .concat [ 1 1 1 1], L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0, L_0x5e08af8164c0;
LS_0x5e08af816560_1_0 .concat [ 4 4 4 4], LS_0x5e08af816560_0_0, LS_0x5e08af816560_0_4, LS_0x5e08af816560_0_8, LS_0x5e08af816560_0_12;
LS_0x5e08af816560_1_4 .concat [ 4 0 0 0], LS_0x5e08af816560_0_16;
L_0x5e08af816560 .concat [ 16 4 0 0], LS_0x5e08af816560_1_0, LS_0x5e08af816560_1_4;
L_0x5e08af816950 .part L_0x5e08af817d70, 18, 7;
L_0x5e08af8169f0 .part L_0x5e08af817d70, 0, 5;
L_0x5e08af816ae0 .concat [ 5 7 20 0], L_0x5e08af8169f0, L_0x5e08af816950, L_0x5e08af816560;
L_0x5e08af816bd0 .part L_0x5e08af817d70, 24, 1;
LS_0x5e08af816cd0_0_0 .concat [ 1 1 1 1], L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0;
LS_0x5e08af816cd0_0_4 .concat [ 1 1 1 1], L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0;
LS_0x5e08af816cd0_0_8 .concat [ 1 1 1 1], L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0;
LS_0x5e08af816cd0_0_12 .concat [ 1 1 1 1], L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0;
LS_0x5e08af816cd0_0_16 .concat [ 1 1 1 1], L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0, L_0x5e08af816bd0;
LS_0x5e08af816cd0_1_0 .concat [ 4 4 4 4], LS_0x5e08af816cd0_0_0, LS_0x5e08af816cd0_0_4, LS_0x5e08af816cd0_0_8, LS_0x5e08af816cd0_0_12;
LS_0x5e08af816cd0_1_4 .concat [ 4 0 0 0], LS_0x5e08af816cd0_0_16;
L_0x5e08af816cd0 .concat [ 16 4 0 0], LS_0x5e08af816cd0_1_0, LS_0x5e08af816cd0_1_4;
L_0x5e08af8170c0 .part L_0x5e08af817d70, 0, 1;
L_0x5e08af8171d0 .part L_0x5e08af817d70, 18, 6;
L_0x5e08af817270 .part L_0x5e08af817d70, 1, 4;
LS_0x5e08af817390_0_0 .concat [ 1 4 6 1], L_0x7f1a177862a0, L_0x5e08af817270, L_0x5e08af8171d0, L_0x5e08af8170c0;
LS_0x5e08af817390_0_4 .concat [ 20 0 0 0], L_0x5e08af816cd0;
L_0x5e08af817390 .concat [ 12 20 0 0], LS_0x5e08af817390_0_0, LS_0x5e08af817390_0_4;
L_0x5e08af8175a0 .part L_0x5e08af817d70, 24, 1;
LS_0x5e08af8176d0_0_0 .concat [ 1 1 1 1], L_0x5e08af8175a0, L_0x5e08af8175a0, L_0x5e08af8175a0, L_0x5e08af8175a0;
LS_0x5e08af8176d0_0_4 .concat [ 1 1 1 1], L_0x5e08af8175a0, L_0x5e08af8175a0, L_0x5e08af8175a0, L_0x5e08af8175a0;
LS_0x5e08af8176d0_0_8 .concat [ 1 1 1 1], L_0x5e08af8175a0, L_0x5e08af8175a0, L_0x5e08af8175a0, L_0x5e08af8175a0;
L_0x5e08af8176d0 .concat [ 4 4 4 0], LS_0x5e08af8176d0_0_0, LS_0x5e08af8176d0_0_4, LS_0x5e08af8176d0_0_8;
L_0x5e08af8178d0 .part L_0x5e08af817d70, 5, 8;
L_0x5e08af817a10 .part L_0x5e08af817d70, 13, 1;
L_0x5e08af817ab0 .part L_0x5e08af817d70, 14, 10;
LS_0x5e08af817970_0_0 .concat [ 1 10 1 8], L_0x7f1a177862e8, L_0x5e08af817ab0, L_0x5e08af817a10, L_0x5e08af8178d0;
LS_0x5e08af817970_0_4 .concat [ 12 0 0 0], L_0x5e08af8176d0;
L_0x5e08af817970 .concat [ 20 12 0 0], LS_0x5e08af817970_0_0, LS_0x5e08af817970_0_4;
S_0x5e08af7faa20 .scope module, "pcadd4" "adder" 12 23, 15 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5e08af7fac50_0 .net "a", 31 0, v0x5e08af7fc0a0_0;  alias, 1 drivers
L_0x7f1a17786018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fad10_0 .net "b", 31 0, L_0x7f1a17786018;  1 drivers
v0x5e08af7fadd0_0 .net "y", 31 0, L_0x5e08af8048e0;  alias, 1 drivers
L_0x5e08af8048e0 .arith/sum 32, v0x5e08af7fc0a0_0, L_0x7f1a17786018;
S_0x5e08af7faf40 .scope module, "pcaddbranch" "adder" 12 24, 15 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5e08af7fb170_0 .net "a", 31 0, v0x5e08af7fc0a0_0;  alias, 1 drivers
v0x5e08af7fb2a0_0 .net "b", 31 0, v0x5e08af7fa560_0;  alias, 1 drivers
v0x5e08af7fb360_0 .net "y", 31 0, L_0x5e08af814a90;  alias, 1 drivers
L_0x5e08af814a90 .arith/sum 32, v0x5e08af7fc0a0_0, v0x5e08af7fa560_0;
S_0x5e08af7fb4b0 .scope module, "pcmux" "mux2" 12 26, 16 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5e08af7fb6e0 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x5e08af7fb7b0_0 .net "d0", 31 0, L_0x5e08af8048e0;  alias, 1 drivers
v0x5e08af7fb8a0_0 .net "d1", 31 0, L_0x5e08af814a90;  alias, 1 drivers
v0x5e08af7fb970_0 .net "s", 0 0, L_0x5e08af804550;  alias, 1 drivers
v0x5e08af7fba70_0 .net "y", 31 0, L_0x5e08af814c60;  alias, 1 drivers
L_0x5e08af814c60 .functor MUXZ 32, L_0x5e08af8048e0, L_0x5e08af814a90, L_0x5e08af804550, C4<>;
S_0x5e08af7fbba0 .scope module, "pcreg" "flopr" 12 22, 17 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5e08af7fbd80 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0x5e08af7fbed0_0 .net "clk", 0 0, v0x5e08af8032a0_0;  alias, 1 drivers
v0x5e08af7fbfe0_0 .net "d", 31 0, L_0x5e08af814c60;  alias, 1 drivers
v0x5e08af7fc0a0_0 .var "q", 31 0;
v0x5e08af7fc170_0 .net "reset", 0 0, v0x5e08af803710_0;  alias, 1 drivers
E_0x5e08af7fbe50 .event posedge, v0x5e08af7fc170_0, v0x5e08af7f2c70_0;
S_0x5e08af7fc2c0 .scope module, "register_file" "regfile" 12 33, 18 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5e08af7fc5c0_0 .net *"_ivl_0", 31 0, L_0x5e08af814dd0;  1 drivers
v0x5e08af7fc6c0_0 .net *"_ivl_10", 6 0, L_0x5e08af814fd0;  1 drivers
L_0x7f1a177860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fc7a0_0 .net *"_ivl_13", 1 0, L_0x7f1a177860f0;  1 drivers
L_0x7f1a17786138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fc860_0 .net/2u *"_ivl_14", 31 0, L_0x7f1a17786138;  1 drivers
v0x5e08af7fc940_0 .net *"_ivl_18", 31 0, L_0x5e08af815370;  1 drivers
L_0x7f1a17786180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fca70_0 .net *"_ivl_21", 26 0, L_0x7f1a17786180;  1 drivers
L_0x7f1a177861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fcb50_0 .net/2u *"_ivl_22", 31 0, L_0x7f1a177861c8;  1 drivers
v0x5e08af7fcc30_0 .net *"_ivl_24", 0 0, L_0x5e08af8154a0;  1 drivers
v0x5e08af7fccf0_0 .net *"_ivl_26", 31 0, L_0x5e08af8155e0;  1 drivers
v0x5e08af7fcdd0_0 .net *"_ivl_28", 6 0, L_0x5e08af8156d0;  1 drivers
L_0x7f1a17786060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fceb0_0 .net *"_ivl_3", 26 0, L_0x7f1a17786060;  1 drivers
L_0x7f1a17786210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fcf90_0 .net *"_ivl_31", 1 0, L_0x7f1a17786210;  1 drivers
L_0x7f1a17786258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fd070_0 .net/2u *"_ivl_32", 31 0, L_0x7f1a17786258;  1 drivers
L_0x7f1a177860a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5e08af7fd150_0 .net/2u *"_ivl_4", 31 0, L_0x7f1a177860a8;  1 drivers
v0x5e08af7fd230_0 .net *"_ivl_6", 0 0, L_0x5e08af814e90;  1 drivers
v0x5e08af7fd2f0_0 .net *"_ivl_8", 31 0, L_0x5e08af814f30;  1 drivers
v0x5e08af7fd3d0_0 .net "a1", 4 0, L_0x5e08af815a90;  1 drivers
v0x5e08af7fd5c0_0 .net "a2", 4 0, L_0x5e08af815b30;  1 drivers
v0x5e08af7fd6a0_0 .net "a3", 4 0, L_0x5e08af815ce0;  1 drivers
v0x5e08af7fd780_0 .net "clk", 0 0, v0x5e08af8032a0_0;  alias, 1 drivers
v0x5e08af7fd820_0 .net "rd1", 31 0, L_0x5e08af815190;  alias, 1 drivers
v0x5e08af7fd900_0 .net "rd2", 31 0, L_0x5e08af8158f0;  alias, 1 drivers
v0x5e08af7fd9e0 .array "rf", 0 31, 31 0;
v0x5e08af7fdaa0_0 .net "wd3", 31 0, L_0x5e08af818780;  alias, 1 drivers
v0x5e08af7fdb80_0 .net "we3", 0 0, L_0x5e08af803a80;  alias, 1 drivers
L_0x5e08af814dd0 .concat [ 5 27 0 0], L_0x5e08af815a90, L_0x7f1a17786060;
L_0x5e08af814e90 .cmp/ne 32, L_0x5e08af814dd0, L_0x7f1a177860a8;
L_0x5e08af814f30 .array/port v0x5e08af7fd9e0, L_0x5e08af814fd0;
L_0x5e08af814fd0 .concat [ 5 2 0 0], L_0x5e08af815a90, L_0x7f1a177860f0;
L_0x5e08af815190 .functor MUXZ 32, L_0x7f1a17786138, L_0x5e08af814f30, L_0x5e08af814e90, C4<>;
L_0x5e08af815370 .concat [ 5 27 0 0], L_0x5e08af815b30, L_0x7f1a17786180;
L_0x5e08af8154a0 .cmp/ne 32, L_0x5e08af815370, L_0x7f1a177861c8;
L_0x5e08af8155e0 .array/port v0x5e08af7fd9e0, L_0x5e08af8156d0;
L_0x5e08af8156d0 .concat [ 5 2 0 0], L_0x5e08af815b30, L_0x7f1a17786210;
L_0x5e08af8158f0 .functor MUXZ 32, L_0x7f1a17786258, L_0x5e08af8155e0, L_0x5e08af8154a0, C4<>;
S_0x5e08af7fdd70 .scope module, "resultmux" "mux3" 12 72, 19 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5e08af7fdf00 .param/l "WIDTH" 0 19 1, +C4<00000000000000000000000000100000>;
v0x5e08af7fdfa0_0 .net *"_ivl_1", 0 0, L_0x5e08af818550;  1 drivers
v0x5e08af7fe0a0_0 .net *"_ivl_3", 0 0, L_0x5e08af8185f0;  1 drivers
v0x5e08af7fe180_0 .net *"_ivl_4", 31 0, L_0x5e08af818690;  1 drivers
v0x5e08af7fe270_0 .net "d0", 31 0, v0x5e08af7f8590_0;  alias, 1 drivers
v0x5e08af7fe360_0 .net "d1", 31 0, v0x5e08af801ec0_0;  alias, 1 drivers
v0x5e08af7fe470_0 .net "d2", 31 0, L_0x5e08af8048e0;  alias, 1 drivers
v0x5e08af7fe580_0 .net "s", 1 0, L_0x5e08af803e10;  alias, 1 drivers
v0x5e08af7fe690_0 .net "y", 31 0, L_0x5e08af818780;  alias, 1 drivers
L_0x5e08af818550 .part L_0x5e08af803e10, 1, 1;
L_0x5e08af8185f0 .part L_0x5e08af803e10, 0, 1;
L_0x5e08af818690 .functor MUXZ 32, v0x5e08af7f8590_0, v0x5e08af801ec0_0, L_0x5e08af8185f0, C4<>;
L_0x5e08af818780 .functor MUXZ 32, L_0x5e08af818690, L_0x5e08af8048e0, L_0x5e08af818550, C4<>;
S_0x5e08af7fe7d0 .scope module, "srcbmux" "mux2" 12 52, 16 1 0, S_0x5e08af7f7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5e08af7fb690 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x5e08af7fea90_0 .net "d0", 31 0, L_0x5e08af804980;  alias, 1 drivers
v0x5e08af7febc0_0 .net "d1", 31 0, v0x5e08af7fa560_0;  alias, 1 drivers
v0x5e08af7fecd0_0 .net "s", 0 0, L_0x5e08af803c10;  alias, 1 drivers
v0x5e08af7fedc0_0 .net "y", 31 0, L_0x5e08af8181a0;  alias, 1 drivers
L_0x5e08af8181a0 .functor MUXZ 32, L_0x5e08af804980, v0x5e08af7fa560_0, L_0x5e08af803c10, C4<>;
    .scope S_0x5e08af7f5f00;
T_0 ;
Ewait_0 .event/or E_0x5e08af7f6200, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5e08af7f6b80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x5e08af7f6ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x5e08af7f6ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.22;
T_0.18 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1028, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x5e08af7f6ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.23 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.24 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.25 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.26 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.27 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.28 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.29 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.30 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.32;
T_0.32 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x5e08af7f6ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.33 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.34 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.35 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.36 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.37 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.38 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.40;
T_0.40 ;
    %pop/vec4 1;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1185, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1152, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1152, 0, 11;
    %store/vec4 v0x5e08af7f69e0_0, 0, 11;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5e08af7f5640;
T_1 ;
Ewait_1 .event/or E_0x5e08af7f5870, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5e08af7f5a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5e08af7f5bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.4 ;
    %load/vec4 v0x5e08af7f5ae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %load/vec4 v0x5e08af7f5c90_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5e08af7f5900_0, 0, 4;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5e08af7f5250;
T_2 ;
Ewait_2 .event/or E_0x5e08af7f55b0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5e08af7f7940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5e08af7f77e0_0;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x5e08af7f77e0_0;
    %inv;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5e08af7f72f0_0;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5e08af7f72f0_0;
    %inv;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5e08af7f7390_0;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5e08af7f7390_0;
    %inv;
    %store/vec4 v0x5e08af7f7740_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5e08af7fbba0;
T_3 ;
    %wait E_0x5e08af7fbe50;
    %load/vec4 v0x5e08af7fc170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5e08af7fc0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5e08af7fbfe0_0;
    %assign/vec4 v0x5e08af7fc0a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5e08af7fc2c0;
T_4 ;
    %wait E_0x5e08af7dfe10;
    %load/vec4 v0x5e08af7fdb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5e08af7fdaa0_0;
    %load/vec4 v0x5e08af7fd6a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e08af7fd9e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5e08af7f8e90;
T_5 ;
Ewait_3 .event/or E_0x5e08af7f8390, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5e08af7fa640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7fa560_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5e08af7fa480_0;
    %store/vec4 v0x5e08af7fa560_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5e08af7fa8c0_0;
    %store/vec4 v0x5e08af7fa560_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5e08af7fa3a0_0;
    %store/vec4 v0x5e08af7fa560_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5e08af7fa7e0_0;
    %store/vec4 v0x5e08af7fa560_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5e08af7f81b0;
T_6 ;
Ewait_4 .event/or E_0x5e08af7f83d0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x5e08af7f8670_0, 0, 1;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x5e08af7f8740_0, 0, 1;
    %load/vec4 v0x5e08af7f8460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %and;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %or;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %add;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %sub;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %xor;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x5e08af7f8810_0;
    %ix/getv 4, v0x5e08af7f8c90_0;
    %shiftl 4;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x5e08af7f8810_0;
    %load/vec4 v0x5e08af7f8900_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5e08af7f8670_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5e08af7f8740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f8590_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0x5e08af7f8590_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5e08af7f89c0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5e08af7f3590;
T_7 ;
    %vpi_call/w 6 8 "$readmemh", "riscvtest.txt", v0x5e08af7f3a40 {0 0 0};
    %vpi_call/w 6 9 "$display", "IMEM: Loaded instructions from riscvtest.txt" {0 0 0};
    %fork t_1, S_0x5e08af7f3740;
    %jmp t_0;
    .scope S_0x5e08af7f3740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f3940_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5e08af7f3940_0;
    %cmpi/s 63, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call/w 6 11 "$display", "IMEM[%0d] = %h", v0x5e08af7f3940_0, &A<v0x5e08af7f3a40, v0x5e08af7f3940_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08af7f3940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08af7f3940_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x5e08af7f3590;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x5e08af7f1e00;
T_8 ;
    %fork t_3, S_0x5e08af7f2160;
    %jmp t_2;
    .scope S_0x5e08af7f2160;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f2360_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5e08af7f2360_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5e08af7f2360_0;
    %store/vec4a v0x5e08af7f2460, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08af7f2360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08af7f2360_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x5e08af7f1e00;
t_2 %join;
    %end;
    .thread T_8;
    .scope S_0x5e08af7f1e00;
T_9 ;
    %wait E_0x5e08af7dfe10;
    %load/vec4 v0x5e08af7f3410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x5e08af7f3270_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5e08af7f2e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %load/vec4 v0x5e08af7f3330_0;
    %load/vec4 v0x5e08af7f2fd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e08af7f2460, 0, 4;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5e08af7f2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5e08af7f2ab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5e08af7f2ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5e08af7f2ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x5e08af7f2ab0_0;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5e08af7f30b0_0;
    %load/vec4 v0x5e08af7f2fd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e08af7f2460, 0, 4;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5e08af7f2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %load/vec4 v0x5e08af7f2d30_0;
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5e08af7f2ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0x5e08af7f2ef0_0;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f30b0_0, 0, 32;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0x5e08af7f30b0_0;
    %load/vec4 v0x5e08af7f2fd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e08af7f2460, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5e08af7f3330_0;
    %load/vec4 v0x5e08af7f2fd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5e08af7f2460, 0, 4;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5e08af7f1e00;
T_10 ;
Ewait_5 .event/or E_0x5e08af707940, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5e08af7f3270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5e08af7f2e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %load/vec4 v0x5e08af7f2d30_0;
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x5e08af7f2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5e08af7f2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x5e08af7f2d30_0;
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5e08af7f2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %jmp T_10.22;
T_10.18 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.22;
T_10.21 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x5e08af7f2b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.26;
T_10.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.26;
T_10.24 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5e08af7f2d30_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
    %jmp T_10.26;
T_10.26 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f3190_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5e08af7f3f30;
T_11 ;
Ewait_6 .event/or E_0x5e08af7f43b0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5e08af7f4420_0;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4100, 0, 32;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4104, 0, 32;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4108, 0, 32;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7f4890_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x5e08af7f4cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f4890_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x5e08af7f4780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f4890_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5e08af7f4a50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f4890_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x5e08af7f4c10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5e08af7f4890_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5e08af7f3f30;
T_12 ;
    %wait E_0x5e08af7dfe10;
    %load/vec4 v0x5e08af7f4e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5e08af7f4420_0;
    %dup/vec4;
    %pushi/vec4 4100, 0, 32;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4104, 0, 32;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4108, 0, 32;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0x5e08af7f45e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5e08af7f4780_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5e08af7f4780_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5e08af7f4780_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5e08af7f4780_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0x5e08af7f45e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4a50_0, 0;
    %jmp T_12.15;
T_12.11 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4a50_0, 0;
    %jmp T_12.15;
T_12.12 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4a50_0, 0;
    %jmp T_12.15;
T_12.13 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4a50_0, 0;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5e08af7f45e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4c10_0, 0;
    %jmp T_12.20;
T_12.16 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4c10_0, 0;
    %jmp T_12.20;
T_12.17 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4c10_0, 0;
    %jmp T_12.20;
T_12.18 ;
    %load/vec4 v0x5e08af7f4dd0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x5e08af7f4c10_0, 0;
    %jmp T_12.20;
T_12.20 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5e08af7f1ac0;
T_13 ;
Ewait_7 .event/or E_0x5e08af6e3d60, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5e08af8027d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5e08af802020_0;
    %store/vec4 v0x5e08af801ec0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5e08af802710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5e08af801f80_0;
    %store/vec4 v0x5e08af801ec0_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af801ec0_0, 0, 32;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5e08af7cfaa0;
T_14 ;
    %wait E_0x5e08af6e3a50;
    %fork t_5, S_0x5e08af7cf6d0;
    %jmp t_4;
    .scope S_0x5e08af7cf6d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5e08af7d11c0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5e08af7d11c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %ix/getv/s 4, v0x5e08af7d11c0_0;
    %load/vec4a v0x5e08af7fd9e0, 4;
    %ix/getv/s 4, v0x5e08af7d11c0_0;
    %store/vec4a v0x5e08af803650, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08af7d11c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08af7d11c0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5e08af7cfaa0;
t_4 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5e08af7cfaa0;
T_15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5e08af8039c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08af803710_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08af803710_0, 0;
    %vpi_call/w 3 49 "$display", "=== RISC-V WITH I/O TEST STARTED ===" {0 0 0};
    %vpi_call/w 3 50 "$display", "Switches initialized to: 4'b1010" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5e08af7cfaa0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5e08af8032a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5e08af8032a0_0, 0;
    %delay 5, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5e08af7cfaa0;
T_17 ;
    %wait E_0x5e08af6e3a50;
    %load/vec4 v0x5e08af803710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %fork t_7, S_0x5e08af7f1460;
    %jmp t_6;
    .scope S_0x5e08af7f1460;
t_7 ;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x5e08af7f1840_0, 0, 5;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x5e08af7f1920_0, 0, 5;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x5e08af7f19e0_0, 0, 5;
    %load/vec4 v0x5e08af803570_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %pushi/str "UNKNOWN";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.12;
T_17.2 ;
    %pushi/str "LUI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.12;
T_17.3 ;
    %pushi/str "AUIPC";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.12;
T_17.4 ;
    %pushi/str "JAL";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.12;
T_17.5 ;
    %pushi/str "JALR";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.12;
T_17.6 ;
    %load/vec4 v0x5e08af803340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %pushi/str "BRANCH";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.13 ;
    %pushi/str "BEQ";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.14 ;
    %pushi/str "BNE";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.15 ;
    %pushi/str "BLT";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.16 ;
    %pushi/str "BGE";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.17 ;
    %pushi/str "BLTU";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.18 ;
    %pushi/str "BGEU";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.20;
T_17.20 ;
    %pop/vec4 1;
    %jmp T_17.12;
T_17.7 ;
    %load/vec4 v0x5e08af803340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %pushi/str "LOAD";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.27;
T_17.21 ;
    %pushi/str "LB";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.27;
T_17.22 ;
    %pushi/str "LH";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.27;
T_17.23 ;
    %pushi/str "LW";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.27;
T_17.24 ;
    %pushi/str "LBU";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.27;
T_17.25 ;
    %pushi/str "LHU";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.27;
T_17.27 ;
    %pop/vec4 1;
    %jmp T_17.12;
T_17.8 ;
    %load/vec4 v0x5e08af803340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %pushi/str "STORE";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.32;
T_17.28 ;
    %pushi/str "SB";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.32;
T_17.29 ;
    %pushi/str "SH";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.32;
T_17.30 ;
    %pushi/str "SW";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.32;
T_17.32 ;
    %pop/vec4 1;
    %jmp T_17.12;
T_17.9 ;
    %load/vec4 v0x5e08af803340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %pushi/str "I-TYPE";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.33 ;
    %pushi/str "ADDI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.34 ;
    %pushi/str "SLTI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.35 ;
    %pushi/str "SLTIU";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.36 ;
    %pushi/str "XORI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.37 ;
    %pushi/str "ORI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.38 ;
    %pushi/str "ANDI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.39 ;
    %pushi/str "SLLI";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.40 ;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_17.43, 8;
    %pushi/vec4 1397899593, 0, 32; draw_string_vec4
    %jmp/1 T_17.44, 8;
T_17.43 ; End of true expr.
    %pushi/vec4 1397902409, 0, 32; draw_string_vec4
    %jmp/0 T_17.44, 8;
 ; End of false expr.
    %blend;
T_17.44;
    %pushv/str; Cast BOOL/LOGIC to string
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.42;
T_17.42 ;
    %pop/vec4 1;
    %jmp T_17.12;
T_17.10 ;
    %load/vec4 v0x5e08af803340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.52, 6;
    %pushi/str "R-TYPE";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.45 ;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_17.55, 8;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %jmp/1 T_17.56, 8;
T_17.55 ; End of true expr.
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %jmp/0 T_17.56, 8;
 ; End of false expr.
    %blend;
T_17.56;
    %pushv/str; Cast BOOL/LOGIC to string
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.46 ;
    %pushi/str "SLL";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.47 ;
    %pushi/str "SLT";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.48 ;
    %pushi/str "SLTU";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.49 ;
    %pushi/str "XOR";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.50 ;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_17.57, 8;
    %pushi/vec4 5460545, 0, 24; draw_string_vec4
    %jmp/1 T_17.58, 8;
T_17.57 ; End of true expr.
    %pushi/vec4 5460556, 0, 24; draw_string_vec4
    %jmp/0 T_17.58, 8;
 ; End of false expr.
    %blend;
T_17.58;
    %pushv/str; Cast BOOL/LOGIC to string
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.51 ;
    %pushi/str "OR";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.52 ;
    %pushi/str "AND";
    %store/str v0x5e08af7ce0a0_0;
    %jmp T_17.54;
T_17.54 ;
    %pop/vec4 1;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %vpi_call/w 3 135 "$display", "PC=%0d: %s rd=x%0d, rs1=x%0d, rs2=x%0d, ALUResult=%0d", v0x5e08af803040_0, v0x5e08af7ce0a0_0, v0x5e08af7f1840_0, v0x5e08af7f1920_0, v0x5e08af7f19e0_0, v0x5e08af802de0_0 {0 0 0};
    %load/vec4 v0x5e08af802fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.59, 8;
    %load/vec4 v0x5e08af802de0_0;
    %dup/vec4;
    %pushi/vec4 4100, 0, 32;
    %cmp/u;
    %jmp/1 T_17.61, 6;
    %dup/vec4;
    %pushi/vec4 4104, 0, 32;
    %cmp/u;
    %jmp/1 T_17.62, 6;
    %dup/vec4;
    %pushi/vec4 4108, 0, 32;
    %cmp/u;
    %jmp/1 T_17.63, 6;
    %load/vec4 v0x5e08af802de0_0;
    %cmpi/u 4096, 0, 32;
    %jmp/0xz  T_17.66, 5;
    %vpi_call/w 3 146 "$display", "*** MEM STORE: Addr=%0d, Data=%0d", v0x5e08af802de0_0, v0x5e08af8031e0_0 {0 0 0};
T_17.66 ;
    %jmp T_17.65;
T_17.61 ;
    %vpi_call/w 3 141 "$display", "*** LED WRITE: value=%0d (binary: 4'b%b)", v0x5e08af8031e0_0, v0x5e08af803420_0 {0 0 0};
    %jmp T_17.65;
T_17.62 ;
    %vpi_call/w 3 142 "$display", "*** SEG1 WRITE: value=%0d (7-seg: 7'b%b)", v0x5e08af8031e0_0, v0x5e08af803840_0 {0 0 0};
    %jmp T_17.65;
T_17.63 ;
    %vpi_call/w 3 143 "$display", "*** SEG2 WRITE: value=%0d (7-seg: 7'b%b)", v0x5e08af8031e0_0, v0x5e08af803900_0 {0 0 0};
    %jmp T_17.65;
T_17.65 ;
    %pop/vec4 1;
    %load/vec4 v0x5e08af802de0_0;
    %cmpi/e 96, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.70, 4;
    %load/vec4 v0x5e08af8031e0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.70;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.68, 8;
    %vpi_call/w 3 151 "$display", "=======================================" {0 0 0};
    %vpi_call/w 3 152 "$display", "*** SUCCESS: Program completed! ***" {0 0 0};
    %vpi_call/w 3 153 "$display", "*** Final I/O state:" {0 0 0};
    %vpi_call/w 3 154 "$display", "***   LEDs: 4'b%b", v0x5e08af803420_0 {0 0 0};
    %vpi_call/w 3 155 "$display", "***   Segment 1: 7'b%b", v0x5e08af803840_0 {0 0 0};
    %vpi_call/w 3 156 "$display", "***   Segment 2: 7'b%b", v0x5e08af803900_0 {0 0 0};
    %vpi_call/w 3 157 "$display", "*** Final registers:" {0 0 0};
    %fork t_9, S_0x5e08af7f1610;
    %jmp t_8;
    .scope S_0x5e08af7f1610;
t_9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5e08af7ac0d0_0, 0, 32;
T_17.71 ;
    %load/vec4 v0x5e08af7ac0d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.72, 5;
    %ix/getv/s 4, v0x5e08af7ac0d0_0;
    %load/vec4a v0x5e08af803650, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.73, 4;
    %vpi_call/w 3 160 "$display", "  x%0d = %0d", v0x5e08af7ac0d0_0, &A<v0x5e08af803650, v0x5e08af7ac0d0_0 > {0 0 0};
T_17.73 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e08af7ac0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5e08af7ac0d0_0, 0, 32;
    %jmp T_17.71;
T_17.72 ;
    %end;
    .scope S_0x5e08af7f1460;
t_8 %join;
    %vpi_call/w 3 163 "$display", "=======================================" {0 0 0};
    %vpi_call/w 3 164 "$finish" {0 0 0};
T_17.68 ;
T_17.59 ;
    %load/vec4 v0x5e08af802ec0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_17.75, 4;
    %load/vec4 v0x5e08af802de0_0;
    %dup/vec4;
    %pushi/vec4 4096, 0, 32;
    %cmp/u;
    %jmp/1 T_17.77, 6;
    %jmp T_17.78;
T_17.77 ;
    %vpi_call/w 3 171 "$display", "*** SWITCH READ: value=4'b%b", v0x5e08af8039c0_0 {0 0 0};
    %jmp T_17.78;
T_17.78 ;
    %pop/vec4 1;
T_17.75 ;
    %end;
    .scope S_0x5e08af7cfaa0;
t_6 %join;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5e08af7cfaa0;
T_18 ;
    %delay 2000, 0;
    %vpi_call/w 3 180 "$display", "=== TIMEOUT ===" {0 0 0};
    %vpi_call/w 3 181 "$display", "Final I/O state: LEDs=%b, SEG1=%b, SEG2=%b", v0x5e08af803420_0, v0x5e08af803840_0, v0x5e08af803900_0 {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "io.sv";
    "riscv_single.sv";
    "controller.sv";
    "aludec.sv";
    "maindecoder.sv";
    "datapath.sv";
    "alu.sv";
    "extend.sv";
    "adder.sv";
    "mux2.sv";
    "flopr.sv";
    "regfile.sv";
    "mux3.sv";
