#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f37806faf0 .scope module, "reg_file_tb" "reg_file_tb" 2 4;
 .timescale 0 0;
v0x55f378090020_0 .var "CLK", 0 0;
v0x55f378090110_0 .var "IN", 31 0;
v0x55f3780901e0_0 .var "INADDRESS", 4 0;
v0x55f3780902e0_0 .net "OUT1", 31 0, L_0x55f378090a20;  1 drivers
v0x55f3780903b0_0 .var "OUT1ADDRESS", 4 0;
v0x55f3780904a0_0 .net "OUT2", 31 0, L_0x55f378090e30;  1 drivers
v0x55f378090570_0 .var "OUT2ADDRESS", 4 0;
v0x55f378090640_0 .var "RESET", 0 0;
v0x55f378090710_0 .var "WRITE", 0 0;
S_0x55f37806fc80 .scope task, "check_reg" "check_reg" 2 58, 2 58 0, S_0x55f37806faf0;
 .timescale 0 0;
v0x55f37806fe10_0 .var "address1", 4 0;
v0x55f37808e6e0_0 .var "address2", 4 0;
v0x55f37808e7c0_0 .var "expected_value1", 31 0;
v0x55f37808e880_0 .var "expected_value2", 31 0;
TD_reg_file_tb.check_reg ;
    %load/vec4 v0x55f37806fe10_0;
    %store/vec4 v0x55f3780903b0_0, 0, 5;
    %load/vec4 v0x55f37808e6e0_0;
    %store/vec4 v0x55f378090570_0, 0, 5;
    %vpi_call 2 66 "$display", "out1 : %h | out2 : %h | expected1 : %h | expected2 : %h", v0x55f3780902e0_0, v0x55f3780904a0_0, v0x55f37808e7c0_0, v0x55f37808e880_0 {0 0 0};
    %load/vec4 v0x55f3780902e0_0;
    %load/vec4 v0x55f37808e7c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f3780904a0_0;
    %load/vec4 v0x55f37808e880_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 71 "$display", "Testbench success for Check values in the register." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 77 "$error", "Mismatch detected!" {0 0 0};
T_0.1 ;
    %end;
S_0x55f37808e960 .scope module, "uut" "reg_file" 2 14, 3 1 0, S_0x55f37806faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT1";
    .port_info 2 /OUTPUT 32 "OUT2";
    .port_info 3 /INPUT 5 "INADDRESS";
    .port_info 4 /INPUT 5 "OUT1ADDRESS";
    .port_info 5 /INPUT 5 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0x55f378090a20/d .functor BUFZ 32, L_0x55f3780907e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f378090a20 .delay 32 (2,2,2) L_0x55f378090a20/d;
L_0x55f378090e30/d .functor BUFZ 32, L_0x55f378090bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f378090e30 .delay 32 (2,2,2) L_0x55f378090e30/d;
v0x55f37808ecd0_0 .net "CLK", 0 0, v0x55f378090020_0;  1 drivers
v0x55f37808edb0_0 .net "IN", 31 0, v0x55f378090110_0;  1 drivers
v0x55f37808ee90_0 .net "INADDRESS", 4 0, v0x55f3780901e0_0;  1 drivers
v0x55f37808ef80_0 .net "OUT1", 31 0, L_0x55f378090a20;  alias, 1 drivers
v0x55f37808f060_0 .net "OUT1ADDRESS", 4 0, v0x55f3780903b0_0;  1 drivers
v0x55f37808f190_0 .net "OUT2", 31 0, L_0x55f378090e30;  alias, 1 drivers
v0x55f37808f270_0 .net "OUT2ADDRESS", 4 0, v0x55f378090570_0;  1 drivers
v0x55f37808f350 .array "REGISTER", 31 0, 31 0;
v0x55f37808f410_0 .net "RESET", 0 0, v0x55f378090640_0;  1 drivers
v0x55f37808f4d0_0 .net "WRITE", 0 0, v0x55f378090710_0;  1 drivers
v0x55f37808f590_0 .net *"_ivl_0", 31 0, L_0x55f3780907e0;  1 drivers
v0x55f37808f670_0 .net *"_ivl_10", 6 0, L_0x55f378090c70;  1 drivers
L_0x7fe794bd6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f37808f750_0 .net *"_ivl_13", 1 0, L_0x7fe794bd6060;  1 drivers
v0x55f37808f830_0 .net *"_ivl_2", 6 0, L_0x55f3780908e0;  1 drivers
L_0x7fe794bd6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f37808f910_0 .net *"_ivl_5", 1 0, L_0x7fe794bd6018;  1 drivers
v0x55f37808f9f0_0 .net *"_ivl_8", 31 0, L_0x55f378090bd0;  1 drivers
v0x55f37808fad0_0 .var/i "i", 31 0;
E_0x55f37806c650 .event posedge, v0x55f37808ecd0_0;
E_0x55f37806be00 .event edge, v0x55f37808f410_0;
L_0x55f3780907e0 .array/port v0x55f37808f350, L_0x55f3780908e0;
L_0x55f3780908e0 .concat [ 5 2 0 0], v0x55f3780903b0_0, L_0x7fe794bd6018;
L_0x55f378090bd0 .array/port v0x55f37808f350, L_0x55f378090c70;
L_0x55f378090c70 .concat [ 5 2 0 0], v0x55f378090570_0, L_0x7fe794bd6060;
S_0x55f37808fcd0 .scope task, "write_reg" "write_reg" 2 42, 2 42 0, S_0x55f37806faf0;
 .timescale 0 0;
v0x55f37808fe60_0 .var "address", 4 0;
v0x55f37808ff40_0 .var "data", 31 0;
TD_reg_file_tb.write_reg ;
    %load/vec4 v0x55f37808ff40_0;
    %store/vec4 v0x55f378090110_0, 0, 32;
    %load/vec4 v0x55f37808fe60_0;
    %store/vec4 v0x55f3780901e0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f378090710_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f378090710_0, 0, 1;
    %vpi_call 2 50 "$display", "Testbench success for Write values to the register." {0 0 0};
    %end;
    .scope S_0x55f37808e960;
T_2 ;
    %wait E_0x55f37806be00;
    %load/vec4 v0x55f37808f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f37808fad0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55f37808fad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f37808fad0_0;
    %store/vec4a v0x55f37808f350, 4, 0;
    %load/vec4 v0x55f37808fad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f37808fad0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f37808e960;
T_3 ;
    %wait E_0x55f37806c650;
    %delay 1, 0;
    %load/vec4 v0x55f37808f4d0_0;
    %load/vec4 v0x55f37808f410_0;
    %nor/r;
    %and;
    %load/vec4 v0x55f37808ee90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f37808edb0_0;
    %load/vec4 v0x55f37808ee90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55f37808f350, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f37806faf0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x55f378090020_0;
    %inv;
    %store/vec4 v0x55f378090020_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f37806faf0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f378090020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f378090110_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f3780901e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f3780903b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55f378090570_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f378090710_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f37808ff40_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55f37808fe60_0, 0, 5;
    %fork TD_reg_file_tb.write_reg, S_0x55f37808fcd0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55f37808ff40_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55f37808fe60_0, 0, 5;
    %fork TD_reg_file_tb.write_reg, S_0x55f37808fcd0;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55f37806fe10_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55f37808e6e0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55f37808e7c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55f37808e880_0, 0, 32;
    %fork TD_reg_file_tb.check_reg, S_0x55f37806fc80;
    %join;
    %vpi_call 2 104 "$display", "Testbench complete." {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "././reg_file.v";
