-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SCIG is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of SCIG is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv12_510 : STD_LOGIC_VECTOR (11 downto 0) := "010100010000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_64D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000110010011011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal exitcond_reg_895 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_904 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_908 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond2_reg_886 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal tmp_93_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_reg_924_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_reg_924_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i6_reg_235 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_reg_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_6_reg_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_780 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_V_283_reg_784 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_V_285_reg_789 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal tmp_V_287_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal tmp_V_291_reg_800 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal KER_size_0_fu_341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_reg_805 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal baseIterBound_fu_350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal baseIterBound_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_reg_876 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal KER_bound_fu_374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal exitcond2_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state11_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_7_fu_383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op181_read_state17 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal exitcond_reg_895_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_8_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_8_reg_899 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_904_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp_2_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_fu_482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_reg_917 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op114_read_state15 : BOOLEAN;
    signal ap_block_state15_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state18_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state21_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal tmp_93_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_ind_fu_536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_ind_reg_928 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_ind_reg_928_pp1_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_96_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_inp_1_fu_611_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_94_fu_729_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_94_reg_951 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op161_read_state16 : BOOLEAN;
    signal ap_block_state16_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state19_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_state22_pp1_stage2_iter2 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal inputBuf_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputBuf_V_load_1_reg_966 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state11 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state14 : STD_LOGIC;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal inputBuf_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal inputBuf_V_ce0 : STD_LOGIC;
    signal inputBuf_V_we0 : STD_LOGIC;
    signal inputBuf_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputBuf_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal inputBuf_V_ce1 : STD_LOGIC;
    signal inputBuf_V_we1 : STD_LOGIC;
    signal inElem_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal inElem_V_ce0 : STD_LOGIC;
    signal inElem_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inElem_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal inElem_V_ce1 : STD_LOGIC;
    signal inElem_V_we1 : STD_LOGIC;
    signal inElem_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_inp_phi_fu_250_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_phi_fu_262_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter0_inp_1_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter0_inp_6_reg_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_305_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_241_fu_695_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter1_storemerge_reg_301 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter0_storemerge_reg_301 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_90_fu_700_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_165_2_fu_709_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_165_1_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_95_fu_734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_174_1_fu_745_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_174_2_fu_764_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_301_fu_750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal tmp_V_302_fu_755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal tmp_V_303_fu_769_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp1_stage2_01001 : BOOLEAN;
    signal IFMPadDimSqrt_fu_102 : STD_LOGIC_VECTOR (11 downto 0);
    signal oy_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_fu_619_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ox_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal ox_1_fu_579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ky_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal ky_3_fu_559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_j_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_j_1_fu_677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_i_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_i_2_fu_669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal kx_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal kx_3_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_239_fu_471_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_240_fu_632_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal baseIterBound_fu_350_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal extLd_fu_403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_413_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_235_fu_427_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_236_fu_437_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_237_fu_447_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_238_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_fu_419_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_506_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_243_fu_512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_244_fu_518_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_fu_530_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal oy_1_fu_599_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_99_fu_605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp_j_3_fu_637_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_i_1_fu_649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_92_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_661_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_2_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_1_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_245_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_173_1_fu_739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_173_2_fu_759_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_block_pp1 : BOOLEAN;
    signal ap_predicate_op189_store_state17 : BOOLEAN;
    signal ap_enable_operation_189 : BOOLEAN;
    signal ap_enable_state17_pp1_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op194_store_state17 : BOOLEAN;
    signal ap_enable_operation_194 : BOOLEAN;
    signal ap_predicate_op199_store_state18 : BOOLEAN;
    signal ap_enable_operation_199 : BOOLEAN;
    signal ap_enable_state18_pp1_iter1_stage1 : BOOLEAN;
    signal ap_enable_operation_205 : BOOLEAN;
    signal ap_enable_state19_pp1_iter1_stage2 : BOOLEAN;
    signal ap_enable_operation_210 : BOOLEAN;
    signal ap_enable_state20_pp1_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_enable_operation_213 : BOOLEAN;
    signal ap_enable_operation_219 : BOOLEAN;
    signal ap_enable_state21_pp1_iter2_stage1 : BOOLEAN;
    signal ap_enable_operation_220 : BOOLEAN;
    signal ap_enable_state22_pp1_iter2_stage2 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_807 : BOOLEAN;
    signal ap_condition_483 : BOOLEAN;
    signal ap_condition_460 : BOOLEAN;

    component cifar_10_mul_32s_bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cifar_10_mul_32s_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SCIG_inputBuf_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SCIG_inElem_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    inputBuf_V_U : component SCIG_inputBuf_V
    generic map (
        DataWidth => 16,
        AddressRange => 10500,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputBuf_V_address0,
        ce0 => inputBuf_V_ce0,
        we0 => inputBuf_V_we0,
        d0 => inElem_V_q0,
        q0 => inputBuf_V_q0,
        address1 => inputBuf_V_address1,
        ce1 => inputBuf_V_ce1,
        we1 => inputBuf_V_we1,
        d1 => ap_phi_mux_storemerge_phi_fu_305_p4,
        q1 => inputBuf_V_q1);

    inElem_V_U : component SCIG_inElem_V
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inElem_V_address0,
        ce0 => inElem_V_ce0,
        q0 => inElem_V_q0,
        address1 => inElem_V_address1,
        ce1 => inElem_V_ce1,
        we1 => inElem_V_we1,
        d1 => inElem_V_d1);

    cifar_10_mul_32s_bkb_U11 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_291_reg_800,
        din1 => tmp_V_285_reg_789,
        dout => KER_size_0_fu_341_p2);

    cifar_10_mul_32s_cud_U12 : component cifar_10_mul_32s_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_283_reg_784,
        din1 => baseIterBound_fu_350_p1,
        dout => baseIterBound_fu_350_p2);

    cifar_10_mul_32s_bkb_U13 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_285_reg_789,
        din1 => KER_size_0_reg_805,
        dout => KER_size_1_fu_370_p2);

    cifar_10_mul_32s_bkb_U14 : component cifar_10_mul_32s_bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_V_287_reg_795,
        din1 => KER_size_1_reg_876,
        dout => KER_bound_fu_374_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state11);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter0_inp_1_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_807)) then
                if ((tmp_84_fu_407_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp1_iter0_inp_1_reg_269 <= ap_phi_mux_inp_phi_fu_250_p4;
                elsif ((tmp_84_fu_407_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp1_iter0_inp_1_reg_269 <= inp_2_fu_465_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter0_inp_6_reg_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_fu_488_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_98_fu_585_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)))) then 
                ap_phi_reg_pp1_iter0_inp_6_reg_280 <= ap_phi_reg_pp1_iter0_inp_1_reg_269;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_98_fu_585_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                ap_phi_reg_pp1_iter0_inp_6_reg_280 <= p_inp_1_fu_611_p3;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_storemerge_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_460)) then
                if ((ap_const_boolean_1 = ap_condition_483)) then 
                    ap_phi_reg_pp1_iter1_storemerge_reg_301 <= ap_const_lv16_2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_storemerge_reg_301 <= ap_phi_reg_pp1_iter0_storemerge_reg_301;
                end if;
            end if; 
        end if;
    end process;

    i6_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_378_p2 = ap_const_lv1_0))) then 
                i6_reg_235 <= i_7_fu_383_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i6_reg_235 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                i_reg_258 <= i_8_reg_899;
            elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                i_reg_258 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    inp_i_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                inp_i_fu_130 <= inp_i_2_fu_669_p3;
            elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                inp_i_fu_130 <= ap_const_lv32_FFFFFFFE;
            end if; 
        end if;
    end process;

    inp_j_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                inp_j_fu_126 <= inp_j_1_fu_677_p3;
            elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                inp_j_fu_126 <= ap_const_lv32_FFFFFFFE;
            end if; 
        end if;
    end process;

    inp_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                inp_reg_246 <= inp_6_reg_280;
            elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                inp_reg_246 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    kx_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                kx_fu_134 <= kx_3_fu_542_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_98_fu_585_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_98_fu_585_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1)))) then 
                kx_fu_134 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ky_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                ky_fu_122 <= ky_3_fu_559_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1)))) then 
                ky_fu_122 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ox_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (tmp_98_fu_585_p2 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                ox_fu_118 <= ox_1_fu_579_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_98_fu_585_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1)))) then 
                ox_fu_118 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    oy_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_98_fu_585_p2 = ap_const_lv1_1) and (tmp_97_fu_565_p2 = ap_const_lv1_1) and (tmp_96_fu_548_p2 = ap_const_lv1_1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then 
                oy_fu_114 <= p_1_fu_619_p3;
            elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then 
                oy_fu_114 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                KER_bound_reg_881 <= KER_bound_fu_374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_0))) then
                KER_size_0_reg_805 <= KER_size_0_fu_341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                KER_size_1_reg_876 <= KER_size_1_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then
                baseIterBound_reg_854 <= baseIterBound_fu_350_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond2_reg_886 <= exitcond2_fu_378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond_reg_895 <= exitcond_fu_389_p2;
                exitcond_reg_895_pp1_iter1_reg <= exitcond_reg_895;
                tmp_84_reg_904_pp1_iter1_reg <= tmp_84_reg_904;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                i_8_reg_899 <= i_8_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                inp_6_reg_280 <= ap_phi_reg_pp1_iter0_inp_6_reg_280;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1))) then
                inputBuf_V_load_1_reg_966 <= inputBuf_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_fu_488_p2 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then
                input_ind_reg_928 <= input_ind_fu_536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                input_ind_reg_928_pp1_iter1_reg <= input_ind_reg_928;
                tmp_93_reg_924_pp1_iter1_reg <= tmp_93_reg_924;
                tmp_93_reg_924_pp1_iter2_reg <= tmp_93_reg_924_pp1_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_84_fu_407_p2 = ap_const_lv1_1) and (exitcond_fu_389_p2 = ap_const_lv1_0))) then
                or_cond1_reg_908 <= or_cond1_fu_459_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond_fu_389_p2 = ap_const_lv1_0))) then
                tmp_84_reg_904 <= tmp_84_fu_407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then
                tmp_89_reg_917 <= tmp_89_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (exitcond_reg_895 = ap_const_lv1_0))) then
                tmp_93_reg_924 <= tmp_93_fu_488_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1))) then
                tmp_94_reg_951 <= tmp_94_fu_729_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_283_reg_784 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_285_reg_789 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_287_reg_795 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_291_reg_800 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_s_reg_780 <= tmp_s_fu_335_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, in_V_V_empty_n, out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, tmp_s_reg_780, exitcond2_fu_378_p2, ap_enable_reg_pp0_iter0, exitcond_fu_389_p2, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_s_reg_780 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond2_fu_378_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond2_fu_378_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (exitcond_fu_389_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (exitcond_fu_389_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp1_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    IFMPadDimSqrt_fu_102 <= ap_const_lv12_510;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(13);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_const_boolean_1 = ap_block_pp0_stage0_subdone) and (ap_ST_fsm_pp0_stage0 = ap_CS_fsm));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond2_reg_886)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((out_V_V_full_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond2_reg_886)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((out_V_V_full_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond2_reg_886)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((out_V_V_full_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0))));
    end process;


    ap_block_pp1_assign_proc : process(ap_CS_fsm, ap_block_pp1_stage0_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage1_subdone)
    begin
                ap_block_pp1 <= (((ap_const_boolean_1 = ap_block_pp1_stage0_subdone) and (ap_ST_fsm_pp1_stage0 = ap_CS_fsm)) or ((ap_const_boolean_1 = ap_block_pp1_stage2_subdone) and (ap_ST_fsm_pp1_stage2 = ap_CS_fsm)) or ((ap_const_boolean_1 = ap_block_pp1_stage1_subdone) and (ap_ST_fsm_pp1_stage1 = ap_CS_fsm)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, ap_predicate_op181_read_state17)
    begin
                ap_block_pp1_stage0_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op181_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, ap_predicate_op181_read_state17)
    begin
                ap_block_pp1_stage0_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op181_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, ap_predicate_op181_read_state17)
    begin
                ap_block_pp1_stage0_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op181_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, ap_predicate_op114_read_state15)
    begin
                ap_block_pp1_stage1_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, ap_predicate_op114_read_state15)
    begin
                ap_block_pp1_stage1_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, ap_predicate_op114_read_state15)
    begin
                ap_block_pp1_stage1_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage2_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter2_reg, ap_predicate_op161_read_state16)
    begin
                ap_block_pp1_stage2_01001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op161_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage2_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter2_reg, ap_predicate_op161_read_state16)
    begin
                ap_block_pp1_stage2_11001 <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op161_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage2_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter2_reg, ap_predicate_op161_read_state16)
    begin
                ap_block_pp1_stage2_subdone <= (((out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1)) or ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op161_read_state16 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter1_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, exitcond2_reg_886)
    begin
                ap_block_state12_pp0_stage0_iter1 <= (((out_V_V_full_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((in_V_V_empty_n = ap_const_logic_0) and (exitcond2_reg_886 = ap_const_lv1_0)));
    end process;

        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp1_stage1_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op114_read_state15)
    begin
                ap_block_state15_pp1_stage1_iter0 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op114_read_state15 = ap_const_boolean_1));
    end process;


    ap_block_state16_pp1_stage2_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op161_read_state16)
    begin
                ap_block_state16_pp1_stage2_iter0 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op161_read_state16 = ap_const_boolean_1));
    end process;


    ap_block_state17_pp1_stage0_iter1_assign_proc : process(in_V_V_empty_n, ap_predicate_op181_read_state17)
    begin
                ap_block_state17_pp1_stage0_iter1 <= ((in_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op181_read_state17 = ap_const_boolean_1));
    end process;

        ap_block_state18_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state2 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state20_pp1_stage0_iter2_assign_proc : process(out_V_V_full_n, tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_block_state20_pp1_stage0_iter2 <= ((out_V_V_full_n = ap_const_logic_0) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1));
    end process;


    ap_block_state21_pp1_stage1_iter2_assign_proc : process(out_V_V_full_n, tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_block_state21_pp1_stage1_iter2 <= ((out_V_V_full_n = ap_const_logic_0) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1));
    end process;


    ap_block_state22_pp1_stage2_iter2_assign_proc : process(out_V_V_full_n, tmp_93_reg_924_pp1_iter2_reg)
    begin
                ap_block_state22_pp1_stage2_iter2 <= ((out_V_V_full_n = ap_const_logic_0) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1));
    end process;


    ap_block_state3_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state3 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state4 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state5 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state6 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state7 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(in_V_V_empty_n, out_V_V_full_n)
    begin
                ap_block_state8 <= ((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_460_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001)
    begin
                ap_condition_460 <= ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;


    ap_condition_483_assign_proc : process(exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908)
    begin
                ap_condition_483 <= ((or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0));
    end process;


    ap_condition_807_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, exitcond_fu_389_p2, ap_block_pp1_stage0_11001)
    begin
                ap_condition_807 <= ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond_fu_389_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state11_assign_proc : process(exitcond2_fu_378_p2)
    begin
        if ((exitcond2_fu_378_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state14_assign_proc : process(exitcond_fu_389_p2)
    begin
        if ((exitcond_fu_389_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_189_assign_proc : process(ap_predicate_op189_store_state17)
    begin
                ap_enable_operation_189 <= (ap_predicate_op189_store_state17 = ap_const_boolean_1);
    end process;


    ap_enable_operation_194_assign_proc : process(ap_predicate_op194_store_state17)
    begin
                ap_enable_operation_194 <= (ap_predicate_op194_store_state17 = ap_const_boolean_1);
    end process;


    ap_enable_operation_199_assign_proc : process(ap_predicate_op199_store_state18)
    begin
                ap_enable_operation_199 <= (ap_predicate_op199_store_state18 = ap_const_boolean_1);
    end process;


    ap_enable_operation_205_assign_proc : process(tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_enable_operation_205 <= (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_209_assign_proc : process(tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_enable_operation_209 <= (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_210_assign_proc : process(tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_enable_operation_210 <= (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_213_assign_proc : process(tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_enable_operation_213 <= (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_219_assign_proc : process(tmp_93_reg_924_pp1_iter1_reg)
    begin
                ap_enable_operation_219 <= (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_220_assign_proc : process(tmp_93_reg_924_pp1_iter2_reg)
    begin
                ap_enable_operation_220 <= (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_enable_state17_pp1_iter1_stage0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1)
    begin
                ap_enable_state17_pp1_iter1_stage0 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_enable_state18_pp1_iter1_stage1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1)
    begin
                ap_enable_state18_pp1_iter1_stage1 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1));
    end process;


    ap_enable_state19_pp1_iter1_stage2_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter1)
    begin
                ap_enable_state19_pp1_iter1_stage2 <= ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2));
    end process;


    ap_enable_state20_pp1_iter2_stage0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter2)
    begin
                ap_enable_state20_pp1_iter2_stage0 <= ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_enable_state21_pp1_iter2_stage1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter2)
    begin
                ap_enable_state21_pp1_iter2_stage1 <= ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1));
    end process;


    ap_enable_state22_pp1_iter2_stage2_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter2)
    begin
                ap_enable_state22_pp1_iter2_stage2 <= ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2));
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_262_p4_assign_proc : process(exitcond_reg_895, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, i_reg_258, i_8_reg_899)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
            ap_phi_mux_i_phi_fu_262_p4 <= i_8_reg_899;
        else 
            ap_phi_mux_i_phi_fu_262_p4 <= i_reg_258;
        end if; 
    end process;


    ap_phi_mux_inp_phi_fu_250_p4_assign_proc : process(exitcond_reg_895, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, inp_reg_246, inp_6_reg_280)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
            ap_phi_mux_inp_phi_fu_250_p4 <= inp_6_reg_280;
        else 
            ap_phi_mux_inp_phi_fu_250_p4 <= inp_reg_246;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_305_p4_assign_proc : process(exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_241_fu_695_p1, ap_phi_reg_pp1_iter1_storemerge_reg_301)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_305_p4 <= tmp_241_fu_695_p1;
        else 
            ap_phi_mux_storemerge_phi_fu_305_p4 <= ap_phi_reg_pp1_iter1_storemerge_reg_301;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_storemerge_reg_301 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op114_read_state15_assign_proc : process(exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908)
    begin
                ap_predicate_op114_read_state15 <= ((tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0));
    end process;


    ap_predicate_op161_read_state16_assign_proc : process(exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908)
    begin
                ap_predicate_op161_read_state16 <= ((tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0));
    end process;


    ap_predicate_op181_read_state17_assign_proc : process(exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908)
    begin
                ap_predicate_op181_read_state17 <= ((tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0));
    end process;


    ap_predicate_op189_store_state17_assign_proc : process(exitcond_reg_895, tmp_84_reg_904)
    begin
                ap_predicate_op189_store_state17 <= ((tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0));
    end process;


    ap_predicate_op194_store_state17_assign_proc : process(exitcond_reg_895, tmp_84_reg_904)
    begin
                ap_predicate_op194_store_state17 <= ((tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0));
    end process;


    ap_predicate_op199_store_state18_assign_proc : process(exitcond_reg_895_pp1_iter1_reg, tmp_84_reg_904_pp1_iter1_reg)
    begin
                ap_predicate_op199_store_state18 <= ((tmp_84_reg_904_pp1_iter1_reg = ap_const_lv1_1) and (exitcond_reg_895_pp1_iter1_reg = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
    baseIterBound_fu_350_p1 <= ap_const_lv32_64D8(16 - 1 downto 0);
    exitcond2_fu_378_p2 <= "1" when (i6_reg_235 = KER_bound_reg_881) else "0";
    exitcond_fu_389_p2 <= "1" when (ap_phi_mux_i_phi_fu_262_p4 = baseIterBound_reg_854) else "0";
        extLd_fu_403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(IFMPadDimSqrt_fu_102),32));

    i_7_fu_383_p2 <= std_logic_vector(unsigned(i6_reg_235) + unsigned(ap_const_lv32_1));
    i_8_fu_394_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_262_p4) + unsigned(ap_const_lv32_1));

    inElem_V_address0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            inElem_V_address0 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
            inElem_V_address0 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            inElem_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    inElem_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            inElem_V_address1 <= ap_const_lv64_2(8 - 1 downto 0);
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)))) then 
            inElem_V_address1 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1)))) then 
            inElem_V_address1 <= ap_const_lv64_0(8 - 1 downto 0);
        else 
            inElem_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    inElem_V_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then 
            inElem_V_ce0 <= ap_const_logic_1;
        else 
            inElem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inElem_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)))) then 
            inElem_V_ce1 <= ap_const_logic_1;
        else 
            inElem_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inElem_V_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_phi_mux_storemerge_phi_fu_305_p4, tmp_239_fu_471_p1, tmp_240_fu_632_p1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            inElem_V_d1 <= ap_phi_mux_storemerge_phi_fu_305_p4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0))) then 
            inElem_V_d1 <= tmp_240_fu_632_p1;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1)))) then 
            inElem_V_d1 <= ap_const_lv16_2;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            inElem_V_d1 <= tmp_239_fu_471_p1;
        else 
            inElem_V_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inElem_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (or_cond1_reg_908 = ap_const_lv1_1) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)))) then 
            inElem_V_we1 <= ap_const_logic_1;
        else 
            inElem_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    in_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, exitcond_reg_895, tmp_84_reg_904, or_cond1_reg_908, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond2_reg_886)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state8) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904 = ap_const_lv1_1) and (or_cond1_reg_908 = ap_const_lv1_0) and (exitcond_reg_895 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_V_V_empty_n, out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_886, ap_block_pp0_stage0_11001, ap_predicate_op181_read_state17, ap_block_pp1_stage0_11001, ap_predicate_op114_read_state15, ap_block_pp1_stage1_11001, ap_predicate_op161_read_state16, ap_block_pp1_stage2_11001)
    begin
        if (((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_predicate_op181_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_predicate_op161_read_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_predicate_op114_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    inp_2_fu_465_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_inp_phi_fu_250_p4));
    inp_i_1_fu_649_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(inp_i_fu_130));
    inp_i_2_fu_669_p3 <= 
        p_s_fu_661_p3 when (tmp_91_fu_643_p2(0) = '1') else 
        inp_i_fu_130;
    inp_j_1_fu_677_p3 <= 
        ap_const_lv32_FFFFFFFE when (tmp_91_fu_643_p2(0) = '1') else 
        inp_j_3_fu_637_p2;
    inp_j_3_fu_637_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(inp_j_fu_126));

    inputBuf_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_90_fu_700_p1, tmp_165_1_fu_719_p1, tmp_95_fu_734_p1)
    begin
        if ((ap_enable_reg_pp1_iter1 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
                inputBuf_V_address0 <= tmp_95_fu_734_p1(14 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
                inputBuf_V_address0 <= tmp_165_1_fu_719_p1(14 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
                inputBuf_V_address0 <= tmp_90_fu_700_p1(14 - 1 downto 0);
            else 
                inputBuf_V_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            inputBuf_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    inputBuf_V_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp1_iter2, tmp_165_2_fu_709_p1, tmp_174_1_fu_745_p1, tmp_174_2_fu_764_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            inputBuf_V_address1 <= tmp_174_2_fu_764_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
            inputBuf_V_address1 <= tmp_174_1_fu_745_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            inputBuf_V_address1 <= tmp_165_2_fu_709_p1(14 - 1 downto 0);
        else 
            inputBuf_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    inputBuf_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            inputBuf_V_ce0 <= ap_const_logic_1;
        else 
            inputBuf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp1_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
            inputBuf_V_ce1 <= ap_const_logic_1;
        else 
            inputBuf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, exitcond_reg_895, tmp_84_reg_904, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, exitcond_reg_895_pp1_iter1_reg, tmp_84_reg_904_pp1_iter1_reg, ap_block_pp1_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_84_reg_904_pp1_iter1_reg = ap_const_lv1_1) and (exitcond_reg_895_pp1_iter1_reg = ap_const_lv1_0)))) then 
            inputBuf_V_we0 <= ap_const_logic_1;
        else 
            inputBuf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inputBuf_V_we1_assign_proc : process(exitcond_reg_895, tmp_84_reg_904, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_84_reg_904 = ap_const_lv1_1) and (exitcond_reg_895 = ap_const_lv1_0))) then 
            inputBuf_V_we1 <= ap_const_logic_1;
        else 
            inputBuf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    input_ind_fu_536_p2 <= std_logic_vector(unsigned(tmp4_fu_530_p2) + unsigned(tmp3_fu_524_p2));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    kx_3_fu_542_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(kx_fu_134));
    ky_3_fu_559_p2 <= std_logic_vector(unsigned(ky_fu_122) + unsigned(ap_const_lv32_1));
    or_cond1_fu_459_p2 <= (tmp_238_fu_453_p2 or tmp_234_fu_419_p3);

    out_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond2_reg_886, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, tmp_93_reg_924_pp1_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state8) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage1)))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_V_din_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_V_V_dout, in_V_V_empty_n, out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_886, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, tmp_93_reg_924_pp1_iter2_reg, ap_block_pp0_stage0_01001, tmp_V_301_fu_750_p1, ap_block_pp1_stage0_01001, tmp_V_302_fu_755_p1, ap_block_pp1_stage1_01001, tmp_V_303_fu_769_p1, ap_block_pp1_stage2_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2_01001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1))) then 
            out_V_V_din <= tmp_V_303_fu_769_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1_01001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1))) then 
            out_V_V_din <= tmp_V_302_fu_755_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1))) then 
            out_V_V_din <= tmp_V_301_fu_750_p1;
        elsif (((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_886 = ap_const_lv1_0)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            out_V_V_din <= in_V_V_dout;
        else 
            out_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_V_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_V_V_empty_n, out_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_pp1_stage1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond2_reg_886, ap_enable_reg_pp1_iter2, tmp_93_reg_924_pp1_iter1_reg, tmp_93_reg_924_pp1_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_block_pp1_stage2_11001)
    begin
        if (((not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_reg_886 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (tmp_93_reg_924_pp1_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (tmp_93_reg_924_pp1_iter1_reg = ap_const_lv1_1)) or (not(((out_V_V_full_n = ap_const_logic_0) or (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ox_1_fu_579_p2 <= std_logic_vector(unsigned(ox_fu_118) + unsigned(ap_const_lv32_1));
    oy_1_fu_599_p2 <= std_logic_vector(unsigned(oy_fu_114) + unsigned(ap_const_lv32_1));
    p_1_fu_619_p3 <= 
        ap_const_lv32_0 when (tmp_99_fu_605_p2(0) = '1') else 
        oy_1_fu_599_p2;
    p_inp_1_fu_611_p3 <= 
        ap_const_lv32_0 when (tmp_99_fu_605_p2(0) = '1') else 
        ap_phi_reg_pp1_iter0_inp_1_reg_269;
    p_s_fu_661_p3 <= 
        ap_const_lv32_FFFFFFFE when (tmp_92_fu_655_p2(0) = '1') else 
        inp_i_1_fu_649_p2;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp3_fu_524_p2 <= std_logic_vector(unsigned(tmp_243_fu_512_p2) + unsigned(tmp_244_fu_518_p2));
    tmp4_fu_530_p2 <= std_logic_vector(unsigned(kx_fu_134) + unsigned(ox_fu_118));
    tmp_164_1_fu_714_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(tmp_89_reg_917));
    tmp_164_2_fu_704_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_89_reg_917));
    tmp_165_1_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_164_1_fu_714_p2),64));
    tmp_165_2_fu_709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_164_2_fu_704_p2),64));
    tmp_173_1_fu_739_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(tmp_94_fu_729_p2));
    tmp_173_2_fu_759_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_94_reg_951));
    tmp_174_1_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_173_1_fu_739_p2),64));
    tmp_174_2_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_173_2_fu_759_p2),64));
    tmp_234_fu_419_p3 <= tmp_85_fu_413_p2(31 downto 31);
    tmp_235_fu_427_p4 <= inp_i_fu_130(31 downto 5);
    tmp_236_fu_437_p4 <= inp_j_fu_126(31 downto 5);
    tmp_237_fu_447_p2 <= (tmp_236_fu_437_p4 or tmp_235_fu_427_p4);
    tmp_238_fu_453_p2 <= "0" when (tmp_237_fu_447_p2 = ap_const_lv27_0) else "1";
    tmp_239_fu_471_p1 <= in_V_V_dout(16 - 1 downto 0);
    tmp_240_fu_632_p1 <= in_V_V_dout(16 - 1 downto 0);
    tmp_241_fu_695_p1 <= in_V_V_dout(16 - 1 downto 0);
    tmp_242_fu_476_p2 <= std_logic_vector(shift_left(unsigned(inp_reg_246),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_243_fu_512_p2 <= std_logic_vector(shift_left(unsigned(tmp_fu_506_p2),to_integer(unsigned('0' & ap_const_lv32_5(31-1 downto 0)))));
    tmp_244_fu_518_p2 <= std_logic_vector(shift_left(unsigned(tmp_fu_506_p2),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_245_fu_724_p2 <= std_logic_vector(shift_left(unsigned(input_ind_reg_928_pp1_iter1_reg),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_84_fu_407_p2 <= "1" when (unsigned(ap_phi_mux_inp_phi_fu_250_p4) < unsigned(extLd_fu_403_p1)) else "0";
    tmp_85_fu_413_p2 <= (inp_j_fu_126 or inp_i_fu_130);
    tmp_89_fu_482_p2 <= std_logic_vector(unsigned(tmp_242_fu_476_p2) - unsigned(inp_reg_246));
    tmp_90_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_reg_917),64));
    tmp_91_fu_643_p2 <= "1" when (inp_j_3_fu_637_p2 = ap_const_lv32_22) else "0";
    tmp_92_fu_655_p2 <= "1" when (inp_i_1_fu_649_p2 = ap_const_lv32_22) else "0";
    tmp_93_fu_488_p2 <= "1" when (unsigned(ap_phi_reg_pp1_iter0_inp_1_reg_269) > unsigned(ap_const_lv32_D8)) else "0";
    tmp_94_fu_729_p2 <= std_logic_vector(unsigned(tmp_245_fu_724_p2) - unsigned(input_ind_reg_928_pp1_iter1_reg));
    tmp_95_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_94_fu_729_p2),64));
    tmp_96_fu_548_p2 <= "1" when (kx_3_fu_542_p2 = ap_const_lv32_5) else "0";
    tmp_97_fu_565_p2 <= "1" when (ky_3_fu_559_p2 = ap_const_lv32_5) else "0";
    tmp_98_fu_585_p2 <= "1" when (ox_1_fu_579_p2 = ap_const_lv32_20) else "0";
    tmp_99_fu_605_p2 <= "1" when (oy_1_fu_599_p2 = ap_const_lv32_20) else "0";
        tmp_V_301_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inputBuf_V_q0),32));

        tmp_V_302_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inputBuf_V_load_1_reg_966),32));

        tmp_V_303_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inputBuf_V_q1),32));

    tmp_fu_506_p2 <= std_logic_vector(unsigned(oy_fu_114) + unsigned(ky_fu_122));
    tmp_s_fu_335_p2 <= "1" when (in_V_V_dout = ap_const_lv32_0) else "0";
end behav;
