# 107-1-IC-Design
HW2_2018: HSPICE simulation for 1-bit Full Adder and E03.  
HW3: Median comparator for 5 distinct 8-bit signed binary numbers in 2's complement implemented by gate-level Verilog.  
HW4: Image linear classifier implemented by gate-level Verilog.
