{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 20:40:43 2016 " "Info: Processing started: Wed Dec 28 20:40:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 88 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div2:comb_3\|o_clk " "Info: Detected ripple clock \"clk_div2:comb_3\|o_clk\" as buffer" {  } { { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 243 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div2:comb_3\|o_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vblank " "Info: Detected ripple clock \"vblank\" as buffer" {  } { { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "vblank" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register line_count\[8\] register vblank 215.61 MHz 4.638 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 215.61 MHz between source register \"line_count\[8\]\" and destination register \"vblank\" (period= 4.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.475 ns + Longest register register " "Info: + Longest register to register delay is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_count\[8\] 1 REG LCFF_X22_Y20_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N27; Fanout = 5; REG Node = 'line_count\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_count[8] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.512 ns) 1.427 ns always0~2 2 COMB LCCOMB_X23_Y20_N12 2 " "Info: 2: + IC(0.915 ns) + CELL(0.512 ns) = 1.427 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 2; COMB Node = 'always0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { line_count[8] always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.177 ns) 1.898 ns LessThan3~0 3 COMB LCCOMB_X23_Y20_N22 10 " "Info: 3: + IC(0.294 ns) + CELL(0.177 ns) = 1.898 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 10; COMB Node = 'LessThan3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { always0~2 LessThan3~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.177 ns) 2.379 ns vblank~0 4 COMB LCCOMB_X23_Y20_N6 1 " "Info: 4: + IC(0.304 ns) + CELL(0.177 ns) = 2.379 ns; Loc. = LCCOMB_X23_Y20_N6; Fanout = 1; COMB Node = 'vblank~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan3~0 vblank~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.475 ns vblank 5 REG LCFF_X23_Y20_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.475 ns; Loc. = LCFF_X23_Y20_N7; Fanout = 1; REG Node = 'vblank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vblank~0 vblank } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 38.87 % ) " "Info: Total cell delay = 0.962 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 61.13 % ) " "Info: Total interconnect delay = 1.513 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { line_count[8] always0~2 LessThan3~0 vblank~0 vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { line_count[8] {} always0~2 {} LessThan3~0 {} vblank~0 {} vblank {} } { 0.000ns 0.915ns 0.294ns 0.304ns 0.000ns } { 0.000ns 0.512ns 0.177ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.924 ns - Smallest " "Info: - Smallest clock skew is -1.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.714 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.879 ns) 3.781 ns clk_div2:comb_3\|o_clk 2 REG LCFF_X23_Y20_N9 2 " "Info: 2: + IC(1.876 ns) + CELL(0.879 ns) = 3.781 ns; Loc. = LCFF_X23_Y20_N9; Fanout = 2; REG Node = 'clk_div2:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { CLOCK_50 clk_div2:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.602 ns) 4.714 ns vblank 3 REG LCFF_X23_Y20_N7 1 " "Info: 3: + IC(0.331 ns) + CELL(0.602 ns) = 4.714 ns; Loc. = LCFF_X23_Y20_N7; Fanout = 1; REG Node = 'vblank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 53.18 % ) " "Info: Total cell delay = 2.507 ns ( 53.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.207 ns ( 46.82 % ) " "Info: Total interconnect delay = 2.207 ns ( 46.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.714 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} } { 0.000ns 0.000ns 1.876ns 0.331ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.638 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.879 ns) 3.781 ns clk_div2:comb_3\|o_clk 2 REG LCFF_X23_Y20_N9 2 " "Info: 2: + IC(1.876 ns) + CELL(0.879 ns) = 3.781 ns; Loc. = LCFF_X23_Y20_N9; Fanout = 2; REG Node = 'clk_div2:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { CLOCK_50 clk_div2:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.291 ns) + CELL(0.000 ns) 5.072 ns clk_div2:comb_3\|o_clk~clkctrl 3 COMB CLKCTRL_G11 41 " "Info: 3: + IC(1.291 ns) + CELL(0.000 ns) = 5.072 ns; Loc. = CLKCTRL_G11; Fanout = 41; COMB Node = 'clk_div2:comb_3\|o_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.602 ns) 6.638 ns line_count\[8\] 4 REG LCFF_X22_Y20_N27 5 " "Info: 4: + IC(0.964 ns) + CELL(0.602 ns) = 6.638 ns; Loc. = LCFF_X22_Y20_N27; Fanout = 5; REG Node = 'line_count\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_div2:comb_3|o_clk~clkctrl line_count[8] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.77 % ) " "Info: Total cell delay = 2.507 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.131 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { CLOCK_50 clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl line_count[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} clk_div2:comb_3|o_clk~clkctrl {} line_count[8] {} } { 0.000ns 0.000ns 1.876ns 1.291ns 0.964ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.714 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} } { 0.000ns 0.000ns 1.876ns 0.331ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { CLOCK_50 clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl line_count[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} clk_div2:comb_3|o_clk~clkctrl {} line_count[8] {} } { 0.000ns 0.000ns 1.876ns 1.291ns 0.964ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 178 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { line_count[8] always0~2 LessThan3~0 vblank~0 vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { line_count[8] {} always0~2 {} LessThan3~0 {} vblank~0 {} vblank {} } { 0.000ns 0.915ns 0.294ns 0.304ns 0.000ns } { 0.000ns 0.512ns 0.177ns 0.177ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.714 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.714 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} } { 0.000ns 0.000ns 1.876ns 0.331ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { CLOCK_50 clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl line_count[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} clk_div2:comb_3|o_clk~clkctrl {} line_count[8] {} } { 0.000ns 0.000ns 1.876ns 1.291ns 0.964ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_G\[0\] cnt\[4\] 20.856 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_G\[0\]\" through register \"cnt\[4\]\" is 20.856 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.447 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 8.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.879 ns) 3.781 ns clk_div2:comb_3\|o_clk 2 REG LCFF_X23_Y20_N9 2 " "Info: 2: + IC(1.876 ns) + CELL(0.879 ns) = 3.781 ns; Loc. = LCFF_X23_Y20_N9; Fanout = 2; REG Node = 'clk_div2:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { CLOCK_50 clk_div2:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.879 ns) 4.991 ns vblank 3 REG LCFF_X23_Y20_N7 1 " "Info: 3: + IC(0.331 ns) + CELL(0.879 ns) = 4.991 ns; Loc. = LCFF_X23_Y20_N7; Fanout = 1; REG Node = 'vblank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 6.854 ns vblank~clkctrl 4 COMB CLKCTRL_G12 10 " "Info: 4: + IC(1.863 ns) + CELL(0.000 ns) = 6.854 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'vblank~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { vblank vblank~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 8.447 ns cnt\[4\] 5 REG LCFF_X21_Y24_N9 6 " "Info: 5: + IC(0.991 ns) + CELL(0.602 ns) = 8.447 ns; Loc. = LCFF_X21_Y24_N9; Fanout = 6; REG Node = 'cnt\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { vblank~clkctrl cnt[4] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 40.09 % ) " "Info: Total cell delay = 3.386 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 59.91 % ) " "Info: Total interconnect delay = 5.061 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.447 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank vblank~clkctrl cnt[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.447 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} vblank~clkctrl {} cnt[4] {} } { 0.000ns 0.000ns 1.876ns 0.331ns 1.863ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 210 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.132 ns + Longest register pin " "Info: + Longest register to pin delay is 12.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[4\] 1 REG LCFF_X21_Y24_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y24_N9; Fanout = 6; REG Node = 'cnt\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[4] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.495 ns) 2.025 ns put_ball:comb_293\|Add2~1 2 COMB LCCOMB_X23_Y22_N2 2 " "Info: 2: + IC(1.530 ns) + CELL(0.495 ns) = 2.025 ns; Loc. = LCCOMB_X23_Y22_N2; Fanout = 2; COMB Node = 'put_ball:comb_293\|Add2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.025 ns" { cnt[4] put_ball:comb_293|Add2~1 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.105 ns put_ball:comb_293\|Add2~3 3 COMB LCCOMB_X23_Y22_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.105 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 2; COMB Node = 'put_ball:comb_293\|Add2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { put_ball:comb_293|Add2~1 put_ball:comb_293|Add2~3 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.185 ns put_ball:comb_293\|Add2~5 4 COMB LCCOMB_X23_Y22_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.185 ns; Loc. = LCCOMB_X23_Y22_N6; Fanout = 2; COMB Node = 'put_ball:comb_293\|Add2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { put_ball:comb_293|Add2~3 put_ball:comb_293|Add2~5 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.643 ns put_ball:comb_293\|Add2~6 5 COMB LCCOMB_X23_Y22_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.643 ns; Loc. = LCCOMB_X23_Y22_N8; Fanout = 1; COMB Node = 'put_ball:comb_293\|Add2~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { put_ball:comb_293|Add2~5 put_ball:comb_293|Add2~6 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.517 ns) 4.048 ns put_ball:comb_293\|LessThan3~15 6 COMB LCCOMB_X24_Y21_N28 1 " "Info: 6: + IC(0.888 ns) + CELL(0.517 ns) = 4.048 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'put_ball:comb_293\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { put_ball:comb_293|Add2~6 put_ball:comb_293|LessThan3~15 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.506 ns put_ball:comb_293\|LessThan3~16 7 COMB LCCOMB_X24_Y21_N30 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 4.506 ns; Loc. = LCCOMB_X24_Y21_N30; Fanout = 1; COMB Node = 'put_ball:comb_293\|LessThan3~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { put_ball:comb_293|LessThan3~15 put_ball:comb_293|LessThan3~16 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.178 ns) 5.815 ns put_ball:comb_293\|rom_mux_output~0 8 COMB LCCOMB_X23_Y22_N24 1 " "Info: 8: + IC(1.131 ns) + CELL(0.178 ns) = 5.815 ns; Loc. = LCCOMB_X23_Y22_N24; Fanout = 1; COMB Node = 'put_ball:comb_293\|rom_mux_output~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { put_ball:comb_293|LessThan3~16 put_ball:comb_293|rom_mux_output~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.513 ns) 6.640 ns put_ball:comb_293\|rom_mux_output~3 9 COMB LCCOMB_X23_Y22_N28 1 " "Info: 9: + IC(0.312 ns) + CELL(0.513 ns) = 6.640 ns; Loc. = LCCOMB_X23_Y22_N28; Fanout = 1; COMB Node = 'put_ball:comb_293\|rom_mux_output~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { put_ball:comb_293|rom_mux_output~0 put_ball:comb_293|rom_mux_output~3 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 7.452 ns put_ball:comb_293\|rom_mux_output~7 10 COMB LCCOMB_X23_Y22_N0 10 " "Info: 10: + IC(0.291 ns) + CELL(0.521 ns) = 7.452 ns; Loc. = LCCOMB_X23_Y22_N0; Fanout = 10; COMB Node = 'put_ball:comb_293\|rom_mux_output~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { put_ball:comb_293|rom_mux_output~3 put_ball:comb_293|rom_mux_output~7 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(3.006 ns) 12.132 ns VGA_G\[0\] 11 PIN PIN_B8 0 " "Info: 11: + IC(1.674 ns) + CELL(3.006 ns) = 12.132 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'VGA_G\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.680 ns" { put_ball:comb_293|rom_mux_output~7 VGA_G[0] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영앛/2/de1_top.v" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.306 ns ( 51.98 % ) " "Info: Total cell delay = 6.306 ns ( 51.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns ( 48.02 % ) " "Info: Total interconnect delay = 5.826 ns ( 48.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.132 ns" { cnt[4] put_ball:comb_293|Add2~1 put_ball:comb_293|Add2~3 put_ball:comb_293|Add2~5 put_ball:comb_293|Add2~6 put_ball:comb_293|LessThan3~15 put_ball:comb_293|LessThan3~16 put_ball:comb_293|rom_mux_output~0 put_ball:comb_293|rom_mux_output~3 put_ball:comb_293|rom_mux_output~7 VGA_G[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.132 ns" { cnt[4] {} put_ball:comb_293|Add2~1 {} put_ball:comb_293|Add2~3 {} put_ball:comb_293|Add2~5 {} put_ball:comb_293|Add2~6 {} put_ball:comb_293|LessThan3~15 {} put_ball:comb_293|LessThan3~16 {} put_ball:comb_293|rom_mux_output~0 {} put_ball:comb_293|rom_mux_output~3 {} put_ball:comb_293|rom_mux_output~7 {} VGA_G[0] {} } { 0.000ns 1.530ns 0.000ns 0.000ns 0.000ns 0.888ns 0.000ns 1.131ns 0.312ns 0.291ns 1.674ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.178ns 0.513ns 0.521ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.447 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank vblank~clkctrl cnt[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.447 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} vblank~clkctrl {} cnt[4] {} } { 0.000ns 0.000ns 1.876ns 0.331ns 1.863ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.132 ns" { cnt[4] put_ball:comb_293|Add2~1 put_ball:comb_293|Add2~3 put_ball:comb_293|Add2~5 put_ball:comb_293|Add2~6 put_ball:comb_293|LessThan3~15 put_ball:comb_293|LessThan3~16 put_ball:comb_293|rom_mux_output~0 put_ball:comb_293|rom_mux_output~3 put_ball:comb_293|rom_mux_output~7 VGA_G[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.132 ns" { cnt[4] {} put_ball:comb_293|Add2~1 {} put_ball:comb_293|Add2~3 {} put_ball:comb_293|Add2~5 {} put_ball:comb_293|Add2~6 {} put_ball:comb_293|LessThan3~15 {} put_ball:comb_293|LessThan3~16 {} put_ball:comb_293|rom_mux_output~0 {} put_ball:comb_293|rom_mux_output~3 {} put_ball:comb_293|rom_mux_output~7 {} VGA_G[0] {} } { 0.000ns 1.530ns 0.000ns 0.000ns 0.000ns 0.888ns 0.000ns 1.131ns 0.312ns 0.291ns 1.674ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.517ns 0.458ns 0.178ns 0.513ns 0.521ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 20:40:44 2016 " "Info: Processing ended: Wed Dec 28 20:40:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
