#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue May  8 21:36:38 2018
# Process ID: 1372
# Current directory: F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1
# Command line: vivado.exe -log gtx3g_bert_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtx3g_bert_0.tcl
# Log file: F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1/gtx3g_bert_0.vds
# Journal file: F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.tmp/gtx3g_bert_axi_v1_0_project/gtx3g_bert_axi_v1_0_project.runs/gtx3g_bert_0_synth_1\vivado.jou
#-----------------------------------------------------------
source gtx3g_bert_0.tcl -notrace
