{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@203:213@HdlIdDef", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@278:288", "  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@258:268", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@201:211", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@270:280", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@204:214", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@275:285", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@202:212", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@259:269", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@262:272", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n"], ["hdl/projects/daq2/a10gx/system_top.v@199:209", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@274:284", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@269:279", "  wire              adc_dovf_3;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@263:273", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // instantiations\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@203:213", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@207:217", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n"], ["hdl/projects/daq2/a10gx/system_top.v@205:215", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@261:271", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@276:286", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@272:282", "  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@206:216", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@257:267", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@206:216", "  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@271:281", "  wire    [255:0]   rx_ip_data_s;\n  wire    [255:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@207:217", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@273:283", "  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@277:287", "  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  7:0]   rx_analog_reset_s;\n  wire    [  7:0]   rx_digital_reset_s;\n  wire    [  7:0]   rx_cdr_locked_s;\n  wire    [  7:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 22:0]   rx_xcvr_status_s;\n  wire    [  7:0]   rx_sof;\n  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n"], ["hdl/projects/daq2/a10gx/system_top.v@204:214", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@200:210", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@201:211", "  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@255:265", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@205:215", "  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@199:209", "  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@260:270", "  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@198:208", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@200:210", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@256:266", "  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@198:208", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"], ["hdl/projects/daq2/a10gx/system_top.v@202:212", "  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n  wire    [  3:0]   rx_analog_reset_s;\n  wire    [  3:0]   rx_digital_reset_s;\n  wire    [  3:0]   rx_cdr_locked_s;\n  wire    [  3:0]   rx_cal_busy_s;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@254:264", "  wire    [ 31:0]   adc1_data_b_s;\n  wire              adc1_dovf_s;\n  wire    [  3:0]   rx_ip_sof_s;\n  wire    [127:0]   rx_ip_data_s;\n  wire    [127:0]   rx_data_s;\n  wire              rx_sw_rstn_s;\n  wire              rx_sysref_s;\n  wire              rx_err_s;\n  wire              rx_ready_s;\n  wire    [  3:0]   rx_rst_state_s;\n  wire              rx_lane_aligned_s;\n"]], "Diff Content": {"Delete": [[208, "  wire              rx_lane_aligned_s;\n"]], "Add": []}}