<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://en.wikipedia.org/wiki/SuperH">Original</a>
    <h1>SuperH</h1>
    
    <div id="readability-page-1" class="page"><div id="mw-content-text" lang="en" dir="ltr"><div>
<table><caption>SuperH (SH)</caption><tbody><tr><th scope="row">Designer</th><td><a href="https://en.wikipedia.org/wiki/Hitachi_Ltd." title="Hitachi Ltd.">Hitachi Ltd.</a></td></tr><tr><th scope="row">Bits</th><td>32-bit (32 → 64)</td></tr><tr><th scope="row">Introduced</th><td>1990s</td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/Computer_architecture" title="Computer architecture">Design</a></th><td>RISC</td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/Instruction_set" title="Instruction set">Encoding</a></th><td>SH2: 16-bit instructions; SH2A and newer: mixed 16- and 32-bit instructions</td></tr><tr><th scope="row"><a href="https://en.wikipedia.org/wiki/Endianness" title="Endianness">Endianness</a></th><td>Bi</td></tr><tr><th scope="row">Open</th><td>Yes, and royalty free<sup id="cite_ref-1"><a href="#cite_note-1">[1]</a></sup></td></tr></tbody></table>
<p><b>SuperH</b> (or <b>SH</b>) is a <a href="https://en.wikipedia.org/wiki/32-bit" title="32-bit">32-bit</a> <a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computing" title="Reduced instruction set computing">reduced instruction set computing</a> (RISC) <a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA) developed by <a href="https://en.wikipedia.org/wiki/Hitachi" title="Hitachi">Hitachi</a> and currently produced by <a href="https://en.wikipedia.org/wiki/Renesas" title="Renesas">Renesas</a>. It is implemented by <a href="https://en.wikipedia.org/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> and <a href="https://en.wikipedia.org/wiki/Microprocessor" title="Microprocessor">microprocessors</a> for <a href="https://en.wikipedia.org/wiki/Embedded_system" title="Embedded system">embedded systems</a>.
</p><p>At the time of introduction, SuperH was notable for having fixed-length 16-bit instructions in spite of its 32-bit architecture. This was a novel approach; at the time, RISC processors always used an instruction size that was the same as the internal data width, typically 32-bits. Using smaller instructions had consequences, the <a href="https://en.wikipedia.org/wiki/Processor_register" title="Processor register">register file</a> was smaller and instructions were generally two-operand format. But for the market the SuperH was aimed at, this was a small price to pay for the improved memory and <a href="https://en.wikipedia.org/wiki/Processor_cache" title="Processor cache">processor cache</a> efficiency.
</p><p>Later versions of the design, starting with SH-5, included both 16- and 32-bit instructions, with the 16-bit versions mapping onto the 32-bit version inside the CPU. This allowed the <a href="https://en.wikipedia.org/wiki/Machine_code" title="Machine code">machine code</a> to continue using the shorter instructions to save memory, while not demanding the amount of instruction decoding logic needed if they were completely separate instructions. This concept is now known as a <a href="https://en.wikipedia.org/wiki/Compressed_instruction_set" title="Compressed instruction set">compressed instruction set</a> and is also used by other companies, the most notable example being <a href="https://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a> for its <a href="https://en.wikipedia.org/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a> instruction set.
</p><p>As of 2015, many of the original <a href="https://en.wikipedia.org/wiki/Patent" title="Patent">patents</a> for the SuperH architecture are expiring and the SH-2 CPU has been reimplemented as <a href="https://en.wikipedia.org/wiki/Open_source_hardware" title="Open source hardware">open source hardware</a> under the name <a href="#J_Core">J2</a>.
</p>


<h2><span id="History">History</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=1" title="Edit section: History">edit</a><span>]</span></span></h2>
<h3><span id="SH-1_and_SH-2">SH-1 and SH-2</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=2" title="Edit section: SH-1 and SH-2">edit</a><span>]</span></span></h3>
<div><div><p><a href="https://en.wikipedia.org/wiki/File:HD6417095_01.jpg"><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/4/4f/HD6417095_01.jpg/150px-HD6417095_01.jpg" decoding="async" width="150" height="139" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/4f/HD6417095_01.jpg/225px-HD6417095_01.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/4f/HD6417095_01.jpg/300px-HD6417095_01.jpg 2x" data-file-width="560" data-file-height="519"/></a></p><div><p>SH-2 on Sega 32X and Sega Saturn</p></div></div></div>
<p>The SuperH processor core family was first developed by <a href="https://en.wikipedia.org/wiki/Hitachi,_Ltd." title="Hitachi, Ltd.">Hitachi</a> in the early 1990s. The design concept was for a single <a href="https://en.wikipedia.org/wiki/Instruction_set" title="Instruction set">instruction set</a> (ISA) that would be <a href="https://en.wikipedia.org/wiki/Upward_compatible" title="Upward compatible">upward compatible</a> across a series of <a href="https://en.wikipedia.org/wiki/CPU_core" title="CPU core">CPU cores</a>.
</p><p>In the past, this sort of design problem would have been solved using <a href="https://en.wikipedia.org/wiki/Microcode" title="Microcode">microcode</a>, with the low-end models in the series performing non-implemented instructions as a series of more basic instructions. For instance, an instruction to perform a 32 x 32 -&gt; 64-bit multiply, a &#34;long multiply&#34;, might be implemented in hardware on high-end models but instead be performed as a series of additions on low-end models.
</p><p>One of the key realizations during the development of the <a href="https://en.wikipedia.org/wiki/RISC" title="RISC">RISC</a> concept was that the microcode had a finite decoding time, and as processors became faster, this represented an unacceptable performance overhead. To address this, Hitachi instead developed a single ISA for the entire line, with unsupported instructions causing traps on those implementations that didn&#39;t include hardware support. For instance, the initial models in the line, the SH-1 and SH-2, differed only in their support for 64-bit multiplication; the SH-2 supported <code id="" dir="ltr">MUL</code>, <code id="" dir="ltr">DMULS</code> and <code id="" dir="ltr">DMULU</code>, whereas the SH-1 would cause a trap if these were encountered.
</p><p>The ISA uses <a href="https://en.wikipedia.org/wiki/16-bit" title="16-bit">16-bit</a> instructions for better code density than 32-bit instructions, which was a great benefit at the time, due to the high cost of <a href="https://en.wikipedia.org/wiki/DRAM" title="DRAM">main memory</a>. The downsides to this approach were that there were fewer bits available to encode a register number or a constant value. In the SuperH ISA, there were only 16 registers, requiring four bits for the source and another four for the destination. The instruction itself was also four bits, leaving another four bits unaccounted. Some instructions used these last four bits for offsets in array accesses, while others combined the second register slot and last four bits to produce an 8-bit constant.
</p><p>Two models were initially introduced. The SH-1 was the basic model, supporting a total of 56 instructions. The SH-2 added 64-bit multiplication and a few additional commands for branching and other duties, bringing the total to 62 supported instructions. The SH-1 and the SH-2 were used in the <a href="https://en.wikipedia.org/wiki/Sega_Saturn" title="Sega Saturn">Sega Saturn</a>, <a href="https://en.wikipedia.org/wiki/Sega_32X" title="Sega 32X">Sega 32X</a> and <a href="https://en.wikipedia.org/wiki/Capcom_CPS-3" title="Capcom CPS-3">Capcom CPS-3</a>.<sup id="cite_ref-4"><a href="#cite_note-4">[4]</a></sup>
</p>
<h3><span id="SH-3">SH-3</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=3" title="Edit section: SH-3">edit</a><span>]</span></span></h3>
<p>A few years later, the SH-3 core was added to the family; new features included another interrupt concept, a <a href="https://en.wikipedia.org/wiki/Memory_management_unit" title="Memory management unit">memory management unit</a> (MMU), and a modified cache concept. These features required an extended instruction set, adding six new instructions for a total of 68. The SH-3 was <a href="https://en.wikipedia.org/wiki/Endianness#Bi-endian_hardware" title="Endianness">bi-endian</a>, running in either big-endian or little-endian byte ordering.
</p><p>The SH-3 core also added a <a href="https://en.wikipedia.org/wiki/Digital_signal_processing" title="Digital signal processing">DSP</a> extension, then called SH-3-DSP. With extended data paths for efficient DSP processing, special accumulators and a dedicated <a href="https://en.wikipedia.org/wiki/Multiply%E2%80%93accumulate" title="Multiply–accumulate">MAC</a>-type DSP engine, this core unified the DSP and the RISC processor world. A derivative of the DSP was also used with the original SH-2 core.
</p><p>Between 1994 and 1996, 35.1 million SuperH devices were shipped worldwide.<sup id="cite_ref-5"><a href="#cite_note-5">[5]</a></sup>
</p>
<h3><span id="SH-4">SH-4</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=4" title="Edit section: SH-4">edit</a><span>]</span></span></h3>
<p>In 1997, Hitachi and <a href="https://en.wikipedia.org/wiki/STMicroelectronics" title="STMicroelectronics">STMicroelectronics</a> (STM) started collaborating on the design of the SH-4 for the <a href="https://en.wikipedia.org/wiki/Dreamcast" title="Dreamcast">Dreamcast</a>. SH-4 featured <a href="https://en.wikipedia.org/wiki/Superscalar" title="Superscalar">superscalar</a> (2-way) instruction execution and a <a href="https://en.wikipedia.org/wiki/Vector_processor" title="Vector processor">vector</a> <a href="https://en.wikipedia.org/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a> (particularly suited to <a href="https://en.wikipedia.org/wiki/3d_graphics" title="3d graphics">3d graphics</a>). SH-4 based standard chips were introduced around 1998.<sup id="cite_ref-sh5_6-0"><a href="#cite_note-sh5-6">[6]</a></sup>
</p>
<h3><span id="Licensing">Licensing</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=5" title="Edit section: Licensing">edit</a><span>]</span></span></h3>
<p>In early 2001, Hitachi and STM formed the <a href="https://en.wikipedia.org/wiki/Patent_holding_company" title="Patent holding company">IP company</a> SuperH, Inc., which was going to license the SH-4 core to other companies and was developing the SH-5 architecture, the first move of SuperH into the 64-bit area. The earlier SH-1 through 3 remained the property of Hitachi.<sup id="cite_ref-sh5_6-1"><a href="#cite_note-sh5-6">[6]</a></sup><sup id="cite_ref-7"><a href="#cite_note-7">[7]</a></sup>
</p><p>In 2003, Hitachi and <a href="https://en.wikipedia.org/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi Electric</a> formed a joint-venture called <a href="https://en.wikipedia.org/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas Technology</a>, with Hitachi controlling 55% of it. In 2004, Renesas Technology bought STMicroelectronics&#39;s share of ownership in the SuperH Inc. and with it the licence to the SH cores.<sup id="cite_ref-8"><a href="#cite_note-8">[8]</a></sup> Renesas Technology later became Renesas Electronics, following their merger with <a href="https://en.wikipedia.org/wiki/NEC_Electronics" title="NEC Electronics">NEC Electronics</a>.
</p><p>The SH-5 design supported two modes of operation. SHcompact mode is equivalent to the user-mode instructions of the SH-4 instruction set. SHmedia mode is very different, using 32-bit instructions with sixty-four 64-bit integer registers and <a href="https://en.wikipedia.org/wiki/SIMD" title="SIMD">SIMD</a> instructions. In SHmedia mode the destination of a <a href="https://en.wikipedia.org/wiki/Branch_(computer_science)" title="Branch (computer science)">branch</a> (jump) is loaded into a branch register separately from the actual branch instruction. This allows the processor to prefetch instructions for a branch without having to snoop the instruction stream. The combination of a compact 16-bit instruction encoding with a more powerful 32-bit instruction encoding is not unique to SH-5; <a href="https://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a> processors have a 16-bit <a href="https://en.wikipedia.org/wiki/ARM_architecture#Thumb" title="ARM architecture">Thumb</a> mode (ARM licensed several patents from SuperH for Thumb<sup id="cite_ref-lwn_9-0"><a href="#cite_note-lwn-9">[9]</a></sup>) and <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> processors have a MIPS-16 mode. However, SH-5 differs because its backward compatibility mode is the 16-bit encoding rather than the 32-bit encoding.
</p><p>The last evolutionary step happened around 2003 where the cores from SH-2 up to SH-4 were getting unified into a superscalar SH-X core which formed a kind of instruction set superset of the previous architectures, and added support for <a href="https://en.wikipedia.org/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a>.
</p>
<h3><span id="Continued_availability">Continued availability</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=6" title="Edit section: Continued availability">edit</a><span>]</span></span></h3>
<p>Since 2010, the SuperH CPU cores, architecture and products are with <a href="https://en.wikipedia.org/wiki/Renesas_Electronics" title="Renesas Electronics">Renesas Electronics</a> and the architecture is consolidated around the SH-2, SH-2A, SH-3, SH-4 and SH-4A platforms. The system-on-chip products based on SH-3, SH-4 and SH-4A microprocessors were subsequently replaced by newer generations based on licensed CPU cores from <a href="https://en.wikipedia.org/wiki/Arm_Ltd." title="Arm Ltd.">Arm Ltd.</a>, with many of the existing models still marketed and sold until March 2025 through the Renesas Product Longevity Program.<sup id="cite_ref-10"><a href="#cite_note-10">[10]</a></sup>
</p><p>As of 2021, the SH-2A based SH72xx microcontrollers continue to be marketed by Renesas with guaranteed availability until February 2029, along with newer products based on several other architectures including <a href="https://en.wikipedia.org/wiki/Arm_architecture" title="Arm architecture">Arm</a>, <a href="https://en.wikipedia.org/wiki/RX_microcontroller_family" title="RX microcontroller family">RX</a>, and <a href="https://en.wikipedia.org/wiki/V850" title="V850">RH850</a>.
</p>
<h3><span id="J_Core">J Core</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=7" title="Edit section: J Core">edit</a><span>]</span></span></h3>
<p>The last of the SH-2 patents expired in 2014. At <a href="https://en.wikipedia.org/wiki/LinuxCon" title="LinuxCon">LinuxCon</a> Japan 2015, j-core developers presented a <a href="https://en.wikipedia.org/wiki/Clean_room_design" title="Clean room design">cleanroom reimplemention</a> of the SH-2 ISA with extensions (known as the &#34;J2 core&#34; due to the unexpired <a href="https://en.wikipedia.org/wiki/Trademarks" title="Trademarks">trademarks</a>).<sup id="cite_ref-lwn_9-1"><a href="#cite_note-lwn-9">[9]</a></sup><sup id="cite_ref-0pf_jcore_11-0"><a href="#cite_note-0pf_jcore-11">[11]</a></sup> Subsequently, a design walkthrough was presented at ELC 2016.<sup id="cite_ref-12"><a href="#cite_note-12">[12]</a></sup>
</p><p>The <a href="https://en.wikipedia.org/wiki/Open-source_license" title="Open-source license">open source</a> <a href="https://en.wikipedia.org/wiki/Berkeley_Software_Distribution" title="Berkeley Software Distribution">BSD</a> licensed <a href="https://en.wikipedia.org/wiki/VHDL" title="VHDL">VHDL</a> code for the J2 core has been proven on <a href="https://en.wikipedia.org/wiki/Xilinx" title="Xilinx">Xilinx</a> <a href="https://en.wikipedia.org/wiki/FPGA" title="FPGA">FPGAs</a> and on <a href="https://en.wikipedia.org/wiki/ASIC" title="ASIC">ASICs</a> manufactured on <a href="https://en.wikipedia.org/wiki/TSMC" title="TSMC">TSMC</a>&#39;s <a href="https://en.wikipedia.org/wiki/180_nm" title="180 nm">180 nm</a> process, and is capable of booting <a href="https://en.wikipedia.org/wiki/%CE%9CClinux" title="ΜClinux">µClinux</a>.<sup id="cite_ref-lwn_9-2"><a href="#cite_note-lwn-9">[9]</a></sup>  J2 is backwards ISA compatible with SH-2, implemented as a 5-stage pipeline with separate Instruction and Data memory interfaces, and a machine generated Instruction Decoder supporting the densely packed and complex (relative to other RISC machines) ISA.  Additional instructions are easy to add.  J2 implements instructions for dynamic shift (using the SH-3 and later instruction patterns), extended atomic operations (used for threading primitives) and locking/interfaces for symmetric multiprocessor support.  Plans to implement the SH-2A (as &#34;J2+&#34;) and SH-4 (as &#34;J4&#34;) instruction sets as the relevant patents expire in 2016–2017.<sup id="cite_ref-lwn_9-3"><a href="#cite_note-lwn-9">[9]</a></sup>
</p><p>Several features of SuperH have been cited as motivations for designing new cores based on this architecture:<sup id="cite_ref-lwn_9-4"><a href="#cite_note-lwn-9">[9]</a></sup>
</p>
<ul><li>High <a href="https://en.wikipedia.org/wiki/Code_density" title="Code density">code density</a> compared to other 32-bit <a href="https://en.wikipedia.org/wiki/RISC" title="RISC">RISC</a> <a href="https://en.wikipedia.org/wiki/Instruction_set_architecture" title="Instruction set architecture">ISAs</a> such as <a href="https://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a> or <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a><sup id="cite_ref-weaver2015_13-0"><a href="#cite_note-weaver2015-13">[13]</a></sup> important for cache and memory bandwidth performance</li>
<li>Existing <a href="https://en.wikipedia.org/wiki/C_compiler" title="C compiler">compiler</a> and <a href="https://en.wikipedia.org/wiki/Operating_system" title="Operating system">operating system</a> support (<a href="https://en.wikipedia.org/wiki/Linux" title="Linux">Linux</a>, <a href="https://en.wikipedia.org/wiki/Windows_Embedded" title="Windows Embedded">Windows Embedded</a>, <a href="https://en.wikipedia.org/wiki/QNX" title="QNX">QNX</a><sup id="cite_ref-0pf_jcore_11-1"><a href="#cite_note-0pf_jcore-11">[11]</a></sup>)</li>
<li>Extremely low ASIC <a href="https://en.wikipedia.org/wiki/Semiconductor_fabrication" title="Semiconductor fabrication">fabrication</a> costs now that the patents are expiring (around <span>US$0.03</span> for a dual-core J2 core on TSMC&#39;s 180 nm process).</li>
<li>Patent and royalty free (BSD licensed) implementation</li>
<li>Full and vibrant community support</li>
<li>Availability of low cost hardware development platform for zero cost FPGA tools</li>
<li>CPU and SoC RTL generation and integration tools, producing FPGA and ASIC portable RTL and documentation</li>
<li>Clean, modern design with open source design, generation, simulation and verification environment</li></ul>
<h2><span id="Models">Models</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=8" title="Edit section: Models">edit</a><span>]</span></span></h2>
<div><div><p><a href="https://en.wikipedia.org/wiki/File:Hitachi_SH3.jpg"><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Hitachi_SH3.jpg/150px-Hitachi_SH3.jpg" decoding="async" width="150" height="125" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Hitachi_SH3.jpg/225px-Hitachi_SH3.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Hitachi_SH3.jpg/300px-Hitachi_SH3.jpg 2x" data-file-width="545" data-file-height="455"/></a></p></div></div>
<p>The family of SuperH CPU cores includes:
</p>
<ul><li>SH-1 - used in microcontrollers for deeply embedded applications (<a href="https://en.wikipedia.org/wiki/CD-ROM" title="CD-ROM">CD-ROM</a> drives, <a href="https://en.wikipedia.org/wiki/Major_appliance" title="Major appliance">major appliances</a>, etc.)</li>
<li>SH-2 - used in microcontrollers with higher performance requirements, also used in automotive such as <a href="https://en.wikipedia.org/wiki/Engine_Control_Unit" title="Engine Control Unit">engine control units</a> or in networking applications, and also in video game consoles, like the <a href="https://en.wikipedia.org/wiki/Sega_Saturn" title="Sega Saturn">Sega Saturn</a>. The SH-2 has also found home in many automotive <a href="https://en.wikipedia.org/wiki/Engine_control_unit" title="Engine control unit">engine control unit</a> applications, including <a href="https://en.wikipedia.org/wiki/Subaru" title="Subaru">Subaru</a>, <a href="https://en.wikipedia.org/wiki/Mitsubishi_Motors" title="Mitsubishi Motors">Mitsubishi</a>, and <a href="https://en.wikipedia.org/wiki/Mazda" title="Mazda">Mazda</a>.</li>
<li>SH-2A - The SH-2A core is an extension of the SH-2 core including a few extra instructions but most importantly moving to a superscalar architecture (it is capable of executing more than one instruction in a single cycle) and two five-stage pipelines. It also incorporates 15 register banks to facilitate an interrupt latency of 6 clock cycles. It is also strong in motor control application but also in multimedia, car audio, powertrain, automotive body control and office + building automation</li>
<li>SH-DSP - initially developed for the <a href="https://en.wikipedia.org/wiki/Mobile_phone" title="Mobile phone">mobile phone</a> market, used later in many consumer applications requiring DSP performance for <a href="https://en.wikipedia.org/wiki/JPEG" title="JPEG">JPEG</a> compression etc.</li>
<li>SH-3 - used for mobile and handheld applications such as the <a href="https://en.wikipedia.org/wiki/Jornada_(PDA)" title="Jornada (PDA)">Jornada</a>, strong in <a href="https://en.wikipedia.org/wiki/Windows_CE" title="Windows CE">Windows CE</a> applications and market for many years in the car navigation market. The <a href="https://en.wikipedia.org/wiki/Arcade_system_board#Cave" title="Arcade system board">Cave CV1000</a>, similar to the <a href="https://en.wikipedia.org/wiki/Sega_NAOMI" title="Sega NAOMI">Sega NAOMI</a> hardware&#39;s CPU, also made use of this CPU. The Korg Electribe EMX and ESX music production units also use the SH-3.<sup id="cite_ref-14"><a href="#cite_note-14">[14]</a></sup></li>
<li>SH-3-DSP - used mainly in multimedia terminals and networking applications, also in printers and fax machines</li>
<li>SH-4 - used whenever high performance is required such as car multimedia terminals, <a href="https://en.wikipedia.org/wiki/Video_game_console" title="Video game console">video game consoles</a>, or <a href="https://en.wikipedia.org/wiki/Set-top_box" title="Set-top box">set-top boxes</a></li>
<li>SH-5 - used in high-end 64-bit multimedia applications</li>
<li>SH-X - mainstream core used in various flavours (with/without DSP or FPU unit) in engine control unit, car multimedia equipment, set-top boxes or mobile phones</li>
<li>SH-Mobile - SuperH Mobile Application Processor; designed to offload application processing from the baseband LSI</li></ul>
<h3><span id="SH-2">SH-2</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=9" title="Edit section: SH-2">edit</a><span>]</span></span></h3>
<div><div><p><a href="https://en.wikipedia.org/wiki/File:Denso-SH2.jpg"><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/3/38/Denso-SH2.jpg/150px-Denso-SH2.jpg" decoding="async" width="150" height="120" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/38/Denso-SH2.jpg/225px-Denso-SH2.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/38/Denso-SH2.jpg/300px-Denso-SH2.jpg 2x" data-file-width="1575" data-file-height="1261"/></a></p></div></div>
<p>The SH-2 is a 32-bit RISC architecture with a 16-bit fixed instruction length for high code density and features a hardware <a href="https://en.wikipedia.org/wiki/Multiply%E2%80%93accumulate" title="Multiply–accumulate">multiply–accumulate</a> (MAC) block for DSP algorithms and has a five-stage pipeline.
</p><p>The SH-2 has a cache on all <a href="https://en.wikipedia.org/wiki/Read-only_memory" title="Read-only memory">ROM</a>-less devices.
</p><p>It provides 16 general purpose registers, a vector-base-register, global-base-register, and a procedure register.
</p><p>Today the SH-2 family stretches from 32 KB of on-board flash up to ROM-less devices. It is used in a variety of different devices with differing peripherals such as CAN, Ethernet, motor-control timer unit, fast ADC and others.
</p>
<h3><span id="SH-2A">SH-2A</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=10" title="Edit section: SH-2A">edit</a><span>]</span></span></h3>
<p>The SH-2A is an upgrade to the SH-2 core that added some 32-bit instructions. It was announced in early 2006.
</p><p>New features on the SH-2A core include:
</p>
<ul><li>Superscalar architecture: execution of 2 instructions simultaneously</li>
<li><a href="https://en.wikipedia.org/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a></li>
<li>Two 5-stage pipelines</li>
<li>Mixed 16-bit and 32-bit instructions</li>
<li>15 register banks for interrupt response in 6 cycles.</li>
<li>Optional FPU</li></ul>
<p>The SH-2A family today spans a wide memory field from 16 KB up to and includes many ROM-less variations. The devices feature standard peripherals such as <a href="https://en.wikipedia.org/wiki/Controller-area_network" title="Controller-area network">CAN</a>, <a href="https://en.wikipedia.org/wiki/Ethernet" title="Ethernet">Ethernet</a>, <a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a> and more as well as more application specific peripherals such as <a href="https://en.wikipedia.org/wiki/Motor_controller" title="Motor controller">motor control</a> timers, <a href="https://en.wikipedia.org/wiki/Thin-film_transistor" title="Thin-film transistor">TFT</a> controllers and peripherals dedicated to automotive powertrain applications.
</p>
<h3><span id="SH-4_2">SH-4</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=11" title="Edit section: SH-4">edit</a><span>]</span></span></h3>
<div><div><p><a href="https://en.wikipedia.org/wiki/File:SH7091_01.jpg"><img alt="" src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/11/SH7091_01.jpg/150px-SH7091_01.jpg" decoding="async" width="150" height="143" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/11/SH7091_01.jpg/225px-SH7091_01.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/11/SH7091_01.jpg/300px-SH7091_01.jpg 2x" data-file-width="800" data-file-height="761"/></a></p></div></div>
<p>The SH-4 is a 64-bit RISC CPU and was developed for primary use in multimedia applications, such as Sega&#39;s <a href="https://en.wikipedia.org/wiki/Dreamcast" title="Dreamcast">Dreamcast</a> and <a href="https://en.wikipedia.org/wiki/List_of_Sega_arcade_system_boards#Sega_Naomi" title="List of Sega arcade system boards">NAOMI</a> game systems. It includes a much more powerful floating-point unit<sup id="ref_casio"><a href="#endnote_casio">[note]</a></sup> and additional built-in functions, along with the standard 32-bit integer processing and 16-bit instruction size.
</p><p>SH-4 features include:
</p>
<ul><li>FPU with four floating-point multipliers, supporting 32-bit single precision and 64-bit double precision floats</li>
<li>4D floating-point <a href="https://en.wikipedia.org/wiki/Dot-product_operation" title="Dot-product operation">dot-product operation</a> and <a href="https://en.wikipedia.org/wiki/Matrix-vector_multiplication" title="Matrix-vector multiplication">matrix-vector multiplication</a></li>
<li>128-bit floating-point bus allowing 3.2 GB/sec transfer rate from the data cache</li>
<li>64-bit external data bus with 32-bit memory addressing, allowing a maximum of 4 GB addressable memory with a transfer rate of 800 MB/sec</li>
<li>Built-in interrupt, DMA, and power management controllers</li></ul>
<p><span id="endnote_casio"><b><a href="#ref_casio">^</a></b></span> There is no FPU in the custom SH4 made for Casio, the SH7305.
</p>
<h3><span id="SH-5">SH-5</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=12" title="Edit section: SH-5">edit</a><span>]</span></span></h3>
<p>The SH-5 is a 64-bit RISC CPU.<sup id="cite_ref-15"><a href="#cite_note-15">[15]</a></sup>
</p><p>Almost no non-simulated SH-5 hardware was ever released,<sup id="cite_ref-16"><a href="#cite_note-16">[16]</a></sup> and unlike the still live SH-4, support for SH-5 was dropped from <a href="https://en.wikipedia.org/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">gcc</a><sup id="cite_ref-17"><a href="#cite_note-17">[17]</a></sup> and Linux.
</p>
<h2><span id="References">References</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=13" title="Edit section: References">edit</a><span>]</span></span></h2>
<h3><span id="Citations">Citations</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=14" title="Edit section: Citations">edit</a><span>]</span></span></h3>
<div>
<div><ol>
<li id="cite_note-1"><span><b><a href="#cite_ref-1">^</a></b></span> <span><a rel="nofollow" href="http://j-core.org">J-core Open Processor</a></span>
</li>


<li id="cite_note-4"><span><b><a href="#cite_ref-4">^</a></b></span> <span><cite><a rel="nofollow" href="https://www.system16.com/hardware.php?id=799">&#34;CP System III (CPS3) Hardware (Capcom)&#34;</a>. <i>www.system16.com</i>. System 16<span>. Retrieved <span>3 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.system16.com&amp;rft.atitle=CP+System+III+%28CPS3%29+Hardware+%28Capcom%29&amp;rft_id=https%3A%2F%2Fwww.system16.com%2Fhardware.php%3Fid%3D799&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-5"><span><b><a href="#cite_ref-5">^</a></b></span> <span><cite><a rel="nofollow" href="https://web.archive.org/web/20160305103423/http://segatech.com/technical/cpu/tech_sh4.html">&#34;360-MIPS SuperH RISC Processor Enables Personal Access Systems SH7750 Launches the SH-4 Series&#34;</a>. November 1997. Archived from <a rel="nofollow" href="http://segatech.com/technical/cpu/tech_sh4.html">the original</a> on 5 March 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=360-MIPS+SuperH+RISC+Processor+Enables+Personal+Access+Systems+SH7750+Launches+the+SH-4+Series&amp;rft.date=1997-11&amp;rft_id=http%3A%2F%2Fsegatech.com%2Ftechnical%2Fcpu%2Ftech_sh4.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-sh5-6"><span>^ <a href="#cite_ref-sh5_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sh5_6-1"><sup><i><b>b</b></i></sup></a></span> <span><cite><a rel="nofollow" href="http://www.eetimes.com/document.asp?doc_id=1180485">&#34;STMicro, Hitachi plan new company to develop RISC cores&#34;</a>. <i>EE Times</i>. 3 April 2001. <q>Hitachi created the SH family of processors and developed its first four major iterations, but has worked with ST since 1997, when the companies agreed to share a common high-end microprocessor road map. They jointly developed the 32-bit SH4 RISC processor core, and began development of the SH5 architecture, which will now be completed by SuperH. SuperH&#39;s initial product will be the SH4 core. Earlier SH versions will not be part of the spin-off agreement.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=STMicro%2C+Hitachi+plan+new+company+to+develop+RISC+cores&amp;rft.date=2001-04-03&amp;rft_id=http%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1180485&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-7"><span><b><a href="#cite_ref-7">^</a></b></span> <span><cite><a rel="nofollow" href="http://investors.st.com/phoenix.zhtml?c=111941&amp;p=irol-newsArticle_print&amp;ID=1454682">&#34;SuperH, Inc. formed by Hitachi and STMicroelectronics to Boost the Proliferation of SuperH Cores in Embedded Microprocessor Applications&#34;</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SuperH%2C+Inc.+formed+by+Hitachi+and+STMicroelectronics+to+Boost+the+Proliferation+of+SuperH+Cores+in+Embedded+Microprocessor+Applications&amp;rft_id=http%3A%2F%2Finvestors.st.com%2Fphoenix.zhtml%3Fc%3D111941%26p%3Dirol-newsArticle_print%26ID%3D1454682&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span><sup><span>[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title=" Dead link tagged September 2021">dead link</span></a></i>]</span></sup></span>
</li>
<li id="cite_note-8"><span><b><a href="#cite_ref-8">^</a></b></span> <span><cite id="CITEREFClarke2004">Clarke, Peter (28 September 2004). <a rel="nofollow" href="https://www.eetimes.com/renesas-to-take-over-superh-core-business/">&#34;Renesas to take over SuperH core business&#34;</a>. <i>EE Times</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Renesas+to+take+over+SuperH+core+business&amp;rft.date=2004-09-28&amp;rft.aulast=Clarke&amp;rft.aufirst=Peter&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Frenesas-to-take-over-superh-core-business%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-lwn-9"><span>^ <a href="#cite_ref-lwn_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-lwn_9-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-lwn_9-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-lwn_9-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-lwn_9-4"><sup><i><b>e</b></i></sup></a></span> <span><cite id="CITEREFNathan_Willis2015">Nathan Willis (June 10, 2015). <a rel="nofollow" href="http://lwn.net/Articles/647636">&#34;Resurrecting the SuperH architecture&#34;</a>. <a href="https://en.wikipedia.org/wiki/LWN.net" title="LWN.net">LWN.net</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Resurrecting+the+SuperH+architecture&amp;rft.pub=LWN.net&amp;rft.date=2015-06-10&amp;rft.au=Nathan+Willis&amp;rft_id=http%3A%2F%2Flwn.net%2FArticles%2F647636&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-10"><span><b><a href="#cite_ref-10">^</a></b></span> <span><cite><a rel="nofollow" href="https://www.renesas.com/us/en/products/microcontrollers-microprocessors/other-mcus-mpus/superh-risc-engine-family-mcus">&#34;<span>&#34;</span>SuperH RISC Engine Family MCUs<span>&#34;</span>&#34;</a>. <i>Renesas Electronics</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Renesas+Electronics&amp;rft.atitle=%22SuperH+RISC+Engine+Family+MCUs%22&amp;rft_id=https%3A%2F%2Fwww.renesas.com%2Fus%2Fen%2Fproducts%2Fmicrocontrollers-microprocessors%2Fother-mcus-mpus%2Fsuperh-risc-engine-family-mcus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-0pf_jcore-11"><span>^ <a href="#cite_ref-0pf_jcore_11-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-0pf_jcore_11-1"><sup><i><b>b</b></i></sup></a></span> <span><cite><a rel="nofollow" href="https://web.archive.org/web/20160511092659/http://j-core.org/">&#34;J Cores&#34;</a>. j-core. Archived from <a rel="nofollow" href="http://j-core.org">the original</a> on May 11, 2016<span>. Retrieved <span>April 27,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=J+Cores&amp;rft.pub=j-core&amp;rft_id=http%3A%2F%2Fj-core.org&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-12"><span><b><a href="#cite_ref-12">^</a></b></span> <span><cite><a rel="nofollow" href="http://j-core.org/talks/ELC-2016.pdf">&#34;j-core Design Walkthrough&#34;</a> <span>(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=j-core+Design+Walkthrough&amp;rft_id=http%3A%2F%2Fj-core.org%2Ftalks%2FELC-2016.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-weaver2015-13"><span><b><a href="#cite_ref-weaver2015_13-0">^</a></b></span> <span><cite id="CITEREFV.M._Weaver2015">V.M. Weaver (17 March 2015). <a rel="nofollow" href="http://web.eece.maine.edu/~vweaver/papers/iccd09/ll_document.pdf">&#34;Exploring the Limits of Code Density (Tech Report with Newest Results)&#34;</a> <span>(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Exploring+the+Limits+of+Code+Density+%28Tech+Report+with+Newest+Results%29&amp;rft.date=2015-03-17&amp;rft.au=V.M.+Weaver&amp;rft_id=http%3A%2F%2Fweb.eece.maine.edu%2F~vweaver%2Fpapers%2Ficcd09%2Fll_document.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-14"><span><b><a href="#cite_ref-14">^</a></b></span> <span><cite id="CITEREFKuwabara2019">Kuwabara (25 July 2019). <a rel="nofollow" href="http://dealers.korgusa.com/svcfiles/ESX1_Svc_%20man.pdf">&#34;Korg EMX / ESX Service Manual&#34;</a> <span>(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Korg+EMX+%2F+ESX+Service+Manual&amp;rft.date=2019-07-25&amp;rft.au=Kuwabara&amp;rft_id=http%3A%2F%2Fdealers.korgusa.com%2Fsvcfiles%2FESX1_Svc_%2520man.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-15"><span><b><a href="#cite_ref-15">^</a></b></span> <span><cite><a rel="nofollow" href="http://lars.nocrew.org/computers/processors/SuperH/cpush5v1.pdf">&#34;SH-5 CPU Core, Volume1: Architecture&#34;</a> <span>(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SH-5+CPU+Core%2C+Volume1%3A+Architecture&amp;rft_id=http%3A%2F%2Flars.nocrew.org%2Fcomputers%2Fprocessors%2FSuperH%2Fcpush5v1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-16"><span><b><a href="#cite_ref-16">^</a></b></span> <span><cite><a rel="nofollow" href="http://www.bsdnewsletter.com/2002/10/News47.html">&#34;Wasabi SH-5 Press Release&#34;</a>. 8 March 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Wasabi+SH-5+Press+Release&amp;rft.date=2016-03-08&amp;rft_id=http%3A%2F%2Fwww.bsdnewsletter.com%2F2002%2F10%2FNews47.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
<li id="cite_note-17"><span><b><a href="#cite_ref-17">^</a></b></span> <span><cite><a rel="nofollow" href="https://gcc.gnu.org/gcc-7/changes.html">&#34;GCC 7 Release Series Changes, New Features, and Fixes&#34;</a>. 2 February 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=GCC+7+Release+Series+Changes%2C+New+Features%2C+and+Fixes&amp;rft.date=2018-02-02&amp;rft_id=https%3A%2F%2Fgcc.gnu.org%2Fgcc-7%2Fchanges.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></span>
</li>
</ol></div></div>
<h3><span id="Bibliography">Bibliography</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=15" title="Edit section: Bibliography">edit</a><span>]</span></span></h3>
<ul><li><cite id="CITEREFProgram1996"><a rel="nofollow" href="https://antime.kapsi.fi/sega/files/h12p0.pdf"><i>SuperH RISC Engine SH-1/SH-2 Programming Manual</i></a> <span>(PDF)</span>. Hitachi Americal Ltd. 3 September 1996<span>. Retrieved <span>2020-12-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=SuperH+RISC+Engine+SH-1%2FSH-2+Programming+Manual&amp;rft.pub=Hitachi+Americal+Ltd.&amp;rft.date=1996-09-03&amp;rft_id=https%3A%2F%2Fantime.kapsi.fi%2Fsega%2Ffiles%2Fh12p0.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></li>
<li><cite><a rel="nofollow" href="http://www.st.com/st-web-ui/static/active/en/resource/technical/document/user_manual/CD00147165.pdf"><i>SH-4 CPU Core Architecture</i></a> <span>(PDF)</span>. STMicroelectronics and Hitachi Ltd. 12 September 2002. ADCS 7182230F<span>. Retrieved <span>2020-12-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=SH-4+CPU+Core+Architecture&amp;rft.pub=STMicroelectronics+and+Hitachi+Ltd.&amp;rft.date=2002-09-12&amp;rft_id=http%3A%2F%2Fwww.st.com%2Fst-web-ui%2Fstatic%2Factive%2Fen%2Fresource%2Ftechnical%2Fdocument%2Fuser_manual%2FCD00147165.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASuperH"></span></li></ul>
<h2><span id="External_links">External links</span><span><span>[</span><a href="https://en.wikipedia.org/w/index.php?title=SuperH&amp;action=edit&amp;section=16" title="Edit section: External links">edit</a><span>]</span></span></h2>
<ul><li><a rel="nofollow" href="https://www.renesas.com/eu/en/products/microcontrollers-microprocessors/superh.html">Renesas SuperH</a>, Products, Tools, Manuals, App.Notes, Information</li>
<li><a rel="nofollow" href="http://j-core.org">J-core Open Processor</a></li>
<li><a rel="nofollow" href="https://github.com/j-core">J-core</a> on <a href="https://en.wikipedia.org/wiki/GitHub" title="GitHub">GitHub</a></li>
<li><a rel="nofollow" href="http://vger.kernel.org/vger-lists.html#linux-sh">Linux SuperH development list</a></li>
<li><a rel="nofollow" href="https://web.archive.org/web/20160810170747/http://segatech.com/technical/cpu/index.html">DCTP - Hitachi 200 MHz SH-4</a> at the <a href="https://en.wikipedia.org/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a> (archived August 10, 2016)</li>
<li><a rel="nofollow" href="http://wiki.debian.org/SH4">in-progress Debian port for SH4</a></li></ul>





<!-- 
NewPP limit report
Parsed by mw1387
Cached time: 20211129151447
Cache expiry: 1814400
Reduced expiry: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.630 seconds
Real time usage: 0.788 seconds
Preprocessor visited node count: 2554/1000000
Post‐expand include size: 164981/2097152 bytes
Template argument size: 3282/2097152 bytes
Highest expansion depth: 17/40
Expensive parser function count: 3/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 65060/5000000 bytes
Lua time usage: 0.300/10.000 seconds
Lua memory usage: 7067693/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  603.479      1 -total
 34.69%  209.354      1 Template:Reflist
 24.86%  150.028     13 Template:Navbox
 23.39%  141.145     13 Template:Cite_web
 10.74%   64.792      1 Template:Renesas_Electronics
 10.60%   63.988      1 Template:Short_description
  6.86%   41.416      4 Template:Sfn
  6.37%   38.464      2 Template:Fix
  5.70%   34.420      1 Template:Infobox_CPU_architecture
  5.32%   32.125      1 Template:Pagetype
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:102225-0!canonical and timestamp 20211129151446 and revision id 1055713359. Serialized with JSON.
 -->
</div>
</div></div>
  </body>
</html>
