// Seed: 2746005129
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_4, id_5;
  always if (1) @(id_4) #1 id_4 <= 1 << 1 && 1;
  assign id_3 = 1 - id_5;
  logic id_6 = id_3;
  logic id_7;
endmodule
