verilog xil_defaultlib  \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/adc1.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/add16.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/add4.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/clu4.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/src/adc32.v" \
"../../../../ALU.gen/sources_1/ip/adc32_0/sim/adc32_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
