// Seed: 74642963
module module_0;
  wire id_1;
  wire id_2, id_3;
  wand id_4 = 1'b0 ^ id_4 & 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input tri id_3,
    input tri1 id_4,
    output tri id_5,
    output wire id_6
);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  tri1 id_8 = id_8;
  assign id_8 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = {1'b0, 1'b0} - 1;
  xor primCall (id_1, id_2, id_4);
  module_0 modCall_1 ();
endmodule
