{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 12691, "design__instance__area": 137816, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 144, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 186, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 4, "power__internal__total": 0.014666546136140823, "power__switching__total": 0.006515588145703077, "power__leakage__total": 1.5628933169864467e-07, "power__total": 0.021182291209697723, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.101351, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.101351, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.378558, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.25122, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.378558, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.067068, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 376, "design__max_fanout_violation__count": 186, "design__max_cap_violation__count": 30, "clock__skew__worst_hold": 0.172831, "clock__skew__worst_setup": 0.070333, "timing__hold__ws": 0.136577, "timing__setup__ws": -3.057119, "timing__hold__tns": 0.0, "timing__setup__tns": -75.439499, "timing__hold__wns": 0.0, "timing__setup__wns": -3.057119, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.137062, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 148, "timing__setup_r2r__ws": 1.93597, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 427.62 438.34", "design__core__bbox": "5.52 10.88 421.82 427.04", "design__io": 78, "design__die__area": 187443, "design__core__area": 173247, "design__instance__count__stdcell": 12691, "design__instance__area__stdcell": 137816, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.795486, "design__instance__utilization__stdcell": 0.795486, "floorplan__design__io": 76, "design__io__hpwl": 8889454, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 377774, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2385, "antenna__violating__nets": 50, "antenna__violating__pins": 53, "route__antenna_violation__count": 50, "route__net": 10251, "route__net__special": 2, "route__drc_errors__iter:1": 14455, "route__wirelength__iter:1": 481207, "route__drc_errors__iter:2": 5663, "route__wirelength__iter:2": 475851, "route__drc_errors__iter:3": 5482, "route__wirelength__iter:3": 474489, "route__drc_errors__iter:4": 932, "route__wirelength__iter:4": 474058, "route__drc_errors__iter:5": 108, "route__wirelength__iter:5": 473987, "route__drc_errors__iter:6": 3, "route__wirelength__iter:6": 473963, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 473957, "route__drc_errors": 0, "route__wirelength": 473957, "route__vias": 85413, "route__vias__singlecut": 85413, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 1166.7, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 301, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 186, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 20, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.160609, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.160609, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.225856, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.634119, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -61.912689, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.634119, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.008601, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 48, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.230855, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 32, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 186, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.073143, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.073143, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.144125, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.202585, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.144125, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.409423, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 102, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 186, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.095549, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.095549, "timing__hold__ws__corner:min_tt_025C_1v80": 0.368173, "timing__setup__ws__corner:min_tt_025C_1v80": 2.513857, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.368173, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.235539, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 247, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 186, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 10, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.151613, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.151613, "timing__hold__ws__corner:min_ss_100C_1v60": 0.32794, "timing__setup__ws__corner:min_ss_100C_1v60": -2.153144, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -47.524887, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -2.153144, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.980049, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 48, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.52769, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 186, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.070333, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.070333, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.137062, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.37858, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.137062, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.518573, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 150, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 186, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.10936, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10936, "timing__hold__ws__corner:max_tt_025C_1v80": 0.391232, "timing__setup__ws__corner:max_tt_025C_1v80": 2.014831, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.391232, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.926209, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 12, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 376, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 186, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 30, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.172831, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.172831, "timing__hold__ws__corner:max_ss_100C_1v60": 0.136577, "timing__setup__ws__corner:max_ss_100C_1v60": -3.057119, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -75.439499, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.057119, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.036816, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.93597, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 12, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 65, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 186, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.079128, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.079128, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.153058, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.04081, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.153058, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.314514, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 12, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 12, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79823, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000369948, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00177207, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0016869, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000366853, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0016869, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00037, "ir__drop__worst": 0.00177, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}