#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 20:25:39 2025
# Process ID: 25658
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/vivado.jou
# Running On: coder-hftsoi-hls2, OS: Linux, CPU Frequency: 1996.373 MHz, CPU Physical cores: 16, Host memory: 1081723 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2408.188 ; gain = 114.992 ; free physical = 558463 ; free virtual = 753803
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25669
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.605 ; gain = 391.543 ; free physical = 564013 ; free virtual = 759352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 75 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3801]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3802]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3803]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3804]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3805]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3806]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3807]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3808]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3809]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3810]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3811]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3812]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3813]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3814]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3815]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3816]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3817]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3818]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3819]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3820]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3821]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3822]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3823]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3824]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3825]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3826]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3827]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3828]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3829]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3830]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3831]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3832]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3833]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3834]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3835]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3836]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3837]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3838]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3839]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3840]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3841]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3842]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3843]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3844]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3845]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3846]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3847]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3848]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3849]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3850]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3851]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3852]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3853]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3854]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3855]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3856]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3857]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3858]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3859]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3860]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3861]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3862]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3863]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3864]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3865]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3866]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3867]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3868]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3869]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3870]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3871]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3872]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3873]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3874]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3875]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3876]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3877]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3878]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3879]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3880]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3881]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3882]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3883]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3884]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3885]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3886]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3887]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3888]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3889]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3890]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3891]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3892]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3893]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3894]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3895]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3896]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3897]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3898]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3899]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:3900]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry26_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry26_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c1-f3/conv-p15-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3171.387 ; gain = 739.324 ; free physical = 561075 ; free virtual = 756419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3171.387 ; gain = 739.324 ; free physical = 559145 ; free virtual = 754489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3179.391 ; gain = 747.328 ; free physical = 559123 ; free virtual = 754466
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4020.703 ; gain = 1588.641 ; free physical = 562889 ; free virtual = 758236
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 225   
	   9 Input    8 Bit       Adders := 45    
	   3 Input    8 Bit       Adders := 45    
	   3 Input    7 Bit       Adders := 840   
	   2 Input    6 Bit       Adders := 420   
	   3 Input    5 Bit       Adders := 420   
	   2 Input    4 Bit       Adders := 421   
	   2 Input    2 Bit       Adders := 180   
+---XORs : 
	   2 Input      1 Bit         XORs := 181   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 1341  
	                4 Bit    Registers := 514   
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 922   
+---ROMs : 
	                    ROMs := 630   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 831   
	   2 Input    7 Bit        Muxes := 154   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 228   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 92    
	   2 Input    1 Bit        Muxes := 377   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 5048.273 ; gain = 2616.211 ; free physical = 544537 ; free virtual = 728015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | p_0_out       | 128x8         | LUT            | 
|hls_dummy   | w2_U/q10_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q24_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q38_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q52_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q66_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q80_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q94_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q108_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q122_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q136_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q150_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q164_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q178_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q192_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q206_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q220_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q234_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q248_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q262_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q290_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q304_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q318_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q332_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q346_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q360_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q374_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q382_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q387_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q388_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q390_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q396_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q401_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q402_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q404_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q410_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q415_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q416_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q418_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q424_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q426_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q429_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q430_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q432_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q438_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q440_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q443_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q444_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q446_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q450_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q452_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q454_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q457_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q458_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q460_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q472_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q486_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q500_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q542_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q550_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q556_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q557_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q558_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q559_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q562_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q563_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q564_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q565_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q566_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q567_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q568_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q570_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q571_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q572_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q573_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q574_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q575_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q576_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q577_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q578_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q579_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q580_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q581_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q582_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q583_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q584_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q585_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q586_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q587_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q10_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q24_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q38_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q52_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q66_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q80_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q94_reg  | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q108_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q122_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q136_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q150_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q164_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q178_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q192_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q206_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q220_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q234_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q248_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q262_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q290_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q304_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q318_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q332_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q346_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q360_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q374_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q382_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q387_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q388_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q390_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q396_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q401_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q402_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q404_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q410_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q415_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q416_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q418_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q424_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q426_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q429_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q430_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q432_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q438_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q440_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q443_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q444_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q446_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q450_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q452_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q454_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q457_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q458_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q460_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q472_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q486_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q500_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q542_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q550_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q556_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q557_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q558_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q559_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q562_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q563_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q564_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q565_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q566_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q567_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q568_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q570_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q571_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q572_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q573_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q574_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q575_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q576_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q577_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q578_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q579_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q580_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q581_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q582_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q583_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q584_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q585_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q586_reg | 128x8         | Block RAM      | 
|hls_dummy   | w2_U/q587_reg | 128x8         | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:01 ; elapsed = 00:05:06 . Memory (MB): peak = 5060.195 ; gain = 2628.133 ; free physical = 548235 ; free virtual = 731794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q94_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q94_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q122_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q122_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q150_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q150_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q178_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q178_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q206_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q206_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q234_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q234_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q262_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q262_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q304_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q304_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q332_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q332_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q360_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q360_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q382_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q382_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q388_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q388_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q396_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q396_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q402_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q402_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q410_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q410_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q416_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q416_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q424_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q424_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q429_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q429_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q432_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q432_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q440_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q440_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q444_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q444_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q450_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q450_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q454_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q454_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q458_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q458_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q472_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q472_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q500_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q500_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q550_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q550_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q557_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q557_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q559_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q559_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q563_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q563_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q565_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q565_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q567_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q567_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q570_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q570_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q572_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q572_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q574_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q574_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q576_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q576_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q578_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q578_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q580_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q580_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q582_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q582_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q584_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q584_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q586_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_1/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q586_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_20_reg_60420_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_308_reg_63444_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_21_reg_60425_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_309_reg_63449_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_2_reg_60231_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_56_reg_60798_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_3_reg_60236_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_57_reg_60803_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_6_reg_60273_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_112_reg_61386_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_7_reg_60278_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_113_reg_61391_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_14_reg_60357_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_224_reg_62562_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_15_reg_60362_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_225_reg_62567_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_54_reg_60777_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_394_reg_64347_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_55_reg_60782_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_395_reg_64352_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_69_reg_60929_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_201_reg_62315_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_80_reg_61050_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_368_reg_64074_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_81_reg_61055_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_369_reg_64079_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_64_reg_60882_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_144_reg_61722_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_65_reg_60887_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_145_reg_61727_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_220_reg_62520_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_378_reg_64179_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_221_reg_62525_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_379_reg_64184_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_210_reg_62415_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_238_reg_62709_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_211_reg_62420_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_239_reg_62714_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_242_reg_62751_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_296_reg_63318_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_243_reg_62756_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_297_reg_63323_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_248_reg_62814_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_380_reg_64200_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_249_reg_62819_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/icmp_ln134_381_reg_64205_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_1_reg_60241_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_28_reg_60808_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_1_reg_60247_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_28_reg_60814_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_197_reg_64363_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_27_reg_60793_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_197_reg_64357_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_27_reg_60787_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_190_reg_64216_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_124_reg_62830_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_190_reg_64210_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_124_reg_62824_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_189_reg_64195_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_110_reg_62536_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_189_reg_64189_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_110_reg_62530_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_184_reg_64090_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_40_reg_61066_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_184_reg_64084_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_40_reg_61060_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_3_reg_60283_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_56_reg_61396_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_3_reg_60289_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_56_reg_61402_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_5_reg_60325_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_84_reg_61984_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_7_reg_60367_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_112_reg_62572_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_7_reg_60373_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_112_reg_62578_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_10_reg_60430_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_154_reg_63454_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_10_reg_60436_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_154_reg_63460_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_32_reg_60898_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_72_reg_61738_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_34_reg_60940_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_100_reg_62326_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_36_reg_60976_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_128_reg_62908_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_36_reg_60982_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_128_reg_62914_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_148_reg_63328_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_121_reg_62761_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_148_reg_63334_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_121_reg_62767_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_105_reg_62425_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_119_reg_62719_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_105_reg_62431_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_119_reg_62725_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_1_reg_64714_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_28_reg_65332_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_3_reg_64738_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_56_reg_65962_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_7_reg_64786_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_112_reg_67222_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_32_reg_65380_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_72_reg_66301_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_105_reg_66991_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_3/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_119_reg_67306_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_6_reg_64774_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_98_reg_66907_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_9_reg_64810_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_140_reg_67852_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_12_reg_64846_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_182_reg_68797_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_20_reg_65089_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_99_reg_66919_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_23_reg_65125_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_141_reg_67864_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_6_reg_60352_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_98_reg_62284_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_6_reg_60346_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_98_reg_62278_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_25_reg_65149_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_169_reg_68494_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_9_reg_60415_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_140_reg_63166_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_9_reg_60409_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_140_reg_63160_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_12_reg_60478_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_182_reg_64048_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_12_reg_60472_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_182_reg_64042_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_18_reg_65065_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_71_reg_66289_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_15_reg_60541_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_29_reg_60835_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_48_reg_65719_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_101_reg_66943_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_18_reg_60598_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_71_reg_61711_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_18_reg_60604_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_71_reg_61717_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_52_reg_65767_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_157_reg_68203_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_20_reg_60640_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_99_reg_62299_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_20_reg_60646_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_99_reg_62305_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_54_reg_65791_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_185_reg_68833_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_23_reg_60709_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_141_reg_63187_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_23_reg_60703_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_141_reg_63181_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_24_reg_60730_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_155_reg_63481_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_25_reg_60751_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_169_reg_63775_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_25_reg_60745_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_169_reg_63769_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_45_reg_65683_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_59_reg_65998_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_46_reg_65695_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_73_reg_66313_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_62_reg_66034_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_102_reg_66955_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_30_reg_60850_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_44_reg_61144_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_31_reg_60877_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_58_reg_61444_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_65_reg_66070_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_144_reg_67900_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_33_reg_60913_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_86_reg_62026_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_67_reg_66094_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_172_reg_68530_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_37_reg_60997_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_142_reg_63202_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_39_reg_61039_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_170_reg_63790_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_76_reg_66349_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_103_reg_66967_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_79_reg_66385_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_145_reg_67912_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_80_reg_66397_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_159_reg_68227_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_45_reg_61171_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_59_reg_61465_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_45_reg_61165_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_59_reg_61459_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_81_reg_66409_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/or_ln134_173_reg_68542_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_46_reg_61192_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_73_reg_61759_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_46_reg_61186_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_73_reg_61753_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_48_reg_61234_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_101_reg_62347_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_48_reg_61228_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/row_101_reg_62341_reg[0]'
INFO: [Synth 8-3886] merging instance 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_52_reg_61318_reg[0]' (FDE) to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0i_2_4/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/col_157_reg_63523_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:17 ; elapsed = 00:20:34 . Memory (MB): peak = 5076.207 ; gain = 2644.145 ; free physical = 524141 ; free virtual = 716907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q38_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q66_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q94_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q94_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q122_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q122_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q150_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q150_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:30 ; elapsed = 00:20:48 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 522558 ; free virtual = 715326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:31 ; elapsed = 00:20:48 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 522690 ; free virtual = 715458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:42 ; elapsed = 00:21:00 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 529935 ; free virtual = 722703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:46 ; elapsed = 00:21:04 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 522577 ; free virtual = 715345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:48 ; elapsed = 00:21:06 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 526298 ; free virtual = 719066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:49 ; elapsed = 00:21:07 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 525500 ; free virtual = 718268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |  4576|
|3     |LUT1     |   170|
|4     |LUT2     | 17348|
|5     |LUT3     |  6030|
|6     |LUT4     | 17108|
|7     |LUT5     |  6491|
|8     |LUT6     | 33274|
|9     |MUXF7    |  4350|
|10    |RAMB18E2 |    44|
|11    |FDRE     | 12647|
|12    |FDSE     |   272|
|13    |IBUF     |   804|
|14    |OBUF     |   408|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                     |Cells  |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                           | 103523|
|2     |  Block_entry26_proc_U0                                               |hls_dummy_Block_entry26_proc                                                               |    360|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |     43|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_847                                                        |     33|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |     43|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_846                                                        |     33|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |     42|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_845                                                        |     33|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |     42|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_844                                                        |     33|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |     46|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_843                                                        |     33|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |     42|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_842                                                        |     33|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |     42|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_841                                                        |     33|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |     42|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_840                                                        |     33|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |     43|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_839                                                        |     33|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |     45|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_838                                                        |     33|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |     42|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_837                                                        |     33|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                  |     42|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_836                                                        |     33|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                  |     44|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_835                                                        |     33|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                  |     42|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_834                                                        |     33|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                  |     43|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_833                                                        |     33|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                  |     43|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_832                                                        |     33|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                  |     43|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_831                                                        |     33|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                  |     43|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_830                                                        |     33|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                  |     43|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_829                                                        |     33|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                  |     42|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_828                                                        |     33|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |     44|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_827                                                        |     33|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                  |     42|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_826                                                        |     33|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                  |     43|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_825                                                        |     33|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                  |     42|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_824                                                        |     33|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                  |     43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_823                                                        |     33|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                  |     43|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_822                                                        |     33|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                  |     42|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_821                                                        |     33|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                  |     44|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_820                                                        |     33|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                  |     44|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_819                                                        |     33|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                  |     42|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_818                                                        |     33|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                  |     43|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_817                                                        |     33|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                  |     42|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_816                                                        |     33|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_31                                                                  |     44|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_815                                                        |     33|
|69    |  sparse_arr_feat_conv1_out_40_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                  |     44|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_814                                                        |     33|
|71    |  sparse_arr_feat_conv1_out_41_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                  |     42|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_813                                                        |     33|
|73    |  sparse_arr_feat_conv1_out_42_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                  |     42|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_812                                                        |     33|
|75    |  sparse_arr_feat_conv1_out_43_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                  |     44|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_811                                                        |     33|
|77    |  sparse_arr_feat_conv1_out_44_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                  |     42|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_810                                                        |     33|
|79    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_37                                                                  |     44|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_809                                                        |     33|
|81    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_38                                                                  |     42|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_808                                                        |     33|
|83    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_39                                                                  |     42|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_807                                                        |     33|
|85    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_40                                                                  |     44|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_806                                                        |     33|
|87    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_41                                                                  |     43|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_805                                                        |     33|
|89    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                  |     43|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_804                                                        |     33|
|91    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_43                                                                  |     45|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_803                                                        |     33|
|93    |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_44                                                                  |   1382|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_802                                                        |   1373|
|95    |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_45                                                                  |   1302|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_801                                                        |   1293|
|97    |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_46                                                                  |   1232|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_800                                                        |   1223|
|99    |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_47                                                                  |   1186|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_799                                                        |   1177|
|101   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_48                                                                  |   1121|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_798                                                        |   1112|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                  |   1900|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_797                                                        |   1891|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                  |   1916|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_796                                                        |   1907|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                  |   1409|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_795                                                        |   1400|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                  |   1746|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_794                                                        |   1737|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                  |   1717|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_793                                                        |   1707|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                  |   1644|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_792                                                        |   1635|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                  |   1580|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_791                                                        |   1571|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                  |   1526|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_790                                                        |   1516|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                  |   1447|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_789                                                        |   1438|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_58                                                                  |   2002|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   1992|
|123   |  sparse_arr_hash_reduce_out_10_U                                     |hls_dummy_fifo_w4_d2_S                                                                     |     99|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_788                                                        |     90|
|125   |  sparse_arr_hash_reduce_out_11_U                                     |hls_dummy_fifo_w4_d2_S_59                                                                  |     90|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_787                                                        |     81|
|127   |  sparse_arr_hash_reduce_out_12_U                                     |hls_dummy_fifo_w4_d2_S_60                                                                  |    148|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_786                                                        |    138|
|129   |  sparse_arr_hash_reduce_out_13_U                                     |hls_dummy_fifo_w4_d2_S_61                                                                  |    145|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_785                                                        |    136|
|131   |  sparse_arr_hash_reduce_out_14_U                                     |hls_dummy_fifo_w4_d2_S_62                                                                  |    147|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_784                                                        |    138|
|133   |  sparse_arr_hash_reduce_out_15_U                                     |hls_dummy_fifo_w4_d2_S_63                                                                  |    131|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_783                                                        |    122|
|135   |  sparse_arr_hash_reduce_out_16_U                                     |hls_dummy_fifo_w4_d2_S_64                                                                  |     95|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_782                                                        |     86|
|137   |  sparse_arr_hash_reduce_out_17_U                                     |hls_dummy_fifo_w4_d2_S_65                                                                  |    100|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_781                                                        |     88|
|139   |  sparse_arr_hash_reduce_out_18_U                                     |hls_dummy_fifo_w4_d2_S_66                                                                  |    201|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_780                                                        |    192|
|141   |  sparse_arr_hash_reduce_out_19_U                                     |hls_dummy_fifo_w4_d2_S_67                                                                  |    148|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_779                                                        |    139|
|143   |  sparse_arr_hash_reduce_out_1_U                                      |hls_dummy_fifo_w4_d2_S_68                                                                  |    166|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_778                                                        |    153|
|145   |  sparse_arr_hash_reduce_out_20_U                                     |hls_dummy_fifo_w4_d2_S_69                                                                  |    132|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_777                                                        |    123|
|147   |  sparse_arr_hash_reduce_out_21_U                                     |hls_dummy_fifo_w4_d2_S_70                                                                  |    148|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_776                                                        |    139|
|149   |  sparse_arr_hash_reduce_out_22_U                                     |hls_dummy_fifo_w4_d2_S_71                                                                  |    149|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_775                                                        |    139|
|151   |  sparse_arr_hash_reduce_out_23_U                                     |hls_dummy_fifo_w4_d2_S_72                                                                  |    140|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_774                                                        |    131|
|153   |  sparse_arr_hash_reduce_out_24_U                                     |hls_dummy_fifo_w4_d2_S_73                                                                  |    136|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_773                                                        |    126|
|155   |  sparse_arr_hash_reduce_out_25_U                                     |hls_dummy_fifo_w4_d2_S_74                                                                  |    131|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_772                                                        |    121|
|157   |  sparse_arr_hash_reduce_out_26_U                                     |hls_dummy_fifo_w4_d2_S_75                                                                  |    169|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_771                                                        |    160|
|159   |  sparse_arr_hash_reduce_out_27_U                                     |hls_dummy_fifo_w4_d2_S_76                                                                  |    158|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_770                                                        |    148|
|161   |  sparse_arr_hash_reduce_out_28_U                                     |hls_dummy_fifo_w4_d2_S_77                                                                  |    190|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_769                                                        |    181|
|163   |  sparse_arr_hash_reduce_out_29_U                                     |hls_dummy_fifo_w4_d2_S_78                                                                  |    203|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_768                                                        |    194|
|165   |  sparse_arr_hash_reduce_out_2_U                                      |hls_dummy_fifo_w4_d2_S_79                                                                  |    110|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_767                                                        |    101|
|167   |  sparse_arr_hash_reduce_out_3_U                                      |hls_dummy_fifo_w4_d2_S_80                                                                  |    102|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_766                                                        |     93|
|169   |  sparse_arr_hash_reduce_out_4_U                                      |hls_dummy_fifo_w4_d2_S_81                                                                  |    104|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_765                                                        |     94|
|171   |  sparse_arr_hash_reduce_out_5_U                                      |hls_dummy_fifo_w4_d2_S_82                                                                  |    130|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_764                                                        |    121|
|173   |  sparse_arr_hash_reduce_out_6_U                                      |hls_dummy_fifo_w4_d2_S_83                                                                  |    114|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_763                                                        |    104|
|175   |  sparse_arr_hash_reduce_out_7_U                                      |hls_dummy_fifo_w4_d2_S_84                                                                  |    128|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_762                                                        |    118|
|177   |  sparse_arr_hash_reduce_out_8_U                                      |hls_dummy_fifo_w4_d2_S_85                                                                  |    116|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_761                                                        |    107|
|179   |  sparse_arr_hash_reduce_out_9_U                                      |hls_dummy_fifo_w4_d2_S_86                                                                  |    121|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_760                                                        |    111|
|181   |  sparse_arr_hash_reduce_out_U                                        |hls_dummy_fifo_w4_d2_S_87                                                                  |    121|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    109|
|183   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s               |  68871|
|184   |    mul_8s_7s_14_1_1_U132                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |      9|
|185   |    mul_8s_7s_14_1_1_U178                                             |hls_dummy_mul_8s_7s_14_1_1_88                                                              |      9|
|186   |    mul_8s_7s_14_1_1_U224                                             |hls_dummy_mul_8s_7s_14_1_1_89                                                              |      9|
|187   |    mul_8s_7s_14_1_1_U270                                             |hls_dummy_mul_8s_7s_14_1_1_90                                                              |      9|
|188   |    mul_8s_7s_14_1_1_U316                                             |hls_dummy_mul_8s_7s_14_1_1_91                                                              |      9|
|189   |    mul_8s_7s_14_1_1_U362                                             |hls_dummy_mul_8s_7s_14_1_1_92                                                              |      9|
|190   |    mul_8s_7s_14_1_1_U40                                              |hls_dummy_mul_8s_7s_14_1_1_93                                                              |      9|
|191   |    mul_8s_7s_14_1_1_U408                                             |hls_dummy_mul_8s_7s_14_1_1_94                                                              |      9|
|192   |    mul_8s_7s_14_1_1_U454                                             |hls_dummy_mul_8s_7s_14_1_1_95                                                              |      9|
|193   |    mul_8s_7s_14_1_1_U500                                             |hls_dummy_mul_8s_7s_14_1_1_96                                                              |      9|
|194   |    mul_8s_7s_14_1_1_U546                                             |hls_dummy_mul_8s_7s_14_1_1_97                                                              |      9|
|195   |    mul_8s_7s_14_1_1_U592                                             |hls_dummy_mul_8s_7s_14_1_1_98                                                              |      9|
|196   |    mul_8s_7s_14_1_1_U638                                             |hls_dummy_mul_8s_7s_14_1_1_99                                                              |      9|
|197   |    mul_8s_7s_14_1_1_U684                                             |hls_dummy_mul_8s_7s_14_1_1_100                                                             |      9|
|198   |    mul_8s_7s_14_1_1_U86                                              |hls_dummy_mul_8s_7s_14_1_1_101                                                             |      9|
|199   |    mul_8s_8ns_14_1_1_U117                                            |hls_dummy_mul_8s_8ns_14_1_1                                                                |      4|
|200   |    mul_8s_8ns_14_1_1_U163                                            |hls_dummy_mul_8s_8ns_14_1_1_102                                                            |      4|
|201   |    mul_8s_8ns_14_1_1_U209                                            |hls_dummy_mul_8s_8ns_14_1_1_103                                                            |      4|
|202   |    mul_8s_8ns_14_1_1_U25                                             |hls_dummy_mul_8s_8ns_14_1_1_104                                                            |      4|
|203   |    mul_8s_8ns_14_1_1_U255                                            |hls_dummy_mul_8s_8ns_14_1_1_105                                                            |      4|
|204   |    mul_8s_8ns_14_1_1_U301                                            |hls_dummy_mul_8s_8ns_14_1_1_106                                                            |      4|
|205   |    mul_8s_8ns_14_1_1_U347                                            |hls_dummy_mul_8s_8ns_14_1_1_107                                                            |      4|
|206   |    mul_8s_8ns_14_1_1_U393                                            |hls_dummy_mul_8s_8ns_14_1_1_108                                                            |      4|
|207   |    mul_8s_8ns_14_1_1_U439                                            |hls_dummy_mul_8s_8ns_14_1_1_109                                                            |      4|
|208   |    mul_8s_8ns_14_1_1_U485                                            |hls_dummy_mul_8s_8ns_14_1_1_110                                                            |      4|
|209   |    mul_8s_8ns_14_1_1_U531                                            |hls_dummy_mul_8s_8ns_14_1_1_111                                                            |      4|
|210   |    mul_8s_8ns_14_1_1_U577                                            |hls_dummy_mul_8s_8ns_14_1_1_112                                                            |      4|
|211   |    mul_8s_8ns_14_1_1_U623                                            |hls_dummy_mul_8s_8ns_14_1_1_113                                                            |      4|
|212   |    mul_8s_8ns_14_1_1_U669                                            |hls_dummy_mul_8s_8ns_14_1_1_114                                                            |      4|
|213   |    mul_8s_8ns_14_1_1_U71                                             |hls_dummy_mul_8s_8ns_14_1_1_115                                                            |      4|
|214   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1                                                                 |      4|
|215   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_116                                                             |     22|
|216   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_117                                                             |     27|
|217   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_118                                                             |      4|
|218   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_119                                                             |     16|
|219   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_120                                                             |     27|
|220   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_121                                                             |     22|
|221   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_122                                                             |     16|
|222   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_123                                                             |     16|
|223   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_124                                                             |     25|
|224   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_125                                                             |     22|
|225   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_126                                                             |     22|
|226   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_127                                                             |     16|
|227   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_128                                                             |     33|
|228   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_129                                                             |     16|
|229   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_130                                                             |     17|
|230   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_131                                                             |     25|
|231   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_132                                                             |     22|
|232   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_133                                                             |     27|
|233   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_134                                                             |     16|
|234   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_135                                                             |     24|
|235   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_136                                                             |     25|
|236   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_137                                                             |     22|
|237   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_138                                                             |     16|
|238   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_139                                                             |     16|
|239   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_140                                                             |     25|
|240   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_141                                                             |     22|
|241   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_142                                                             |     16|
|242   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_143                                                             |     33|
|243   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_144                                                             |     16|
|244   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_145                                                             |     17|
|245   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_146                                                             |     25|
|246   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_147                                                             |     16|
|247   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_148                                                             |     22|
|248   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_149                                                             |     27|
|249   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_150                                                             |     16|
|250   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_151                                                             |     24|
|251   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_152                                                             |     22|
|252   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_153                                                             |     16|
|253   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_154                                                             |     16|
|254   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_155                                                             |     25|
|255   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_156                                                             |     22|
|256   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_157                                                             |     24|
|257   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_158                                                             |     16|
|258   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_159                                                             |     33|
|259   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_160                                                             |     16|
|260   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_161                                                             |     17|
|261   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_162                                                             |     25|
|262   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_163                                                             |     22|
|263   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_164                                                             |     27|
|264   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_165                                                             |     16|
|265   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_166                                                             |      4|
|266   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_167                                                             |     27|
|267   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_168                                                             |     22|
|268   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_169                                                             |     22|
|269   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_170                                                             |     16|
|270   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_171                                                             |     16|
|271   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_172                                                             |     25|
|272   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_173                                                             |     22|
|273   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_174                                                             |     16|
|274   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_175                                                             |     33|
|275   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_176                                                             |     16|
|276   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_177                                                             |     17|
|277   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_178                                                             |     25|
|278   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_179                                                             |     16|
|279   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_180                                                             |     22|
|280   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_181                                                             |     27|
|281   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_182                                                             |     16|
|282   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_183                                                             |     27|
|283   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_184                                                             |     22|
|284   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_185                                                             |     16|
|285   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_186                                                             |     16|
|286   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_187                                                             |     25|
|287   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_188                                                             |     22|
|288   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_189                                                             |     16|
|289   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_190                                                             |     16|
|290   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_191                                                             |     33|
|291   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_192                                                             |     16|
|292   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_193                                                             |     17|
|293   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_194                                                             |     25|
|294   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_195                                                             |     22|
|295   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_196                                                             |     27|
|296   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |     16|
|297   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_198                                                             |     27|
|298   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_199                                                             |     25|
|299   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_200                                                             |     22|
|300   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_201                                                             |     16|
|301   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_202                                                             |     16|
|302   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_203                                                             |     25|
|303   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_204                                                             |     22|
|304   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_205                                                             |     16|
|305   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_206                                                             |     33|
|306   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_207                                                             |     16|
|307   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_208                                                             |     17|
|308   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_209                                                             |     25|
|309   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_210                                                             |     22|
|310   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_211                                                             |     34|
|311   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |     17|
|312   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |     16|
|313   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |     28|
|314   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |      4|
|315   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_216                                                             |     16|
|316   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |     16|
|317   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_218                                                             |     16|
|318   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_219                                                             |     16|
|319   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_220                                                             |     34|
|320   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_221                                                             |     16|
|321   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |     16|
|322   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |     26|
|323   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |     16|
|324   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |     24|
|325   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |     34|
|326   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_227                                                             |     34|
|327   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |     17|
|328   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_229                                                             |     16|
|329   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_230                                                             |     28|
|330   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_231                                                             |     33|
|331   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |     16|
|332   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |     16|
|333   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |     16|
|334   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |     16|
|335   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |     34|
|336   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |     16|
|337   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_238                                                             |     33|
|338   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_239                                                             |     16|
|339   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_240                                                             |     17|
|340   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_241                                                             |     34|
|341   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_242                                                             |     16|
|342   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |     34|
|343   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |     17|
|344   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |     16|
|345   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |     28|
|346   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |     16|
|347   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_248                                                             |     16|
|348   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_249                                                             |     16|
|349   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |     16|
|350   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_251                                                             |     34|
|351   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_252                                                             |     17|
|352   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_253                                                             |     16|
|353   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |     33|
|354   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |     16|
|355   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |     17|
|356   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |     34|
|357   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |     34|
|358   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_259                                                             |     17|
|359   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_260                                                             |     16|
|360   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_261                                                             |     28|
|361   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_262                                                             |     17|
|362   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_263                                                             |     25|
|363   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |      4|
|364   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_265                                                             |     16|
|365   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_266                                                             |     16|
|366   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_267                                                             |     25|
|367   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_268                                                             |     22|
|368   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_269                                                             |     16|
|369   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_270                                                             |     33|
|370   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_271                                                             |     16|
|371   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_272                                                             |     17|
|372   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_273                                                             |     34|
|373   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_274                                                             |     34|
|374   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_275                                                             |     17|
|375   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_276                                                             |     16|
|376   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_277                                                             |     28|
|377   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_278                                                             |     17|
|378   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_279                                                             |     16|
|379   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_280                                                             |     16|
|380   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_281                                                             |     25|
|381   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_282                                                             |     22|
|382   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_283                                                             |     22|
|383   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_284                                                             |     16|
|384   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_285                                                             |     33|
|385   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_286                                                             |     16|
|386   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_287                                                             |     17|
|387   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_288                                                             |     34|
|388   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_289                                                             |     34|
|389   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_290                                                             |     18|
|390   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_291                                                             |     16|
|391   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_292                                                             |     28|
|392   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_293                                                             |     18|
|393   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_294                                                             |     25|
|394   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_295                                                             |     16|
|395   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_296                                                             |     16|
|396   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_297                                                             |     25|
|397   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_298                                                             |     22|
|398   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_299                                                             |     16|
|399   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_300                                                             |     33|
|400   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_301                                                             |     16|
|401   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_302                                                             |     17|
|402   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_303                                                             |     34|
|403   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_304                                                             |     16|
|404   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_305                                                             |     22|
|405   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_306                                                             |     27|
|406   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_307                                                             |     16|
|407   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_308                                                             |     28|
|408   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_309                                                             |     22|
|409   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_310                                                             |     16|
|410   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_311                                                             |      4|
|411   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_312                                                             |     16|
|412   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_313                                                             |     25|
|413   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_314                                                             |     22|
|414   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_315                                                             |     24|
|415   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_316                                                             |     16|
|416   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_317                                                             |     33|
|417   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_318                                                             |     16|
|418   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_319                                                             |     17|
|419   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_320                                                             |     26|
|420   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_321                                                             |     22|
|421   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_322                                                             |     27|
|422   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_323                                                             |     16|
|423   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_324                                                             |     28|
|424   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_325                                                             |     22|
|425   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_326                                                             |     22|
|426   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_327                                                             |     16|
|427   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |     16|
|428   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |     25|
|429   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |     22|
|430   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |     16|
|431   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |     33|
|432   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |     16|
|433   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |     17|
|434   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |     26|
|435   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_336                                                             |     16|
|436   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |     22|
|437   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |     27|
|438   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |     16|
|439   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |     28|
|440   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |     22|
|441   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |     16|
|442   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |     16|
|443   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |     25|
|444   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |     22|
|445   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_346                                                             |     16|
|446   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |     16|
|447   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_348                                                             |     33|
|448   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_349                                                             |     16|
|449   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |     17|
|450   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |     26|
|451   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |     22|
|452   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |     27|
|453   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_354                                                             |     16|
|454   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_355                                                             |     28|
|455   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |     22|
|456   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_357                                                             |     25|
|457   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |     16|
|458   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_359                                                             |     16|
|459   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_360                                                             |      4|
|460   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |     25|
|461   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |     22|
|462   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |     16|
|463   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |     33|
|464   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_365                                                             |     16|
|465   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_366                                                             |     17|
|466   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |     26|
|467   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_368                                                             |     22|
|468   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_369                                                             |     22|
|469   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_370                                                             |     27|
|470   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |     16|
|471   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |     28|
|472   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |     22|
|473   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |     16|
|474   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |     16|
|475   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_376                                                             |     25|
|476   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |     22|
|477   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_378                                                             |     16|
|478   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |     16|
|479   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_380                                                             |     33|
|480   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |     16|
|481   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |     17|
|482   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |     26|
|483   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |     22|
|484   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |     27|
|485   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |     16|
|486   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |     28|
|487   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |     22|
|488   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_389                                                             |     33|
|489   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |     16|
|490   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |     16|
|491   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |     25|
|492   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |     22|
|493   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |     16|
|494   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |     33|
|495   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |     16|
|496   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |     17|
|497   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |     26|
|498   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_399                                                             |     16|
|499   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |     22|
|500   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |     27|
|501   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |     16|
|502   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |     28|
|503   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |     22|
|504   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |     16|
|505   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |     16|
|506   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |     26|
|507   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |      4|
|508   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |     22|
|509   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_410                                                             |     17|
|510   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |     16|
|511   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |     33|
|512   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |     16|
|513   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |     17|
|514   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |     26|
|515   |    mul_8s_8s_14_1_1_U385                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |     22|
|516   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |     27|
|517   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |     16|
|518   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |     25|
|519   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |     22|
|520   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_421                                                             |     25|
|521   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |     16|
|522   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |     16|
|523   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |     26|
|524   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |     22|
|525   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |     16|
|526   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |     33|
|527   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |     16|
|528   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |     17|
|529   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |     26|
|530   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |     22|
|531   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |     27|
|532   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |     16|
|533   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |     28|
|534   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |     22|
|535   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |     16|
|536   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |     16|
|537   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |     26|
|538   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |     22|
|539   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_440                                                             |     22|
|540   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |     16|
|541   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |     33|
|542   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |     16|
|543   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |     17|
|544   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |     26|
|545   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |     22|
|546   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |     27|
|547   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |     16|
|548   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |     28|
|549   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |     22|
|550   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_451                                                             |     25|
|551   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |     16|
|552   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |     16|
|553   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |     27|
|554   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |     22|
|555   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |      4|
|556   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |     16|
|557   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |     33|
|558   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |     16|
|559   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |     17|
|560   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |     26|
|561   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_462                                                             |     16|
|562   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |     22|
|563   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |     27|
|564   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |     16|
|565   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |     28|
|566   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |     22|
|567   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |     16|
|568   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |     16|
|569   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |     27|
|570   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |     22|
|571   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_472                                                             |     24|
|572   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |     16|
|573   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |     33|
|574   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_475                                                             |     16|
|575   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_476                                                             |     17|
|576   |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_477                                                             |     26|
|577   |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_478                                                             |     22|
|578   |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_479                                                             |     27|
|579   |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_480                                                             |     16|
|580   |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_481                                                             |     28|
|581   |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_482                                                             |     22|
|582   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_483                                                             |     22|
|583   |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_484                                                             |     16|
|584   |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |     16|
|585   |    mul_8s_8s_14_1_1_U452                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |     27|
|586   |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_487                                                             |     22|
|587   |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |     16|
|588   |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |     33|
|589   |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |     16|
|590   |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_491                                                             |     17|
|591   |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |     26|
|592   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_493                                                             |     16|
|593   |    mul_8s_8s_14_1_1_U460                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |     22|
|594   |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |     27|
|595   |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_496                                                             |     16|
|596   |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |     28|
|597   |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_498                                                             |     22|
|598   |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |     16|
|599   |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |     16|
|600   |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |     27|
|601   |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_502                                                             |     22|
|602   |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |     16|
|603   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_504                                                             |     16|
|604   |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |      4|
|605   |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_506                                                             |     33|
|606   |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |     16|
|607   |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |     17|
|608   |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_509                                                             |     26|
|609   |    mul_8s_8s_14_1_1_U475                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |     22|
|610   |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |     27|
|611   |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |     16|
|612   |    mul_8s_8s_14_1_1_U478                                             |hls_dummy_mul_8s_8s_14_1_1_513                                                             |     29|
|613   |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |     22|
|614   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_515                                                             |     25|
|615   |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |     16|
|616   |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_517                                                             |     16|
|617   |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |     27|
|618   |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_519                                                             |     22|
|619   |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |     16|
|620   |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |     33|
|621   |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |     16|
|622   |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_523                                                             |     17|
|623   |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |     26|
|624   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_525                                                             |     22|
|625   |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |     22|
|626   |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |     27|
|627   |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_528                                                             |     16|
|628   |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |     28|
|629   |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_530                                                             |     22|
|630   |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |     16|
|631   |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |     16|
|632   |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |     27|
|633   |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_534                                                             |     22|
|634   |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |     16|
|635   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_536                                                             |     16|
|636   |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_537                                                             |     33|
|637   |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_538                                                             |     16|
|638   |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_539                                                             |     17|
|639   |    mul_8s_8s_14_1_1_U504                                             |hls_dummy_mul_8s_8s_14_1_1_540                                                             |     26|
|640   |    mul_8s_8s_14_1_1_U505                                             |hls_dummy_mul_8s_8s_14_1_1_541                                                             |     22|
|641   |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_542                                                             |     27|
|642   |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_543                                                             |     16|
|643   |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_544                                                             |     28|
|644   |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_545                                                             |     22|
|645   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_546                                                             |     33|
|646   |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_547                                                             |     16|
|647   |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_548                                                             |     16|
|648   |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_549                                                             |     27|
|649   |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_550                                                             |     22|
|650   |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_551                                                             |     16|
|651   |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_552                                                             |     33|
|652   |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_553                                                             |      4|
|653   |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_554                                                             |     16|
|654   |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_555                                                             |     17|
|655   |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_556                                                             |     26|
|656   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_557                                                             |     16|
|657   |    mul_8s_8s_14_1_1_U520                                             |hls_dummy_mul_8s_8s_14_1_1_558                                                             |     22|
|658   |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_559                                                             |     27|
|659   |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_560                                                             |     16|
|660   |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_561                                                             |     28|
|661   |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_562                                                             |     22|
|662   |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_563                                                             |     16|
|663   |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_564                                                             |     16|
|664   |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_565                                                             |     27|
|665   |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_566                                                             |     22|
|666   |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_567                                                             |     16|
|667   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_568                                                             |     17|
|668   |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_569                                                             |     33|
|669   |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_570                                                             |     16|
|670   |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_571                                                             |     17|
|671   |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_572                                                             |     26|
|672   |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_573                                                             |     22|
|673   |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_574                                                             |     27|
|674   |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_575                                                             |     16|
|675   |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_576                                                             |     28|
|676   |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_577                                                             |     22|
|677   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_578                                                             |     25|
|678   |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_579                                                             |     16|
|679   |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                             |     16|
|680   |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_581                                                             |     27|
|681   |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                             |     22|
|682   |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_583                                                             |     16|
|683   |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                             |     33|
|684   |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                             |     16|
|685   |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                             |     17|
|686   |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_587                                                             |     26|
|687   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_588                                                             |     23|
|688   |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                             |     22|
|689   |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                             |     27|
|690   |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_591                                                             |     16|
|691   |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                             |     28|
|692   |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                             |     22|
|693   |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_594                                                             |     16|
|694   |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                             |     16|
|695   |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                             |     27|
|696   |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_597                                                             |     22|
|697   |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                             |     16|
|698   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_599                                                             |      2|
|699   |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                             |     34|
|700   |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                             |     16|
|701   |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_602                                                             |      4|
|702   |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                             |     17|
|703   |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_604                                                             |     26|
|704   |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                             |     22|
|705   |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                             |     27|
|706   |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                             |     16|
|707   |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_608                                                             |     28|
|708   |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                             |     22|
|709   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_610                                                             |     25|
|710   |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                             |     16|
|711   |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_612                                                             |     16|
|712   |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                             |     27|
|713   |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                             |     22|
|714   |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_615                                                             |     16|
|715   |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                             |     34|
|716   |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                             |     16|
|717   |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                             |     17|
|718   |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_619                                                             |     26|
|719   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_620                                                             |     16|
|720   |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                             |     22|
|721   |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                             |     27|
|722   |    mul_8s_8s_14_1_1_U582                                             |hls_dummy_mul_8s_8s_14_1_1_623                                                             |     16|
|723   |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                             |     28|
|724   |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                             |     22|
|725   |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_626                                                             |     16|
|726   |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                             |     16|
|727   |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                             |     27|
|728   |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_629                                                             |     22|
|729   |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                             |     16|
|730   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_631                                                             |     23|
|731   |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                             |     34|
|732   |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                             |     16|
|733   |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_634                                                             |     17|
|734   |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                             |     26|
|735   |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_636                                                             |     22|
|736   |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                             |     27|
|737   |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                             |     16|
|738   |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                             |     28|
|739   |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_640                                                             |     22|
|740   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_641                                                             |     22|
|741   |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                             |     16|
|742   |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                             |     16|
|743   |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_644                                                             |     27|
|744   |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                             |     22|
|745   |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                             |     16|
|746   |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_647                                                             |     34|
|747   |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                             |     16|
|748   |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                             |     17|
|749   |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                             |      4|
|750   |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_651                                                             |     26|
|751   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_652                                                             |     16|
|752   |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                             |     22|
|753   |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                             |     27|
|754   |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_655                                                             |     16|
|755   |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                             |     28|
|756   |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_657                                                             |     22|
|757   |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                             |     16|
|758   |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                             |     16|
|759   |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                             |     27|
|760   |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_661                                                             |     22|
|761   |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                             |     16|
|762   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_663                                                             |     16|
|763   |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_664                                                             |     34|
|764   |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_665                                                             |     16|
|765   |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_666                                                             |     17|
|766   |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_667                                                             |     26|
|767   |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_668                                                             |     22|
|768   |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_669                                                             |     27|
|769   |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_670                                                             |     16|
|770   |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_671                                                             |     28|
|771   |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_672                                                             |     22|
|772   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_673                                                             |     25|
|773   |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_674                                                             |     16|
|774   |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_675                                                             |     16|
|775   |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_676                                                             |     27|
|776   |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_677                                                             |     22|
|777   |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_678                                                             |     16|
|778   |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_679                                                             |     34|
|779   |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_680                                                             |     16|
|780   |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_681                                                             |     17|
|781   |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_682                                                             |     26|
|782   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_683                                                             |     22|
|783   |    mul_8s_8s_14_1_1_U640                                             |hls_dummy_mul_8s_8s_14_1_1_684                                                             |     22|
|784   |    mul_8s_8s_14_1_1_U641                                             |hls_dummy_mul_8s_8s_14_1_1_685                                                             |     27|
|785   |    mul_8s_8s_14_1_1_U642                                             |hls_dummy_mul_8s_8s_14_1_1_686                                                             |     16|
|786   |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_687                                                             |     28|
|787   |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_688                                                             |     22|
|788   |    mul_8s_8s_14_1_1_U645                                             |hls_dummy_mul_8s_8s_14_1_1_689                                                             |     16|
|789   |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_690                                                             |     16|
|790   |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_691                                                             |     27|
|791   |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_692                                                             |     22|
|792   |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_693                                                             |     16|
|793   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_694                                                             |     16|
|794   |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_695                                                             |     35|
|795   |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_696                                                             |     17|
|796   |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_697                                                             |     18|
|797   |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_698                                                             |     27|
|798   |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_699                                                             |      4|
|799   |    mul_8s_8s_14_1_1_U655                                             |hls_dummy_mul_8s_8s_14_1_1_700                                                             |     22|
|800   |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_701                                                             |     27|
|801   |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_702                                                             |     16|
|802   |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_703                                                             |     28|
|803   |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_704                                                             |     22|
|804   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_705                                                             |     21|
|805   |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_706                                                             |     16|
|806   |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_707                                                             |     16|
|807   |    mul_8s_8s_14_1_1_U662                                             |hls_dummy_mul_8s_8s_14_1_1_708                                                             |     27|
|808   |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_709                                                             |     22|
|809   |    mul_8s_8s_14_1_1_U664                                             |hls_dummy_mul_8s_8s_14_1_1_710                                                             |     16|
|810   |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_711                                                             |     35|
|811   |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_712                                                             |     17|
|812   |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_713                                                             |     18|
|813   |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_714                                                             |     27|
|814   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_715                                                             |     21|
|815   |    mul_8s_8s_14_1_1_U670                                             |hls_dummy_mul_8s_8s_14_1_1_716                                                             |     22|
|816   |    mul_8s_8s_14_1_1_U671                                             |hls_dummy_mul_8s_8s_14_1_1_717                                                             |     27|
|817   |    mul_8s_8s_14_1_1_U672                                             |hls_dummy_mul_8s_8s_14_1_1_718                                                             |     16|
|818   |    mul_8s_8s_14_1_1_U673                                             |hls_dummy_mul_8s_8s_14_1_1_719                                                             |     28|
|819   |    mul_8s_8s_14_1_1_U674                                             |hls_dummy_mul_8s_8s_14_1_1_720                                                             |     22|
|820   |    mul_8s_8s_14_1_1_U675                                             |hls_dummy_mul_8s_8s_14_1_1_721                                                             |     16|
|821   |    mul_8s_8s_14_1_1_U676                                             |hls_dummy_mul_8s_8s_14_1_1_722                                                             |     16|
|822   |    mul_8s_8s_14_1_1_U677                                             |hls_dummy_mul_8s_8s_14_1_1_723                                                             |     27|
|823   |    mul_8s_8s_14_1_1_U678                                             |hls_dummy_mul_8s_8s_14_1_1_724                                                             |     22|
|824   |    mul_8s_8s_14_1_1_U679                                             |hls_dummy_mul_8s_8s_14_1_1_725                                                             |     16|
|825   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_726                                                             |     24|
|826   |    mul_8s_8s_14_1_1_U680                                             |hls_dummy_mul_8s_8s_14_1_1_727                                                             |     35|
|827   |    mul_8s_8s_14_1_1_U681                                             |hls_dummy_mul_8s_8s_14_1_1_728                                                             |     17|
|828   |    mul_8s_8s_14_1_1_U682                                             |hls_dummy_mul_8s_8s_14_1_1_729                                                             |     18|
|829   |    mul_8s_8s_14_1_1_U683                                             |hls_dummy_mul_8s_8s_14_1_1_730                                                             |     27|
|830   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_731                                                             |     25|
|831   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_732                                                             |     23|
|832   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_733                                                             |     25|
|833   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_734                                                             |     16|
|834   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_735                                                             |     27|
|835   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_736                                                             |     22|
|836   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_737                                                             |     16|
|837   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_738                                                             |     16|
|838   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_739                                                             |     25|
|839   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_740                                                             |     22|
|840   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_741                                                             |     16|
|841   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_742                                                             |     26|
|842   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_743                                                             |     16|
|843   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_744                                                             |     24|
|844   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_745                                                             |     25|
|845   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_746                                                             |     23|
|846   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_747                                                             |     26|
|847   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_748                                                             |     16|
|848   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_749                                                             |     27|
|849   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_750                                                             |     22|
|850   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_751                                                             |     16|
|851   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_752                                                             |     16|
|852   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_753                                                             |     25|
|853   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_754                                                             |     22|
|854   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_755                                                             |     16|
|855   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_756                                                             |     33|
|856   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_757                                                             |     16|
|857   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_758                                                             |     17|
|858   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_759                                                             |     25|
|859   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_s_w2_ROM_AUTbkb |  36532|
|860   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                   |   3875|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:49 ; elapsed = 00:21:07 . Memory (MB): peak = 5097.223 ; gain = 2665.160 ; free physical = 525761 ; free virtual = 718530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:52 ; elapsed = 00:21:11 . Memory (MB): peak = 5101.133 ; gain = 2669.070 ; free physical = 543609 ; free virtual = 736377
Synthesis Optimization Complete : Time (s): cpu = 00:05:52 ; elapsed = 00:21:11 . Memory (MB): peak = 5101.133 ; gain = 2669.070 ; free physical = 543727 ; free virtual = 736465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5101.133 ; gain = 0.000 ; free physical = 540212 ; free virtual = 732997
INFO: [Netlist 29-17] Analyzing 9731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q10_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q122_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q150_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q178_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q206_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q234_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q262_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q304_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q332_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q360_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q382_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q388_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q38_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q396_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q402_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q410_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q416_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q424_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q429_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q432_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q440_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q444_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q450_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q454_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q458_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q472_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q500_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q550_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q557_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q559_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q563_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q565_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q567_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q570_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q572_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q574_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q576_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q578_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q580_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q582_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q584_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q586_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q66_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_5_U0/w2_U/q94_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5145.246 ; gain = 0.000 ; free physical = 585032 ; free virtual = 751404
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 805 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: dbf37839
INFO: [Common 17-83] Releasing license: Synthesis
392 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:20 ; elapsed = 00:22:00 . Memory (MB): peak = 5145.246 ; gain = 2737.059 ; free physical = 585142 ; free virtual = 751514
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18661.541; main = 4446.072; forked = 14441.740
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23779.898; main = 5145.250; forked = 18682.672
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 5209.277 ; gain = 64.031 ; free physical = 583938 ; free virtual = 750435

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dc763562

Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 5248.855 ; gain = 39.578 ; free physical = 580493 ; free virtual = 747548

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 98 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14c51abc6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5248.855 ; gain = 0.000 ; free physical = 579437 ; free virtual = 746568
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 13 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16c3276de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5248.855 ; gain = 0.000 ; free physical = 584264 ; free virtual = 751395
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17634ced2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5248.855 ; gain = 0.000 ; free physical = 584290 ; free virtual = 751421
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 14b83cbe5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5248.855 ; gain = 0.000 ; free physical = 578094 ; free virtual = 745243
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 14b83cbe5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5248.855 ; gain = 0.000 ; free physical = 577311 ; free virtual = 744479
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              13  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14b83cbe5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5248.855 ; gain = 0.000 ; free physical = 577341 ; free virtual = 744514

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 44 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 88
Ending PowerOpt Patch Enables Task | Checksum: 14b83cbe5

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.42 . Memory (MB): peak = 5776.949 ; gain = 0.000 ; free physical = 579412 ; free virtual = 747556
Ending Power Optimization Task | Checksum: 14b83cbe5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 5776.949 ; gain = 528.094 ; free physical = 578646 ; free virtual = 746791

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b83cbe5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5776.949 ; gain = 0.000 ; free physical = 578624 ; free virtual = 746769

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5776.949 ; gain = 0.000 ; free physical = 578580 ; free virtual = 746724
Ending Netlist Obfuscation Task | Checksum: 14b83cbe5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5776.949 ; gain = 0.000 ; free physical = 578559 ; free virtual = 746704
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:02:03 . Memory (MB): peak = 5776.949 ; gain = 631.703 ; free physical = 578557 ; free virtual = 746702
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 20:49:55 2025...
