From c11c5f1b2f5d270474c796a327a31306a0f8bcbb Mon Sep 17 00:00:00 2001
From: Guan Xuetao <gxt@mprc.pku.edu.cn>
Date: Thu, 14 Jun 2012 11:08:40 +0800
Subject: [PATCH 390/641] UniCore64: Change pr_emerg to pr_info in showinfo.c

Signed-off-by: Guan Xuetao <gxt@mprc.pku.edu.cn>
---
 arch/unicore64/kernel/showinfo.c |   47 +++++++++++++++++++-------------------
 1 file changed, 24 insertions(+), 23 deletions(-)

diff --git a/arch/unicore64/kernel/showinfo.c b/arch/unicore64/kernel/showinfo.c
index 3501d60..847d2ef 100644
--- a/arch/unicore64/kernel/showinfo.c
+++ b/arch/unicore64/kernel/showinfo.c
@@ -10,9 +10,9 @@
 
 void __show_uc64_regs(void)
 {
-	pr_emerg("\nUniCore64 Information:\n");
-	pr_emerg(" ASR BSR: %16lx %16lx\n", __read_uc64(asr), __read_uc64(bsr));
-	pr_emerg(" AFR BFR: %16lx %16lx\n", __read_uc64(afr), __read_uc64(bfr));
+	pr_info("\nUniCore64 Information:\n");
+	pr_info(" ASR BSR: %16lx %16lx\n", __read_uc64(asr), __read_uc64(bsr));
+	pr_info(" AFR BFR: %16lx %16lx\n", __read_uc64(afr), __read_uc64(bfr));
 }
 
 /**
@@ -121,46 +121,47 @@ void __show_cpuinfo(void)
 #undef CACHETYPE_SIZE
 #undef CACHETYPE_ASSOC
 #undef CACHETYPE_LINE
+
 void __show_cp0_regs(void)
 {
-	pr_emerg("\nCP0 (System Control) Information:\n");
-	pr_emerg(" CPUID:      %16lx\n", __read_cp_op(CP0_CPUID, 0));
-	pr_emerg(" CACHE:      %16lx\n", __read_cp_op(CP0_CPUID, 1));
-	pr_emerg(" CTRLREG:    %16lx\n", __read_cp(CP0_CTRLREG));
-	pr_emerg(" TTB/ASID:   %16lx\n", __read_cp(CP0_TTB_ASID));
-	pr_emerg(" ITRAPSTAT:  %16lx\n", __read_cp_op(CP0_TRAPSTAT, 0));
-	pr_emerg(" DTRAPSTAT:  %16lx\n", __read_cp_op(CP0_TRAPSTAT, 1));
-	pr_emerg(" ITRAPADDR:  %16lx\n", __read_cp_op(CP0_TRAPADDR, 1));
-	pr_emerg(" DTRAPADDR:  %16lx\n", __read_cp_op(CP0_TRAPADDR, 0));
-
-	pr_emerg(" MRAR_BASE:  %16lx %16lx %16lx %16lx\n",
+	pr_info("\nCP0 (System Control) Information:\n");
+	pr_info(" CPUID:      %16lx\n", __read_cp_op(CP0_CPUID, 0));
+	pr_info(" CACHE:      %16lx\n", __read_cp_op(CP0_CPUID, 1));
+	pr_info(" CTRLREG:    %16lx\n", __read_cp(CP0_CTRLREG));
+	pr_info(" TTB/ASID:   %16lx\n", __read_cp(CP0_TTB_ASID));
+	pr_info(" ITRAPSTAT:  %16lx\n", __read_cp_op(CP0_TRAPSTAT, 0));
+	pr_info(" DTRAPSTAT:  %16lx\n", __read_cp_op(CP0_TRAPSTAT, 1));
+	pr_info(" ITRAPADDR:  %16lx\n", __read_cp_op(CP0_TRAPADDR, 1));
+	pr_info(" DTRAPADDR:  %16lx\n", __read_cp_op(CP0_TRAPADDR, 0));
+
+	pr_info(" MRAR_BASE:  %16lx %16lx %16lx %16lx\n",
 			__read_cp_op(CP0_MRAR, 0),
 			__read_cp_op(CP0_MRAR, 1),
 			__read_cp_op(CP0_MRAR, 2),
 			__read_cp_op(CP0_MRAR, 3));
-	pr_emerg(" (Total 8):  %16lx %16lx %16lx %16lx\n",
+	pr_info(" (Total 8):  %16lx %16lx %16lx %16lx\n",
 			__read_cp_op(CP0_MRAR, 4),
 			__read_cp_op(CP0_MRAR, 5),
 			__read_cp_op(CP0_MRAR, 6),
 			__read_cp_op(CP0_MRAR, 7));
-	pr_emerg(" MRAR_MASK:  %16lx %16lx %16lx %16lx\n",
+	pr_info(" MRAR_MASK:  %16lx %16lx %16lx %16lx\n",
 			__read_cp_op(CP0_MRAR, 8),
 			__read_cp_op(CP0_MRAR, 9),
 			__read_cp_op(CP0_MRAR, 10),
 			__read_cp_op(CP0_MRAR, 11));
-	pr_emerg(" (Total 8):  %16lx %16lx %16lx %16lx\n",
+	pr_info(" (Total 8):  %16lx %16lx %16lx %16lx\n",
 			__read_cp_op(CP0_MRAR, 12),
 			__read_cp_op(CP0_MRAR, 13),
 			__read_cp_op(CP0_MRAR, 14),
 			__read_cp_op(CP0_MRAR, 15));
 
-	pr_emerg(" VECBASE:    %16lx\n", __read_cp(CP0_VECBASE));
-	pr_emerg(" INTR_TYPE:  %16lx\n", __read_cp_op(CP0_INTR, 0));
-	pr_emerg(" INTR_PRIO:  %16lx\n", __read_cp_op(CP0_INTR, 7));
-	pr_emerg(" ITM_CNTR:   %16lx\n", __read_cp_op(CP0_INTR, 9));
-	pr_emerg(" ITM_MATCH:  %16lx\n", __read_cp_op(CP0_INTR, 10));
+	pr_info(" VECBASE:    %16lx\n", __read_cp(CP0_VECBASE));
+	pr_info(" INTR_TYPE:  %16lx\n", __read_cp_op(CP0_INTR, 0));
+	pr_info(" INTR_PRIO:  %16lx\n", __read_cp_op(CP0_INTR, 7));
+	pr_info(" ITM_CNTR:   %16lx\n", __read_cp_op(CP0_INTR, 9));
+	pr_info(" ITM_MATCH:  %16lx\n", __read_cp_op(CP0_INTR, 10));
 
-	pr_emerg(" R/W Margin: %16lx\n", __read_cp(CP0_RWMARGIN));
+	pr_info(" R/W Margin: %16lx\n", __read_cp(CP0_RWMARGIN));
 }
 
 /**
-- 
1.7.9.5

