<profile>

<section name = "Vitis HLS Report for 'KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s'" level="0">
<item name = "Date">Wed Jun 29 08:15:31 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8320322, 8324165, 27.732 ms, 27.744 ms, 8320322, 8324165, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop_fu_102">KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop, 3849, 3849, 12.829 us, 12.829 us, 3849, 3849, no</column>
<column name="grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1_fu_119">KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1, 3842, 3842, 12.805 us, 12.805 us, 3842, 3842, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RowLoop">8320320, 8320320, 3852, -, -, 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">4, -, 163, 62, -</column>
<column name="Instance">-, 5, 417, 675, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 46, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop_fu_102">KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop, 0, 5, 398, 590, 0</column>
<column name="grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1_fu_119">KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1, 0, 0, 19, 85, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="uvStream_fifo_U">4, 163, 0, -, 3840, 16, 61440</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_7_fu_146_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_state6_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln4194_fu_141_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="evenBlock_3_fu_152_p2">xor, 0, 0, 2, 1, 1</column>
<column name="evenRow_1_fu_157_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="evenBlock_reg_78">9, 2, 1, 2</column>
<column name="evenRow_reg_90">9, 2, 1, 2</column>
<column name="i_fu_58">9, 2, 16, 32</column>
<column name="imgInput_uv_data82_read">9, 2, 1, 2</column>
<column name="imgInput_y_data81_read">9, 2, 1, 2</column>
<column name="rgb_mat_data83_write">9, 2, 1, 2</column>
<column name="uvStream_read">14, 3, 1, 3</column>
<column name="uvStream_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="empty_214_reg_201">1, 0, 1, 0</column>
<column name="empty_reg_191">1, 0, 1, 0</column>
<column name="evenBlock_3_reg_209">1, 0, 1, 0</column>
<column name="evenBlock_reg_78">1, 0, 1, 0</column>
<column name="evenRow_1_reg_214">1, 0, 1, 0</column>
<column name="evenRow_reg_90">1, 0, 1, 0</column>
<column name="grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop_fu_102_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1_fu_119_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_58">16, 0, 16, 0</column>
<column name="uvPacked_V_fu_54">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, KernNv122bgr&lt;0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9&gt;, return value</column>
<column name="imgInput_y_data81_dout">in, 8, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_num_data_valid">in, 2, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_fifo_cap">in, 2, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_empty_n">in, 1, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_y_data81_read">out, 1, ap_fifo, imgInput_y_data81, pointer</column>
<column name="imgInput_uv_data82_dout">in, 16, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_num_data_valid">in, 2, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_fifo_cap">in, 2, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_empty_n">in, 1, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="imgInput_uv_data82_read">out, 1, ap_fifo, imgInput_uv_data82, pointer</column>
<column name="rgb_mat_data83_din">out, 24, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_num_data_valid">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_fifo_cap">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_full_n">in, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_write">out, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="height">in, 16, ap_none, height, scalar</column>
<column name="width">in, 16, ap_none, width, scalar</column>
</table>
</item>
</section>
</profile>
