{"filename": "verilator-5.020-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.020-1", "desc": "The fastest free Verilog HDL simulator", "csize": "4715540", "isize": "29572963", "md5sum": "97a4c9c675b2cf4d32a0c50801089448", "sha256sum": "21069f510d0a2fbb9a8a74c5d73df762f66e252ef87ac599fab0c764d38ab801", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmWZ9MgACgkQdxk/FSvb5qZqrw//ZaocUQlSpXmwT5WF/2KWO2SvwG7NJZqAkLPo+Ywpgk1jGbdUAD2E3JYjw3rOpYXnX528mNSU6r2kdGYfu+/cXt7rTnL51Crq7VTVcBqB2M103OAlzdbb0vlgPqU8FrhH2pW3U/DHOTPmRHfPvH8wge9WsyRJ+JjhL2avx3TG0c00O0ermMBDCOE4IPFuzVZ4QMbQWMV+O6pnio9bkRdN4YMWNbZ1FMsvWg7YS5FO5edfvo7NIi9i0XYRgCIneNzTmj2Ub/vwzDrFhuSCmg+7XTKhwyIkzwjYFSGxuZhvvunRWHUEyorXB7P9QY6Y+eMZI7RyahMVhojjT58swIsYMmTtKCcMzXXO+7jggp82kRbUV9O9/pkKcm1WFvRFwTSEFeZMhGTipHdJtJv+obXB5G34K5qhNWsto2Q+C7yLR/Unx1G770Pp7Pw2S1Z0pB5ahUUHhhqcHWS8TjEfdIHscNmskNH9nBas6pw01vxhq2DE196mCvXgRmvcdmpvEsqCxEdJDg7G+yMYqw358vcGJ7pTJ+puCAKTNvPcHHpuEmPjDXpqktjTpZ6x517DGpiBHiAMKjw4mX43XAZX3ndgQA6csNcJUzoKV0XO/xrbUFv5cwNiKVkgmlcTqEQ/SZq+R0dYNHEovR8UPnWoKmGFIx0VLqSo6oQApwPcg4qq8wg=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1704588187", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_testing", "verilator_aarch64_testing"]}