// Seed: 1041993693
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input  tri0 id_2
);
  supply1 id_4 = id_4 == 1;
  assign id_0 = id_2 && 1 || 1;
  wire id_5;
  tri  id_6 = 1'b0;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2
    , id_9,
    output tri1  id_3,
    output wire  id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  tri0  id_7
);
  tri0 id_10 = id_0;
  assign id_3 = id_9++;
  module_0(
      id_10, id_10, id_1
  );
endmodule
