function #\hyperref[sailMIPSzSignalException]{SignalException}# (ex) = {
  #\hyperref[sailMIPSztraceException]{traceException}#(ex);
  /* Only update EPC and BD if not already in EXL mode */
  if (~ (CP0Status.#\hyperref[sailMIPSzEXL]{EXL}#())) then
  {
    let epc : #\hyperref[sailMIPSzbits]{bits}#(64) = if (InBranchDelay[0]) then
      {
        CP0Cause->#\hyperref[sailMIPSzBD]{BD}#() = 0b1;
        PC - 4
      }
      else {
        CP0Cause->#\hyperref[sailMIPSzBD]{BD}#() = 0b0;
        PC
      };
    let (representable, newEPCC) = #\hyperref[sailMIPSzsetCapOffset]{setCapOffset}#(PCC, epc);
    /* EPCC should almost always be representable because PC should always be nearly in bounds.
       It might happen if KCC does not include the exception vector which would probably
       result in an exception loop. */
    if (not(representable)) then
      #\hyperref[sailMIPSzprint]{print}#("UNREPRESENTABLE EPCC!");
    /* Similarly PCC should not be sealed unless EPCC was sealed on ERET or KCC was sealed
       on exception */
    if (newEPCC.sealed) then
      #\hyperref[sailMIPSzprint]{print}#("SEALED PCC!");
    /* If either of the above cases happens we clear the tag on EPCC to preserve invariants. */
    EPCC = if representable & not(newEPCC.sealed) then newEPCC else #\hyperref[sailMIPSzunrepCap]{unrepCap}#(newEPCC);
  };
  /* Fill in BadInstr + BadInstrP. */
  #\hyperref[sailMIPSzupdateBadInstr]{updateBadInstr}#();
  let vectorOffset = #\hyperref[sailMIPSzexceptionVectorOffset]{exceptionVectorOffset}#(ex);
  let vectorBase = #\hyperref[sailMIPSzexceptionVectorBase]{exceptionVectorBase}#();
  /* On CHERI we have to subtract KCC.base so that we end up at the
     right absolute vector address after indirecting via new PCC */
  let kccBase = #\hyperref[sailMIPSzgetCapBase]{getCapBase}#(KCC) in
  NextPC = vectorBase + #\hyperref[sailMIPSzzzerozyextend]{zero\_extend}#(vectorOffset) - #\hyperref[sailMIPSztozybits]{to\_bits}#(64, kccBase);
  #\hyperref[sailMIPSzsetzynextzypcc]{set\_next\_pcc}#(KCC);
  CP0Cause->#\hyperref[sailMIPSzExcCode]{ExcCode}#() = #\hyperref[sailMIPSzExceptionCode]{ExceptionCode}#(ex);
  CP0Status->#\hyperref[sailMIPSzEXL]{EXL}#()    = 0b1;
  throw (#\hyperref[sailMIPSzISAException]{ISAException}#());
}
