Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "F:/ise project/CPU_5/bo_isim_beh.exe" -prj "F:/ise project/CPU_5/bo_beh.prj" "work.bo" "work.glbl" 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ise project/CPU_5/CPU.v" into library work
WARNING:HDLCompiler:991 - "F:/ise project/CPU_5/CPU.v" Line 158: Event expressions must result in a singular type
Analyzing Verilog file "F:/ise project/CPU_5/test.v" into library work
Analyzing Verilog file "F:/Xilinx/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 179788 KB
Fuse CPU Usage: 531 ms
Compiling module PC
Compiling module CU
Compiling module RegisterFile
Compiling module ALU
Compiling module DataMemoey
Compiling module InstructionMemory
Compiling module Control
Compiling module WIN
Compiling module bo
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable F:/ise project/CPU_5/bo_isim_beh.exe
Fuse Memory Usage: 186124 KB
Fuse CPU Usage: 686 ms
