|simple_ram_test
clock => TestWBMaster:a.clock
clock => int_write.CLK
clock => bwrite.CLK
clock => int_reset.CLK
clock => breset.CLK
reset => int_reset.DATAIN
io_sdram_addr[0] <= TestWBMaster:a.io_sdram_addr[0]
io_sdram_addr[1] <= TestWBMaster:a.io_sdram_addr[1]
io_sdram_addr[2] <= TestWBMaster:a.io_sdram_addr[2]
io_sdram_addr[3] <= TestWBMaster:a.io_sdram_addr[3]
io_sdram_addr[4] <= TestWBMaster:a.io_sdram_addr[4]
io_sdram_addr[5] <= TestWBMaster:a.io_sdram_addr[5]
io_sdram_addr[6] <= TestWBMaster:a.io_sdram_addr[6]
io_sdram_addr[7] <= TestWBMaster:a.io_sdram_addr[7]
io_sdram_addr[8] <= TestWBMaster:a.io_sdram_addr[8]
io_sdram_addr[9] <= TestWBMaster:a.io_sdram_addr[9]
io_sdram_addr[10] <= TestWBMaster:a.io_sdram_addr[10]
io_sdram_addr[11] <= TestWBMaster:a.io_sdram_addr[11]
io_sdram_addr[12] <= TestWBMaster:a.io_sdram_addr[12]
io_sdram_bank[0] <= TestWBMaster:a.io_sdram_bank[0]
io_sdram_bank[1] <= TestWBMaster:a.io_sdram_bank[1]
io_sdram_data[0] <> io_sdram_data[0]
io_sdram_data[1] <> io_sdram_data[1]
io_sdram_data[2] <> io_sdram_data[2]
io_sdram_data[3] <> io_sdram_data[3]
io_sdram_data[4] <> io_sdram_data[4]
io_sdram_data[5] <> io_sdram_data[5]
io_sdram_data[6] <> io_sdram_data[6]
io_sdram_data[7] <> io_sdram_data[7]
io_sdram_data[8] <> io_sdram_data[8]
io_sdram_data[9] <> io_sdram_data[9]
io_sdram_data[10] <> io_sdram_data[10]
io_sdram_data[11] <> io_sdram_data[11]
io_sdram_data[12] <> io_sdram_data[12]
io_sdram_data[13] <> io_sdram_data[13]
io_sdram_data[14] <> io_sdram_data[14]
io_sdram_data[15] <> io_sdram_data[15]
io_sdram_dqm[0] <= TestWBMaster:a.io_sdram_dqm[0]
io_sdram_dqm[1] <= TestWBMaster:a.io_sdram_dqm[1]
io_sdram_clk <= TestWBMaster:a.io_sdram_clk
io_sdram_cke <= TestWBMaster:a.io_sdram_cke
io_sdram_cs_n <= TestWBMaster:a.io_sdram_cs_n
io_sdram_ras_n <= TestWBMaster:a.io_sdram_ras_n
io_sdram_cas_n <= TestWBMaster:a.io_sdram_cas_n
io_sdram_we_n <= TestWBMaster:a.io_sdram_we_n
io_switches[0] => TestWBMaster:a.io_switches[0]
io_switches[1] => TestWBMaster:a.io_switches[1]
io_switches[2] => TestWBMaster:a.io_switches[2]
io_switches[3] => TestWBMaster:a.io_switches[3]
io_switches[4] => TestWBMaster:a.io_switches[4]
io_switches[5] => TestWBMaster:a.io_switches[5]
io_switches[6] => TestWBMaster:a.io_switches[6]
io_switches[7] => TestWBMaster:a.io_switches[7]
io_switches[8] => TestWBMaster:a.io_switches[8]
io_switches[9] => TestWBMaster:a.io_switches[9]
io_write => int_write.DATAIN
hex0[0] <= sseg:seg1.port0
hex0[1] <= sseg:seg1.port0
hex0[2] <= sseg:seg1.port0
hex0[3] <= sseg:seg1.port0
hex0[4] <= sseg:seg1.port0
hex0[5] <= sseg:seg1.port0
hex0[6] <= sseg:seg1.port0
hex1[0] <= sseg:seg2.port0
hex1[1] <= sseg:seg2.port0
hex1[2] <= sseg:seg2.port0
hex1[3] <= sseg:seg2.port0
hex1[4] <= sseg:seg2.port0
hex1[5] <= sseg:seg2.port0
hex1[6] <= sseg:seg2.port0
stall <= TestWBMaster:a.io_stall
idle <= TestWBMaster:a.io_idle


|simple_ram_test|sseg:seg1
segs[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0


|simple_ram_test|sseg:seg2
segs[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segs[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segs[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segs[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segs[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segs[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segs[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0


|simple_ram_test|TestWBMaster:a
clock => ramController_clock.IN1
reset => ramController_reset.IN1
io_sdram_addr[0] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[1] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[2] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[3] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[4] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[5] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[6] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[7] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[8] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[9] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[10] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[11] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_addr[12] <= WBSDRAMCtlr:ramController.io_sdram_addr
io_sdram_bank[0] <= WBSDRAMCtlr:ramController.io_sdram_bank
io_sdram_bank[1] <= WBSDRAMCtlr:ramController.io_sdram_bank
io_sdram_dataOut[0] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[1] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[2] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[3] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[4] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[5] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[6] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[7] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[8] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[9] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[10] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[11] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[12] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[13] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[14] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dataOut[15] <= WBSDRAMCtlr:ramController.io_sdram_dataOut
io_sdram_dqm[0] <= WBSDRAMCtlr:ramController.io_sdram_dqm
io_sdram_dqm[1] <= WBSDRAMCtlr:ramController.io_sdram_dqm
io_sdram_clk <= WBSDRAMCtlr:ramController.io_sdram_clk
io_sdram_cke <= WBSDRAMCtlr:ramController.io_sdram_cke
io_sdram_cs_n <= WBSDRAMCtlr:ramController.io_sdram_cs_n
io_sdram_ras_n <= WBSDRAMCtlr:ramController.io_sdram_ras_n
io_sdram_cas_n <= WBSDRAMCtlr:ramController.io_sdram_cas_n
io_sdram_we_n <= WBSDRAMCtlr:ramController.io_sdram_we_n
io_sdram_output_en <= WBSDRAMCtlr:ramController.io_sdram_output_en
io_dqIn[0] => ramController_io_dataIn[0].IN1
io_dqIn[1] => ramController_io_dataIn[1].IN1
io_dqIn[2] => ramController_io_dataIn[2].IN1
io_dqIn[3] => ramController_io_dataIn[3].IN1
io_dqIn[4] => ramController_io_dataIn[4].IN1
io_dqIn[5] => ramController_io_dataIn[5].IN1
io_dqIn[6] => ramController_io_dataIn[6].IN1
io_dqIn[7] => ramController_io_dataIn[7].IN1
io_dqIn[8] => ramController_io_dataIn[8].IN1
io_dqIn[9] => ramController_io_dataIn[9].IN1
io_dqIn[10] => ramController_io_dataIn[10].IN1
io_dqIn[11] => ramController_io_dataIn[11].IN1
io_dqIn[12] => ramController_io_dataIn[12].IN1
io_dqIn[13] => ramController_io_dataIn[13].IN1
io_dqIn[14] => ramController_io_dataIn[14].IN1
io_dqIn[15] => ramController_io_dataIn[15].IN1
io_switches[0] => switches[0].DATAIN
io_switches[1] => switches[1].DATAIN
io_switches[2] => switches[2].DATAIN
io_switches[3] => switches[3].DATAIN
io_switches[4] => switches[4].DATAIN
io_switches[5] => switches[5].DATAIN
io_switches[6] => switches[6].DATAIN
io_switches[7] => switches[7].DATAIN
io_switches[8] => switches[8].DATAIN
io_switches[9] => switches[9].DATAIN
io_write => write.DATAIN
io_output[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
io_output[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
io_output[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
io_output[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
io_output[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
io_output[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
io_output[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
io_output[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
io_stall <= WBSDRAMCtlr:ramController.io_wb_stall
io_idle <= io_idle.DB_MAX_OUTPUT_PORT_TYPE


|simple_ram_test|TestWBMaster:a|WBSDRAMCtlr:ramController
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => activationCounter_3[0].CLK
clock => activationCounter_3[1].CLK
clock => activationCounter_3[2].CLK
clock => activationCounter_3[3].CLK
clock => activationCounter_3[4].CLK
clock => activationCounter_3[5].CLK
clock => activationCounter_3[6].CLK
clock => activationCounter_3[7].CLK
clock => activationCounter_3[8].CLK
clock => activationCounter_3[9].CLK
clock => activationCounter_3[10].CLK
clock => activationCounter_3[11].CLK
clock => activationCounter_3[12].CLK
clock => activationCounter_3[13].CLK
clock => activationCounter_3[14].CLK
clock => activationCounter_3[15].CLK
clock => activationCounter_2[0].CLK
clock => activationCounter_2[1].CLK
clock => activationCounter_2[2].CLK
clock => activationCounter_2[3].CLK
clock => activationCounter_2[4].CLK
clock => activationCounter_2[5].CLK
clock => activationCounter_2[6].CLK
clock => activationCounter_2[7].CLK
clock => activationCounter_2[8].CLK
clock => activationCounter_2[9].CLK
clock => activationCounter_2[10].CLK
clock => activationCounter_2[11].CLK
clock => activationCounter_2[12].CLK
clock => activationCounter_2[13].CLK
clock => activationCounter_2[14].CLK
clock => activationCounter_2[15].CLK
clock => activationCounter_1[0].CLK
clock => activationCounter_1[1].CLK
clock => activationCounter_1[2].CLK
clock => activationCounter_1[3].CLK
clock => activationCounter_1[4].CLK
clock => activationCounter_1[5].CLK
clock => activationCounter_1[6].CLK
clock => activationCounter_1[7].CLK
clock => activationCounter_1[8].CLK
clock => activationCounter_1[9].CLK
clock => activationCounter_1[10].CLK
clock => activationCounter_1[11].CLK
clock => activationCounter_1[12].CLK
clock => activationCounter_1[13].CLK
clock => activationCounter_1[14].CLK
clock => activationCounter_1[15].CLK
clock => activationCounter_0[0].CLK
clock => activationCounter_0[1].CLK
clock => activationCounter_0[2].CLK
clock => activationCounter_0[3].CLK
clock => activationCounter_0[4].CLK
clock => activationCounter_0[5].CLK
clock => activationCounter_0[6].CLK
clock => activationCounter_0[7].CLK
clock => activationCounter_0[8].CLK
clock => activationCounter_0[9].CLK
clock => activationCounter_0[10].CLK
clock => activationCounter_0[11].CLK
clock => activationCounter_0[12].CLK
clock => activationCounter_0[13].CLK
clock => activationCounter_0[14].CLK
clock => activationCounter_0[15].CLK
clock => bankActivation_3_bits[0].CLK
clock => bankActivation_3_bits[1].CLK
clock => bankActivation_3_bits[2].CLK
clock => bankActivation_3_bits[3].CLK
clock => bankActivation_3_bits[4].CLK
clock => bankActivation_3_bits[5].CLK
clock => bankActivation_3_bits[6].CLK
clock => bankActivation_3_bits[7].CLK
clock => bankActivation_3_bits[8].CLK
clock => bankActivation_3_bits[9].CLK
clock => bankActivation_3_bits[10].CLK
clock => bankActivation_3_bits[11].CLK
clock => bankActivation_3_bits[12].CLK
clock => bankActivation_3_valid.CLK
clock => bankActivation_2_bits[0].CLK
clock => bankActivation_2_bits[1].CLK
clock => bankActivation_2_bits[2].CLK
clock => bankActivation_2_bits[3].CLK
clock => bankActivation_2_bits[4].CLK
clock => bankActivation_2_bits[5].CLK
clock => bankActivation_2_bits[6].CLK
clock => bankActivation_2_bits[7].CLK
clock => bankActivation_2_bits[8].CLK
clock => bankActivation_2_bits[9].CLK
clock => bankActivation_2_bits[10].CLK
clock => bankActivation_2_bits[11].CLK
clock => bankActivation_2_bits[12].CLK
clock => bankActivation_2_valid.CLK
clock => bankActivation_1_bits[0].CLK
clock => bankActivation_1_bits[1].CLK
clock => bankActivation_1_bits[2].CLK
clock => bankActivation_1_bits[3].CLK
clock => bankActivation_1_bits[4].CLK
clock => bankActivation_1_bits[5].CLK
clock => bankActivation_1_bits[6].CLK
clock => bankActivation_1_bits[7].CLK
clock => bankActivation_1_bits[8].CLK
clock => bankActivation_1_bits[9].CLK
clock => bankActivation_1_bits[10].CLK
clock => bankActivation_1_bits[11].CLK
clock => bankActivation_1_bits[12].CLK
clock => bankActivation_1_valid.CLK
clock => bankActivation_0_bits[0].CLK
clock => bankActivation_0_bits[1].CLK
clock => bankActivation_0_bits[2].CLK
clock => bankActivation_0_bits[3].CLK
clock => bankActivation_0_bits[4].CLK
clock => bankActivation_0_bits[5].CLK
clock => bankActivation_0_bits[6].CLK
clock => bankActivation_0_bits[7].CLK
clock => bankActivation_0_bits[8].CLK
clock => bankActivation_0_bits[9].CLK
clock => bankActivation_0_bits[10].CLK
clock => bankActivation_0_bits[11].CLK
clock => bankActivation_0_bits[12].CLK
clock => bankActivation_0_valid.CLK
clock => dataBuffer_1[0].CLK
clock => dataBuffer_1[1].CLK
clock => dataBuffer_1[2].CLK
clock => dataBuffer_1[3].CLK
clock => dataBuffer_1[4].CLK
clock => dataBuffer_1[5].CLK
clock => dataBuffer_1[6].CLK
clock => dataBuffer_1[7].CLK
clock => dataBuffer_1[8].CLK
clock => dataBuffer_1[9].CLK
clock => dataBuffer_1[10].CLK
clock => dataBuffer_1[11].CLK
clock => dataBuffer_1[12].CLK
clock => dataBuffer_1[13].CLK
clock => dataBuffer_1[14].CLK
clock => dataBuffer_1[15].CLK
clock => dataBuffer_0[0].CLK
clock => dataBuffer_0[1].CLK
clock => dataBuffer_0[2].CLK
clock => dataBuffer_0[3].CLK
clock => dataBuffer_0[4].CLK
clock => dataBuffer_0[5].CLK
clock => dataBuffer_0[6].CLK
clock => dataBuffer_0[7].CLK
clock => dataBuffer_0[8].CLK
clock => dataBuffer_0[9].CLK
clock => dataBuffer_0[10].CLK
clock => dataBuffer_0[11].CLK
clock => dataBuffer_0[12].CLK
clock => dataBuffer_0[13].CLK
clock => dataBuffer_0[14].CLK
clock => dataBuffer_0[15].CLK
clock => wbReqest_bits_we.CLK
clock => wbReqest_bits_sel[0].CLK
clock => wbReqest_bits_sel[1].CLK
clock => wbReqest_bits_sel[2].CLK
clock => wbReqest_bits_sel[3].CLK
clock => wbReqest_bits_data[0].CLK
clock => wbReqest_bits_data[1].CLK
clock => wbReqest_bits_data[2].CLK
clock => wbReqest_bits_data[3].CLK
clock => wbReqest_bits_data[4].CLK
clock => wbReqest_bits_data[5].CLK
clock => wbReqest_bits_data[6].CLK
clock => wbReqest_bits_data[7].CLK
clock => wbReqest_bits_data[8].CLK
clock => wbReqest_bits_data[9].CLK
clock => wbReqest_bits_data[10].CLK
clock => wbReqest_bits_data[11].CLK
clock => wbReqest_bits_data[12].CLK
clock => wbReqest_bits_data[13].CLK
clock => wbReqest_bits_data[14].CLK
clock => wbReqest_bits_data[15].CLK
clock => wbReqest_bits_data[16].CLK
clock => wbReqest_bits_data[17].CLK
clock => wbReqest_bits_data[18].CLK
clock => wbReqest_bits_data[19].CLK
clock => wbReqest_bits_data[20].CLK
clock => wbReqest_bits_data[21].CLK
clock => wbReqest_bits_data[22].CLK
clock => wbReqest_bits_data[23].CLK
clock => wbReqest_bits_data[24].CLK
clock => wbReqest_bits_data[25].CLK
clock => wbReqest_bits_data[26].CLK
clock => wbReqest_bits_data[27].CLK
clock => wbReqest_bits_data[28].CLK
clock => wbReqest_bits_data[29].CLK
clock => wbReqest_bits_data[30].CLK
clock => wbReqest_bits_data[31].CLK
clock => wbReqest_bits_addr[0].CLK
clock => wbReqest_bits_addr[1].CLK
clock => wbReqest_bits_addr[2].CLK
clock => wbReqest_bits_addr[3].CLK
clock => wbReqest_bits_addr[4].CLK
clock => wbReqest_bits_addr[5].CLK
clock => wbReqest_bits_addr[6].CLK
clock => wbReqest_bits_addr[7].CLK
clock => wbReqest_bits_addr[8].CLK
clock => wbReqest_bits_addr[9].CLK
clock => wbReqest_bits_addr[10].CLK
clock => wbReqest_bits_addr[11].CLK
clock => wbReqest_bits_addr[12].CLK
clock => wbReqest_bits_addr[13].CLK
clock => wbReqest_bits_addr[14].CLK
clock => wbReqest_bits_addr[15].CLK
clock => wbReqest_bits_addr[16].CLK
clock => wbReqest_bits_addr[17].CLK
clock => wbReqest_bits_addr[18].CLK
clock => wbReqest_bits_addr[19].CLK
clock => wbReqest_bits_addr[20].CLK
clock => wbReqest_bits_addr[21].CLK
clock => wbReqest_bits_addr[22].CLK
clock => wbReqest_bits_addr[23].CLK
clock => wbReqest_valid.CLK
clock => refreshCounter[0].CLK
clock => refreshCounter[1].CLK
clock => refreshCounter[2].CLK
clock => refreshCounter[3].CLK
clock => refreshCounter[4].CLK
clock => refreshCounter[5].CLK
clock => refreshCounter[6].CLK
clock => refreshCounter[7].CLK
clock => refreshCounter[8].CLK
clock => refreshCounter[9].CLK
clock => refreshCounter[10].CLK
clock => refreshCounter[11].CLK
clock => refreshCounter[12].CLK
clock => refreshCounter[13].CLK
clock => refreshCounter[14].CLK
clock => refreshCounter[15].CLK
clock => refreshTimeout[0].CLK
clock => refreshTimeout[1].CLK
clock => refreshTimeout[2].CLK
clock => refreshTimeout[3].CLK
clock => refreshTimeout[4].CLK
clock => refreshTimeout[5].CLK
clock => refreshTimeout[6].CLK
clock => refreshTimeout[7].CLK
clock => refreshTimeout[8].CLK
clock => refreshTimeout[9].CLK
clock => refreshTimeout[10].CLK
clock => refreshTimeout[11].CLK
clock => refreshTimeout[12].CLK
clock => refreshTimeout[13].CLK
clock => refreshTimeout[14].CLK
clock => refreshTimeout[15].CLK
clock => refreshTimeout[16].CLK
clock => refreshTimeout[17].CLK
clock => refreshTimeout[18].CLK
clock => refreshTimeout[19].CLK
clock => refreshTimeout[20].CLK
clock => refreshTimeout[21].CLK
clock => refreshTimeout[22].CLK
clock => refreshTimeout[23].CLK
clock => refreshTimeout[24].CLK
clock => refreshTimeout[25].CLK
clock => refreshTimeout[26].CLK
clock => refreshTimeout[27].CLK
clock => refreshTimeout[28].CLK
clock => refreshTimeout[29].CLK
clock => refreshTimeout[30].CLK
clock => refreshTimeout[31].CLK
clock => delayCounter[0].CLK
clock => delayCounter[1].CLK
clock => delayCounter[2].CLK
clock => delayCounter[3].CLK
clock => delayCounter[4].CLK
clock => delayCounter[5].CLK
clock => delayCounter[6].CLK
clock => delayCounter[7].CLK
clock => delayCounter[8].CLK
clock => delayCounter[9].CLK
clock => delayCounter[10].CLK
clock => delayCounter[11].CLK
clock => delayCounter[12].CLK
clock => delayCounter[13].CLK
clock => delayCounter[14].CLK
clock => delayCounter[15].CLK
clock => delayCounter[16].CLK
clock => delayCounter[17].CLK
clock => delayCounter[18].CLK
clock => delayCounter[19].CLK
clock => delayCounter[20].CLK
clock => delayCounter[21].CLK
clock => delayCounter[22].CLK
clock => delayCounter[23].CLK
clock => io_sdram_clk.DATAIN
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => delayCounter.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshTimeout.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => refreshCounter.OUTPUTSELECT
reset => wbReqest_valid.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_addr.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_data.OUTPUTSELECT
reset => wbReqest_bits_sel.OUTPUTSELECT
reset => wbReqest_bits_sel.OUTPUTSELECT
reset => wbReqest_bits_sel.OUTPUTSELECT
reset => wbReqest_bits_sel.OUTPUTSELECT
reset => wbReqest_bits_we.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_0.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => dataBuffer_1.OUTPUTSELECT
reset => bankActivation_0_valid.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_0_bits.OUTPUTSELECT
reset => bankActivation_1_valid.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_1_bits.OUTPUTSELECT
reset => bankActivation_2_valid.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_2_bits.OUTPUTSELECT
reset => bankActivation_3_valid.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => bankActivation_3_bits.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_0.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_1.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_2.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => activationCounter_3.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
io_sdram_addr[0] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[1] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[2] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[3] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[4] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[5] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[6] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[7] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[8] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[9] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[10] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[11] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_addr[12] <= io_sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_bank[0] <= io_sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_bank[1] <= io_sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[0] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[1] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[2] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[3] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[4] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[5] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[6] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[7] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[8] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[9] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[10] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[11] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[12] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[13] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[14] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dataOut[15] <= io_sdram_dataOut.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dqm[0] <= io_sdram_dqm.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_dqm[1] <= io_sdram_dqm.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_clk <= clock.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_cke <= <VCC>
io_sdram_cs_n <= io_sdram_cs_n.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_ras_n <= io_sdram_ras_n.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_cas_n <= io_sdram_cas_n.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_we_n <= io_sdram_we_n.DB_MAX_OUTPUT_PORT_TYPE
io_sdram_output_en <= io_sdram_output_en.DB_MAX_OUTPUT_PORT_TYPE
io_dataIn[0] => _GEN_308[0].DATAB
io_dataIn[0] => _GEN_309[0].DATAB
io_dataIn[1] => _GEN_308[1].DATAB
io_dataIn[1] => _GEN_309[1].DATAB
io_dataIn[2] => _GEN_308[2].DATAB
io_dataIn[2] => _GEN_309[2].DATAB
io_dataIn[3] => _GEN_308[3].DATAB
io_dataIn[3] => _GEN_309[3].DATAB
io_dataIn[4] => _GEN_308[4].DATAB
io_dataIn[4] => _GEN_309[4].DATAB
io_dataIn[5] => _GEN_308[5].DATAB
io_dataIn[5] => _GEN_309[5].DATAB
io_dataIn[6] => _GEN_308[6].DATAB
io_dataIn[6] => _GEN_309[6].DATAB
io_dataIn[7] => _GEN_308[7].DATAB
io_dataIn[7] => _GEN_309[7].DATAB
io_dataIn[8] => _GEN_308[8].DATAB
io_dataIn[8] => _GEN_309[8].DATAB
io_dataIn[9] => _GEN_308[9].DATAB
io_dataIn[9] => _GEN_309[9].DATAB
io_dataIn[10] => _GEN_308[10].DATAB
io_dataIn[10] => _GEN_309[10].DATAB
io_dataIn[11] => _GEN_308[11].DATAB
io_dataIn[11] => _GEN_309[11].DATAB
io_dataIn[12] => _GEN_308[12].DATAB
io_dataIn[12] => _GEN_309[12].DATAB
io_dataIn[13] => _GEN_308[13].DATAB
io_dataIn[13] => _GEN_309[13].DATAB
io_dataIn[14] => _GEN_308[14].DATAB
io_dataIn[14] => _GEN_309[14].DATAB
io_dataIn[15] => _GEN_308[15].DATAB
io_dataIn[15] => _GEN_309[15].DATAB
io_wb_stb => _GEN_35[3].OUTPUTSELECT
io_wb_stb => _GEN_35[2].OUTPUTSELECT
io_wb_stb => _GEN_35[1].OUTPUTSELECT
io_wb_stb => _GEN_35[0].OUTPUTSELECT
io_wb_stb => _GEN_36[31].OUTPUTSELECT
io_wb_stb => _GEN_36[30].OUTPUTSELECT
io_wb_stb => _GEN_36[29].OUTPUTSELECT
io_wb_stb => _GEN_36[28].OUTPUTSELECT
io_wb_stb => _GEN_36[27].OUTPUTSELECT
io_wb_stb => _GEN_36[26].OUTPUTSELECT
io_wb_stb => _GEN_36[25].OUTPUTSELECT
io_wb_stb => _GEN_36[24].OUTPUTSELECT
io_wb_stb => _GEN_36[23].OUTPUTSELECT
io_wb_stb => _GEN_36[22].OUTPUTSELECT
io_wb_stb => _GEN_36[21].OUTPUTSELECT
io_wb_stb => _GEN_36[20].OUTPUTSELECT
io_wb_stb => _GEN_36[19].OUTPUTSELECT
io_wb_stb => _GEN_36[18].OUTPUTSELECT
io_wb_stb => _GEN_36[17].OUTPUTSELECT
io_wb_stb => _GEN_36[16].OUTPUTSELECT
io_wb_stb => _GEN_36[15].OUTPUTSELECT
io_wb_stb => _GEN_36[14].OUTPUTSELECT
io_wb_stb => _GEN_36[13].OUTPUTSELECT
io_wb_stb => _GEN_36[12].OUTPUTSELECT
io_wb_stb => _GEN_36[11].OUTPUTSELECT
io_wb_stb => _GEN_36[10].OUTPUTSELECT
io_wb_stb => _GEN_36[9].OUTPUTSELECT
io_wb_stb => _GEN_36[8].OUTPUTSELECT
io_wb_stb => _GEN_36[7].OUTPUTSELECT
io_wb_stb => _GEN_36[6].OUTPUTSELECT
io_wb_stb => _GEN_36[5].OUTPUTSELECT
io_wb_stb => _GEN_36[4].OUTPUTSELECT
io_wb_stb => _GEN_36[3].OUTPUTSELECT
io_wb_stb => _GEN_36[2].OUTPUTSELECT
io_wb_stb => _GEN_36[1].OUTPUTSELECT
io_wb_stb => _GEN_36[0].OUTPUTSELECT
io_wb_stb => _GEN_37[23].OUTPUTSELECT
io_wb_stb => _GEN_37[22].OUTPUTSELECT
io_wb_stb => _GEN_37[21].OUTPUTSELECT
io_wb_stb => _GEN_37[20].OUTPUTSELECT
io_wb_stb => _GEN_37[19].OUTPUTSELECT
io_wb_stb => _GEN_37[18].OUTPUTSELECT
io_wb_stb => _GEN_37[17].OUTPUTSELECT
io_wb_stb => _GEN_37[16].OUTPUTSELECT
io_wb_stb => _GEN_37[15].OUTPUTSELECT
io_wb_stb => _GEN_37[14].OUTPUTSELECT
io_wb_stb => _GEN_37[13].OUTPUTSELECT
io_wb_stb => _GEN_37[12].OUTPUTSELECT
io_wb_stb => _GEN_37[11].OUTPUTSELECT
io_wb_stb => _GEN_37[10].OUTPUTSELECT
io_wb_stb => _GEN_37[9].OUTPUTSELECT
io_wb_stb => _GEN_37[8].OUTPUTSELECT
io_wb_stb => _GEN_37[7].OUTPUTSELECT
io_wb_stb => _GEN_37[6].OUTPUTSELECT
io_wb_stb => _GEN_37[5].OUTPUTSELECT
io_wb_stb => _GEN_37[4].OUTPUTSELECT
io_wb_stb => _GEN_37[3].OUTPUTSELECT
io_wb_stb => _GEN_37[2].OUTPUTSELECT
io_wb_stb => _GEN_37[1].OUTPUTSELECT
io_wb_stb => _GEN_37[0].OUTPUTSELECT
io_wb_stb => _GEN_38.OUTPUTSELECT
io_wb_stb => _GEN_39[3].OUTPUTSELECT
io_wb_stb => _GEN_39[2].OUTPUTSELECT
io_wb_stb => _GEN_39[1].OUTPUTSELECT
io_wb_stb => _GEN_39[0].OUTPUTSELECT
io_wb_stb => _GEN_41[23].OUTPUTSELECT
io_wb_stb => _GEN_41[22].OUTPUTSELECT
io_wb_stb => _GEN_41[21].OUTPUTSELECT
io_wb_stb => _GEN_41[20].OUTPUTSELECT
io_wb_stb => _GEN_41[19].OUTPUTSELECT
io_wb_stb => _GEN_41[18].OUTPUTSELECT
io_wb_stb => _GEN_41[17].OUTPUTSELECT
io_wb_stb => _GEN_41[16].OUTPUTSELECT
io_wb_stb => _GEN_41[15].OUTPUTSELECT
io_wb_stb => _GEN_41[14].OUTPUTSELECT
io_wb_stb => _GEN_41[13].OUTPUTSELECT
io_wb_stb => _GEN_41[12].OUTPUTSELECT
io_wb_stb => _GEN_41[11].OUTPUTSELECT
io_wb_stb => _GEN_41[10].OUTPUTSELECT
io_wb_stb => _GEN_41[9].OUTPUTSELECT
io_wb_stb => _GEN_41[8].OUTPUTSELECT
io_wb_stb => _GEN_41[7].OUTPUTSELECT
io_wb_stb => _GEN_41[6].OUTPUTSELECT
io_wb_stb => _GEN_41[5].OUTPUTSELECT
io_wb_stb => _GEN_41[4].OUTPUTSELECT
io_wb_stb => _GEN_41[3].OUTPUTSELECT
io_wb_stb => _GEN_41[2].OUTPUTSELECT
io_wb_stb => _GEN_41[1].OUTPUTSELECT
io_wb_stb => _GEN_41[0].OUTPUTSELECT
io_wb_stb => _GEN_45.DATAA
io_wb_we => _GEN_38.DATAB
io_wb_we => _GEN_28[2].DATAB
io_wb_addr[0] => _GEN_37[0].DATAB
io_wb_addr[1] => _GEN_37[1].DATAB
io_wb_addr[2] => _GEN_37[2].DATAB
io_wb_addr[3] => _GEN_37[3].DATAB
io_wb_addr[4] => _GEN_37[4].DATAB
io_wb_addr[5] => _GEN_37[5].DATAB
io_wb_addr[6] => _GEN_37[6].DATAB
io_wb_addr[7] => _GEN_37[7].DATAB
io_wb_addr[8] => _GEN_37[8].DATAB
io_wb_addr[9] => Equal14.IN3
io_wb_addr[9] => Equal15.IN3
io_wb_addr[9] => Equal16.IN3
io_wb_addr[9] => Equal17.IN3
io_wb_addr[9] => _GEN_37[9].DATAB
io_wb_addr[10] => Equal14.IN2
io_wb_addr[10] => Equal15.IN2
io_wb_addr[10] => Equal16.IN2
io_wb_addr[10] => Equal17.IN2
io_wb_addr[10] => _GEN_37[10].DATAB
io_wb_addr[11] => Equal7.IN12
io_wb_addr[11] => _GEN_37[11].DATAB
io_wb_addr[12] => Equal7.IN11
io_wb_addr[12] => _GEN_37[12].DATAB
io_wb_addr[13] => Equal7.IN10
io_wb_addr[13] => _GEN_37[13].DATAB
io_wb_addr[14] => Equal7.IN9
io_wb_addr[14] => _GEN_37[14].DATAB
io_wb_addr[15] => Equal7.IN8
io_wb_addr[15] => _GEN_37[15].DATAB
io_wb_addr[16] => Equal7.IN7
io_wb_addr[16] => _GEN_37[16].DATAB
io_wb_addr[17] => Equal7.IN6
io_wb_addr[17] => _GEN_37[17].DATAB
io_wb_addr[18] => Equal7.IN5
io_wb_addr[18] => _GEN_37[18].DATAB
io_wb_addr[19] => Equal7.IN4
io_wb_addr[19] => _GEN_37[19].DATAB
io_wb_addr[20] => Equal7.IN3
io_wb_addr[20] => _GEN_37[20].DATAB
io_wb_addr[21] => Equal7.IN2
io_wb_addr[21] => _GEN_37[21].DATAB
io_wb_addr[22] => Equal7.IN1
io_wb_addr[22] => _GEN_37[22].DATAB
io_wb_addr[23] => Equal7.IN0
io_wb_addr[23] => _GEN_37[23].DATAB
io_wb_addr[24] => ~NO_FANOUT~
io_wb_addr[25] => ~NO_FANOUT~
io_wb_addr[26] => ~NO_FANOUT~
io_wb_addr[27] => ~NO_FANOUT~
io_wb_addr[28] => ~NO_FANOUT~
io_wb_addr[29] => ~NO_FANOUT~
io_wb_addr[30] => ~NO_FANOUT~
io_wb_addr[31] => ~NO_FANOUT~
io_wb_mosi_data[0] => _GEN_36[0].DATAB
io_wb_mosi_data[1] => _GEN_36[1].DATAB
io_wb_mosi_data[2] => _GEN_36[2].DATAB
io_wb_mosi_data[3] => _GEN_36[3].DATAB
io_wb_mosi_data[4] => _GEN_36[4].DATAB
io_wb_mosi_data[5] => _GEN_36[5].DATAB
io_wb_mosi_data[6] => _GEN_36[6].DATAB
io_wb_mosi_data[7] => _GEN_36[7].DATAB
io_wb_mosi_data[8] => _GEN_36[8].DATAB
io_wb_mosi_data[9] => _GEN_36[9].DATAB
io_wb_mosi_data[10] => _GEN_36[10].DATAB
io_wb_mosi_data[11] => _GEN_36[11].DATAB
io_wb_mosi_data[12] => _GEN_36[12].DATAB
io_wb_mosi_data[13] => _GEN_36[13].DATAB
io_wb_mosi_data[14] => _GEN_36[14].DATAB
io_wb_mosi_data[15] => _GEN_36[15].DATAB
io_wb_mosi_data[16] => _GEN_36[16].DATAB
io_wb_mosi_data[17] => _GEN_36[17].DATAB
io_wb_mosi_data[18] => _GEN_36[18].DATAB
io_wb_mosi_data[19] => _GEN_36[19].DATAB
io_wb_mosi_data[20] => _GEN_36[20].DATAB
io_wb_mosi_data[21] => _GEN_36[21].DATAB
io_wb_mosi_data[22] => _GEN_36[22].DATAB
io_wb_mosi_data[23] => _GEN_36[23].DATAB
io_wb_mosi_data[24] => _GEN_36[24].DATAB
io_wb_mosi_data[25] => _GEN_36[25].DATAB
io_wb_mosi_data[26] => _GEN_36[26].DATAB
io_wb_mosi_data[27] => _GEN_36[27].DATAB
io_wb_mosi_data[28] => _GEN_36[28].DATAB
io_wb_mosi_data[29] => _GEN_36[29].DATAB
io_wb_mosi_data[30] => _GEN_36[30].DATAB
io_wb_mosi_data[31] => _GEN_36[31].DATAB
io_wb_miso_data[0] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[1] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[2] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[3] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[4] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[5] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[6] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[7] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[8] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[9] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[10] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[11] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[12] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[13] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[14] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[15] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[16] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[17] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[18] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[19] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[20] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[21] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[22] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[23] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[24] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[25] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[26] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[27] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[28] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[29] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[30] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_miso_data[31] <= io_wb_miso_data.DB_MAX_OUTPUT_PORT_TYPE
io_wb_ack <= io_wb_ack.DB_MAX_OUTPUT_PORT_TYPE
io_wb_stall <= io_wb_stall.DB_MAX_OUTPUT_PORT_TYPE


