$version Generated by VerilatedVcd $end
$date Tue 30 Jan 2024 09:45:50 CET $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 % io_in $end
  $var wire  1 & io_out $end
  $var wire  1 $ reset $end
  $scope module Parity $end
   $var wire  1 # clock $end
   $var wire  1 % io_in $end
   $var wire  1 & io_out $end
   $var wire  1 $ reset $end
   $var wire  1 ' state $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
0'
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
#12
0#
1%
#13
1#
1&
1'
#14
0#
#15
1#
0&
0'
#16
0#
0%
#17
1#
#18
0#
1%
#19
1#
1&
1'
#20
0#
#21
1#
0&
0'
#22
0#
0%
#23
1#
#24
0#
1%
#25
1#
1&
1'
#26
0#
#27
1#
0&
0'
#28
0#
#29
1#
1&
1'
