
<html><head><title>Virtuoso Layout Suite EXL</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rishu" />
<meta name="CreateDate" content="2020-08-21" />
<meta name="CreateTime" content="1598021701" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Jumplist to documentation of the Virtuoso Layout Suite GXL applications." />
<meta name="DocTitle" content="Virtuoso Layout Suite EXL Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Virtuoso Layout Suite EXL" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vlsexl" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-21" />
<meta name="ModifiedTime" content="1598021701" />
<meta name="NextFile" content="" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Layout Suite" />
<meta name="Product" content="Virtuoso Layout Suite" />
<meta name="ProductFamily" content="Virtuoso Layout Suite" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Layout Suite EXL Reference -- Virtuoso Layout Suite EXL" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vlsexlICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vlsexlTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vlsexl.pdf">View/Print PDF</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Layout Suite EXL Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-1087064"></a><hr />
Virtuoso Layout Suite EXL<hr />
</h1>

<p>
<a id="pgfId-1096895"></a>Virtuoso<sup>&#174;</sup> Layout Suite EXL (Layout EXL) is the most advanced editing environment in the Virtuoso Layout Suite, providing access to the industry&#8217;s first electrically and simulation-driven layout design environment.</p>
<p>
<a id="pgfId-1098411"></a>The Layout EXL cockpit offers full access to all the functionality provided under Layout EAD in previous releases; to all Layout XL functionality; and to the newly introduced concurrent layout team design and interactive simulation driven routing features.</p>
<p>
<a id="pgfId-1101544"></a>Layout EXL is also the required base platform for all 5nm design; for the Virtuoso RF solution; and for a new set of in-design technologies to facilitate advanced design planning and congestion analysis. These capabilities all have additional feature-specific license requirements on top of the base Layout EXL license.</p>
<p>
<a id="pgfId-1101284"></a>See <a href="overview.html#65099">Layout EXL Features and Flows</a> for more information on all of these features.</p>

<h2>
<a id="pgfId-1096247"></a>Launching Layout EXL</h2>

<p>
<a id="pgfId-1096248"></a>Layout EXL is required to edit any design that uses 5nm process technology or which includes specific design data generated by any of the technologies mentioned above. Designs containing such data must be edited only in Layout EXL in order to maintain compliance and to ensure that the design remains correct by construction at all times. </p>
<p>
<a id="pgfId-1101505"></a>Consequently, when you open such designs from the Library Manager, CIW, or schematic or layout window menus, the design opens in Layout EXL automatically. The same applies to any design that was previously saved using Layout EXL.</p>
<p>
<a id="pgfId-1096291"></a>To manually launch Layout EXL, do one of the following:</p>

<ul><li>
<a id="pgfId-1096231"></a>From a Schematics XL or Layout XL window, choose <em>Launch &#8211; Layout EXL</em>.<br />
<a id="pgfId-1096351"></a><div class="webflare-div-image">
<img width="635" height="223" src="images/overview-2.gif" /></div></li><li>
<a id="pgfId-1096358"></a>Use the Open File form from a Schematics XL or Layout XL window and choose <em>Layout EXL</em> from the <em>Open with</em> drop-down list.<br />
<a id="pgfId-1096387"></a><div class="webflare-div-image">
<img width="635" height="171" src="images/overview-3.gif" /></div></li></ul>






<p>
<a id="pgfId-1096422"></a>Opening a design in Layout EXL automatically checks out a Virtuoso_Layout_Suite_EXL license, which remains checked out until either</p>

<ul><li>
<a id="pgfId-1096424"></a>All the layout windows in the Virtuoso session are closed. (The license remains checked out regardless of whether any of the layout windows are using EXL features or not.)</li><li>
<a id="pgfId-1096426"></a>The Virtuoso session itself is ended.</li></ul>


<p>
<a id="pgfId-1096427"></a>You cannot open a design containing Layout EXL data in Layout XL. You can, however, view a Layout EXL design using the Layout Viewer application. See <em><a actuate="user" class="URL" href="../vlsviewerhelp/vlsviewerhelpTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Layout Viewer User Guide</a></em> for more information.</p>

<h2>
<a id="pgfId-1096496"></a><a id="65099"></a>Layout EXL Features and Flows</h2>

<p>
<a id="pgfId-1096497"></a>The features and flows available in Layout EXL are summarized below, along with instructions on how to enable each feature in the Layout EXL window and a link to more detailed information.</p>
<p>
<a id="pgfId-1100373"></a>The Virtuoso_Layout_Suite_EXL license allows access to all Layout XL functionality, and to the specific features listed below:</p>

<ul><li>
<a id="pgfId-1096524"></a><strong>
Electrically Aware Design</strong>
<br />
<a id="pgfId-1096525"></a>The electrically aware design (EAD) flow lets you capture the current data from design simulations, extract and visualize RC parasitics as you edit the layout, perform EM checks, and fix violations. You can further extract parasitics from a partial or complete layout and rerun simulations to check if the output specifications are met.<br />
<a id="pgfId-1096529"></a>You access the electrically aware design functionality both from the <em>EAD</em> menu (which is automatically installed when you launch Layout EXL) and in the <em>EAD</em> workspace, available from the drop-down list in the toolbar.<br />
<a id="pgfId-1096530"></a>See <em><a actuate="user" class="URL" href="../vead/veadTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Electrically Aware Design Flow Guide</a></em> to find out more.</li><li>
<a id="pgfId-1096531"></a><strong>
Simulation Driven Routing</strong>
<br />
<a id="pgfId-1096532"></a>The simulation driven routing (SDR) capability elevates Virtuoso from an electrically aware design environment to a simulation driven design environment. It addresses many of the electromigration and parasitic challenges of critical circuits and advanced-node designs, offering the layout designer an innovative and predictable flow to help meet current density constraints, significantly reduce sign-off times, and improve productivity and design reliability.<br />
<a id="pgfId-1096538"></a>You access the simulation driven routing functionality from the <em>SDR Toolbar</em>, which is installed automatically when you launch Layout EXL.<br />
<a id="pgfId-1096540"></a>See the <em><a actuate="user" class="URL" href="../sdruser/sdruserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Simulation Driven Interactive Routing User Guide</a></em> to find out more.</li><li>
<a id="pgfId-1096498"></a><strong>
Concurrent Layout Team Design</strong>
<br />
<a id="pgfId-1096499"></a>Concurrent layout team design is a layout editing environment that lets multiple designers work concurrently on different parts of the same top cellview within Virtuoso. This increases the overall productivity of the layout design team by allowing them to work on different aspects of a single design in parallel.<br />
<a id="pgfId-1098675"></a>To access the feature, choose the <em>Concurrent_Layout</em> workspace from the drop-down list in the toolbar.<br />
<a id="pgfId-1096503"></a>See <em><a actuate="user" class="URL" href="../cleuser/getstarted.html#firstpage" show="replace" xml:link="simple">Getting Started with Virtuoso Concurrent Layout</a></em> to find out more.</li></ul>
















<p>
<a id="pgfId-1100792"></a>The following features require the Layout EXL platform and the Virtuoso_Layout_Suite_EXL license as a base, along with additional licensing (check the feature documentation for details):</p>

<ul><li>
<a id="pgfId-1096517"></a><strong>
Design Planning</strong>
<br />
<a id="pgfId-1096518"></a>The advanced design planning feature provides an innovative layout-place-route solution for both advanced and mature node designs. It offers the capabilities to make more informed planning decisions earlier in the design cycle based on real-time congestion analysis data provided by the fully integrated Congestion Analysis assistant.<br />
<a id="pgfId-1096522"></a>To access the feature, choose the <em>Design_Planning</em> workspace from the drop down list in the toolbar.<br />
<a id="pgfId-1096523"></a>See <em><a actuate="user" class="URL" href="../vdpuser/vdpuserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Design Planner User Guide</a></em> to find out more.</li><li>
<a id="pgfId-1096504"></a><strong>
Congestion Analysis</strong>
<br />
<a id="pgfId-1096505"></a>The Congestion Analysis assistant facilitates the quick and accurate modeling of routing congestion to help improve floorplanning, optimize pin generation and placement, and reduce overall die size. The feature lets you extract, display, and analyze routing congestion both visually and statistically, and offers sophisticated tools facilitating the targeted optimization of routing paths for critical nets and net groups.<br />
<a id="pgfId-1096514"></a>To open the assistant, choose the <em>Congestion_Analysis</em> workspace from the drop down list in the toolbar.<br />
<a id="pgfId-1096516"></a>See <em><a actuate="user" class="URL" href="../autouser/congestion_analysis.html#firstpage" show="replace" xml:link="simple">Running Congestion Analysis</a></em> to find out more.</li><li>
<a id="pgfId-1096541"></a><strong>
Virtuoso RF Solution</strong>
<br />
<a id="pgfId-1096542"></a>The Virtuoso RF solution allows ICs to be imported from different technologies and into a single package design, enabling package designers to assemble and simulate the package on a single platform.<br />
<a id="pgfId-1096550"></a>You access the RF solution by setting the <code>Virtuoso_RF_Option</code> shell environment variable before you launch Virtuoso. You cannot open a package layout in Layout EXL unless this environment variable is set.<br />
<a id="pgfId-1096492"></a>See <em><a actuate="user" class="URL" href="../vrf/vrfTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso RF Solution Guide</a></em> to find out more.</li></ul>

















<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>