<div id="pf299" class="pf w0 h0" data-page-no="299"><div class="pc pc299 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg299.png"/><div class="t m0 x26 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">SPI0_BR field descriptions</div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y1a7 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x91 h7 y1a8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y2b4 ff2 fs4 fc0 sc0 ls0">6–4</div><div class="t m0 xb9 h7 y1aa ff2 fs4 fc0 sc0 ls0">SPPR[2:0]</div><div class="t m0 x83 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">SPI baud rate prescale divisor</div><div class="t m0 x83 h7 y845 ff2 fs4 fc0 sc0 ls0 ws0">This 3-bit field selects one of eight divisors for the SPI baud rate prescaler. The input to this prescaler is</div><div class="t m0 x83 h7 y3ac0 ff2 fs4 fc0 sc0 ls0 ws0">the bus rate clock (BUSCLK). The output of this prescaler drives the input of the SPI baud rate divider.</div><div class="t m0 x83 h7 y3ac1 ff2 fs4 fc0 sc0 ls0 ws0">Refer to the description of “SPI Baud Rate Generation” for details.</div><div class="t m0 x83 h7 y498 ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>Baud rate prescaler divisor is 1</div><div class="t m0 x83 h7 y1af ff2 fs4 fc0 sc0 ls0 ws0">001<span class="_ _28"> </span>Baud rate prescaler divisor is 2</div><div class="t m0 x83 h7 y7ff ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>Baud rate prescaler divisor is 3</div><div class="t m0 x83 h7 y11a9 ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>Baud rate prescaler divisor is 4</div><div class="t m0 x83 h7 y23c ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>Baud rate prescaler divisor is 5</div><div class="t m0 x83 h7 y158a ff2 fs4 fc0 sc0 ls0 ws0">101<span class="_ _28"> </span>Baud rate prescaler divisor is 6</div><div class="t m0 x83 h7 y2ff0 ff2 fs4 fc0 sc0 ls0 ws0">110<span class="_ _28"> </span>Baud rate prescaler divisor is 7</div><div class="t m0 x83 h7 y3ac2 ff2 fs4 fc0 sc0 ls0 ws0">111<span class="_ _28"> </span>Baud rate prescaler divisor is 8</div><div class="t m0 x1 h7 yeba ff2 fs4 fc0 sc0 ls0">3–0</div><div class="t m0 x50 h7 yebb ff2 fs4 fc0 sc0 ls0">SPR[3:0]</div><div class="t m0 x83 h7 yeba ff2 fs4 fc0 sc0 ls0 ws0">SPI baud rate divisor</div><div class="t m0 x83 h7 y1669 ff2 fs4 fc0 sc0 ls0 ws0">This 4-bit field selects one of nine divisors for the SPI baud rate divider. The input to this divider comes</div><div class="t m0 x83 h7 y1430 ff2 fs4 fc0 sc0 ls0 ws0">from the SPI baud rate prescaler. Refer to the description of “SPI Baud Rate Generation” for details.</div><div class="t m0 x83 h7 y3ac3 ff2 fs4 fc0 sc0 ls0 ws0">0000<span class="_ _53"> </span>Baud rate divisor is 2</div><div class="t m0 x83 h7 y4a3 ff2 fs4 fc0 sc0 ls0 ws0">0001<span class="_ _53"> </span>Baud rate divisor is 4</div><div class="t m0 x83 h7 yf11 ff2 fs4 fc0 sc0 ls0 ws0">0010<span class="_ _53"> </span>Baud rate divisor is 8</div><div class="t m0 x83 h7 y2c7 ff2 fs4 fc0 sc0 ls0 ws0">0011<span class="_ _53"> </span>Baud rate divisor is 16</div><div class="t m0 x83 h7 y11f3 ff2 fs4 fc0 sc0 ls0 ws0">0100<span class="_ _53"> </span>Baud rate divisor is 32</div><div class="t m0 x83 h7 y274 ff2 fs4 fc0 sc0 ls0 ws0">0101<span class="_ _53"> </span>Baud rate divisor is 64</div><div class="t m0 x83 h7 y17da ff2 fs4 fc0 sc0 ls0 ws0">0110<span class="_ _53"> </span>Baud rate divisor is 128</div><div class="t m0 x83 h7 y3ac4 ff2 fs4 fc0 sc0 ls0 ws0">0111<span class="_ _53"> </span>Baud rate divisor is 256</div><div class="t m0 x83 h7 y3ac5 ff2 fs4 fc0 sc0 ls0 ws0">1000<span class="_ _53"> </span>Baud rate divisor is 512</div><div class="t m0 x83 h7 y24f ff2 fs4 fc0 sc0 ls0 ws0">All others<span class="_ _8f"> </span>Reserved</div><div class="t m0 x9 h1b y3ac6 ff1 fsc fc0 sc0 ls0 ws0">37.3.4<span class="_ _b"> </span>SPI status register (SPI<span class="ff7 ws24e">x</span>_S)</div><div class="t m0 x9 hf y3ac7 ff3 fs5 fc0 sc0 ls0 ws0">This register contains read-only status bits. Writes have no meaning or effect.</div><div class="t m0 x10e h8 y3ac8 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y3ac9 ff3 fs5 fc0 sc0 ls0 ws0">Bits 3 through 0 are not implemented and always read 0.</div><div class="t m0 x9 h7 y1c10 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4007_6000h base + 3h offset = 4007_6003h</div><div class="t m0 x81 h1d y3aca ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y1c5c ff2 fs4 fc0 sc0 ls0 ws2b4">Read SPRF<span class="_ _9d"> </span>SPMF<span class="_ _43"> </span>SPTEF<span class="_ _115"> </span>MODF<span class="_ _67"> </span>0</div><div class="t m0 x8b h7 y3acb ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y13b2 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00100000<span class="_ _19a"></span></span></div><div class="t m0 xec h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 37 Serial Peripheral Interface (SPI)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>665</div><a class="l" href="#pf29a" data-dest-detail='[666,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:125.998000px;bottom:126.550000px;width:24.003000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf29a" data-dest-detail='[666,"XYZ",null,567.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:181.499000px;bottom:126.550000px;width:25.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf29a" data-dest-detail='[666,"XYZ",null,488.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:235.497000px;bottom:126.550000px;width:29.007000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf29a" data-dest-detail='[666,"XYZ",null,276.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:292.752000px;bottom:126.550000px;width:26.496000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf29a" data-dest-detail='[666,"XYZ",null,175.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:443.498000px;bottom:126.550000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
