Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:35:03 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_41/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.640       -9.138                     23                 2129       -0.099       -0.895                     32                 2129        1.725        0.000                       0                  2130  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.640       -9.138                     23                 2129       -0.099       -0.895                     32                 2129        1.725        0.000                       0                  2130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           23  Failing Endpoints,  Worst Slack       -0.640ns,  Total Violation       -9.138ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -0.895ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 genblk1[330].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.132ns (47.315%)  route 2.374ns (52.685%))
  Logic Levels:           21  (CARRY8=12 LUT1=1 LUT2=7 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.228ns = ( 6.228 - 4.000 ) 
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.815ns (routing 0.901ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.820ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, estimated)     1.815     2.776    genblk1[330].reg_in/CLK
    SLICE_X120Y485       FDRE                                         r  genblk1[330].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y485       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.855 r  genblk1[330].reg_in/reg_out_reg[2]/Q
                         net (fo=6, estimated)        0.120     2.975    genblk1[330].reg_in/x_reg[330][2]
    SLICE_X120Y485       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.073 r  genblk1[330].reg_in/reg_out[7]_i_1514/O
                         net (fo=1, routed)           0.009     3.082    genblk1[330].reg_in/reg_out[7]_i_1514_n_0
    SLICE_X120Y485       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.196 r  genblk1[330].reg_in/reg_out_reg[7]_i_1034/O[2]
                         net (fo=2, estimated)        0.268     3.464    conv/add000128/reg_out_reg[7]_i_1555_0[2]
    SLICE_X119Y482       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.515 r  conv/add000128/reg_out[7]_i_1039/O
                         net (fo=1, routed)           0.025     3.540    conv/add000128/reg_out[7]_i_1039_n_0
    SLICE_X119Y482       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.724 r  conv/add000128/reg_out_reg[7]_i_619/O[5]
                         net (fo=2, estimated)        0.199     3.923    conv/add000128/reg_out_reg[7]_i_619_n_10
    SLICE_X117Y481       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.976 r  conv/add000128/reg_out[7]_i_621/O
                         net (fo=1, routed)           0.015     3.991    conv/add000128/reg_out[7]_i_621_n_0
    SLICE_X117Y481       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.108 r  conv/add000128/reg_out_reg[7]_i_293/CO[7]
                         net (fo=1, estimated)        0.026     4.134    conv/add000128/reg_out_reg[7]_i_293_n_0
    SLICE_X117Y482       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.210 r  conv/add000128/reg_out_reg[7]_i_1555/O[1]
                         net (fo=1, estimated)        0.311     4.521    conv/add000128/reg_out_reg[7]_i_1555_n_14
    SLICE_X121Y486       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.560 r  conv/add000128/reg_out[7]_i_1048/O
                         net (fo=1, routed)           0.015     4.575    conv/add000128/reg_out[7]_i_1048_n_0
    SLICE_X121Y486       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.692 r  conv/add000128/reg_out_reg[7]_i_628/CO[7]
                         net (fo=1, estimated)        0.026     4.718    conv/add000128/reg_out_reg[7]_i_628_n_0
    SLICE_X121Y487       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.794 r  conv/add000128/reg_out_reg[23]_i_325/O[1]
                         net (fo=1, estimated)        0.364     5.158    conv/add000128/reg_out_reg[23]_i_325_n_14
    SLICE_X122Y484       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.208 r  conv/add000128/reg_out[23]_i_257/O
                         net (fo=1, routed)           0.009     5.217    conv/add000128/reg_out[23]_i_257_n_0
    SLICE_X122Y484       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.397 r  conv/add000128/reg_out_reg[23]_i_185/O[5]
                         net (fo=2, estimated)        0.200     5.597    conv/add000128/reg_out_reg[23]_i_185_n_10
    SLICE_X124Y484       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.632 r  conv/add000128/reg_out[23]_i_188/O
                         net (fo=1, routed)           0.011     5.643    conv/add000128/reg_out[23]_i_188_n_0
    SLICE_X124Y484       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.798 r  conv/add000128/reg_out_reg[23]_i_129/CO[7]
                         net (fo=1, estimated)        0.026     5.824    conv/add000128/reg_out_reg[23]_i_129_n_0
    SLICE_X124Y485       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.900 r  conv/add000128/reg_out_reg[23]_i_111/O[1]
                         net (fo=1, estimated)        0.221     6.121    conv/add000128/reg_out_reg[23]_i_111_n_14
    SLICE_X125Y485       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     6.158 r  conv/add000128/reg_out[23]_i_61/O
                         net (fo=1, routed)           0.016     6.174    conv/add000128/reg_out[23]_i_61_n_0
    SLICE_X125Y485       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.378 r  conv/add000128/reg_out_reg[23]_i_34/O[4]
                         net (fo=1, estimated)        0.227     6.605    conv/add000128/reg_out_reg[23]_i_34_n_11
    SLICE_X125Y490       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     6.656 r  conv/add000128/reg_out[23]_i_14/O
                         net (fo=1, routed)           0.025     6.681    conv/add000128/reg_out[23]_i_14_n_0
    SLICE_X125Y490       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.865 f  conv/add000128/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.235     7.100    conv/add000129/reg_out_reg[23]_0[0]
    SLICE_X124Y490       LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     7.167 r  conv/add000129/reg_out[23]_i_2/O
                         net (fo=1, routed)           0.000     7.167    conv/add000129/reg_out[23]_i_2_n_0
    SLICE_X124Y490       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     7.256 r  conv/add000129/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.282    reg_out/D[23]
    SLICE_X124Y490       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, estimated)     1.558     6.228    reg_out/CLK
    SLICE_X124Y490       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.425     6.653    
                         clock uncertainty           -0.035     6.618    
    SLICE_X124Y490       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.643    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.643    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                 -0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 demux/genblk1[211].z_reg[211][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[211].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.107%)  route 0.100ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.490ns (routing 0.820ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.901ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, estimated)     1.490     2.160    demux/CLK
    SLICE_X134Y479       FDRE                                         r  demux/genblk1[211].z_reg[211][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y479       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.219 r  demux/genblk1[211].z_reg[211][2]/Q
                         net (fo=1, estimated)        0.100     2.319    genblk1[211].reg_in/D[2]
    SLICE_X134Y480       FDRE                                         r  genblk1[211].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=2129, estimated)     1.767     2.728    genblk1[211].reg_in/CLK
    SLICE_X134Y480       FDRE                                         r  genblk1[211].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.372     2.356    
    SLICE_X134Y480       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.418    genblk1[211].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                 -0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X134Y486  genblk1[237].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y488  demux/genblk1[311].z_reg[311][7]/C



