<!-- @format -->

Logisim Evolution then HDL Bits and EDA Playground,
ModelSim/QuestaSim Intel FPGA Edition
Yosys

# What the Future might look like

- 3D-Integration (Stacking)
- Gate-All-Around (GAA) Nanosheets & Forksheets:
- Complementary FET (CFET), where nMOS and pMOS transistors are stacked on top of each other, effectively doubling density

## Current landscape

- FinFETs

## Research Repositories & Journals

- IEEE Journals:
  a: IEEE Transactions on Electron Devices
- VLSI Symposium on Technology and Circuits
- Google Scholar:
- Academic (Examples):
  a: Stanford (Philip Wong, H.-S. Philip Wong): 2D materials, NCFET, emerging devices.
  b: MIT (Tomás Palacios, Jesús del Alamo): 2D materials, wide-bandgap devices.
  c: UC Berkeley (Sayeev Salahuddin, Chenming Hu): NCFET, device modeling (Hu co-invented the FinFET).

### Future tools?

- Chisel/SpinalHDL
- EDA (Electronic Design Automation)
  a: Verilator
  b: Universal Verification Methodology (UVM)
  c: Formal Verification = osys-SMTBMC, SymbiYosys
