Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga_640x480_picture_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_640x480_picture_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_640x480_picture_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_640x480_picture_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\FPGA\vga_640x480_picture\vga_initials.v" into library work
Parsing module <vga_initials>.
Analyzing Verilog file "C:\FPGA\vga_640x480_picture\vga_640x480.v" into library work
Parsing module <vga_640x480>.
Analyzing Verilog file "C:\FPGA\vga_640x480_picture\ipcore_dir\loons240x160.v" into library work
Parsing module <loons240x160>.
Analyzing Verilog file "C:\FPGA\vga_640x480_picture\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\FPGA\vga_640x480_picture\vga_640x480_picture_top.v" into library work
Parsing module <vga_640x480_picture_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_640x480_picture_top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480_picture\clkdiv.v" Line 38: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <vga_640x480>.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480_picture\vga_640x480.v" Line 67: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480_picture\vga_640x480.v" Line 99: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <vga_initials>.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480_picture\vga_initials.v" Line 48: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\vga_640x480_picture\vga_initials.v" Line 49: Result of 18-bit expression is truncated to fit in 17-bit target.

Elaborating module <loons240x160>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_640x480_picture_top>.
    Related source file is "C:\FPGA\vga_640x480_picture\vga_640x480_picture_top.v".
    Summary:
	no macro.
Unit <vga_640x480_picture_top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\FPGA\vga_640x480_picture\clkdiv.v".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_2_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_640x480>.
    Related source file is "C:\FPGA\vga_640x480_picture\vga_640x480.v".
        hpixels = 10'b1100100000
        vlines = 10'b1000001001
        hbp = 10'b0010010000
        hfp = 10'b1100010000
        vbp = 10'b0000011111
        vfp = 10'b0111111111
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 1-bit register for signal <vsenable>.
    Found 10-bit adder for signal <hc[9]_GND_3_o_add_2_OUT> created at line 67.
    Found 10-bit adder for signal <vc[9]_GND_3_o_add_9_OUT> created at line 99.
    Found 10-bit comparator lessequal for signal <hc[9]_GND_3_o_LessThan_6_o> created at line 77
    Found 10-bit comparator lessequal for signal <vc[9]_GND_3_o_LessThan_14_o> created at line 110
    Found 10-bit comparator greater for signal <hc[9]_PWR_3_o_LessThan_15_o> created at line 121
    Found 10-bit comparator greater for signal <GND_3_o_hc[9]_LessThan_16_o> created at line 121
    Found 10-bit comparator greater for signal <vc[9]_GND_3_o_LessThan_17_o> created at line 121
    Found 10-bit comparator greater for signal <GND_3_o_vc[9]_LessThan_18_o> created at line 121
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_640x480> synthesized.

Synthesizing Unit <vga_initials>.
    Related source file is "C:\FPGA\vga_640x480_picture\vga_initials.v".
        hbp = 10'b0010010000
        vbp = 10'b0000011111
        W = 240
        H = 160
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT> created at line 46.
    Found 11-bit subtractor for signal <ypix> created at line 46.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_5_OUT> created at line 47.
    Found 11-bit subtractor for signal <xpix> created at line 47.
    Found 18-bit adder for signal <n0074> created at line 48.
    Found 18-bit adder for signal <n0077> created at line 48.
    Found 18-bit adder for signal <n0042> created at line 48.
    Found 17-bit adder for signal <rom_addr2> created at line 49.
    Found 12-bit adder for signal <n0084[11:0]> created at line 55.
    Found 13-bit adder for signal <n0064> created at line 55.
    Found 12-bit adder for signal <n0088[11:0]> created at line 55.
    Found 13-bit adder for signal <n0068> created at line 55.
    Found 11-bit comparator lessequal for signal <n0012> created at line 55
    Found 13-bit comparator greater for signal <GND_4_o_BUS_0007_LessThan_16_o> created at line 55
    Found 11-bit comparator lessequal for signal <n0018> created at line 55
    Found 13-bit comparator greater for signal <GND_4_o_BUS_0010_LessThan_21_o> created at line 55
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_initials> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 2
 11-bit subtractor                                     : 4
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 17-bit adder                                          : 1
 18-bit adder                                          : 3
 2-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 13-bit comparator greater                             : 2
# Multiplexers                                         : 5
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/loons240x160.ngc>.
Loading core <loons240x160> for timing and area information for instance <U4>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_640x480>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 11-bit subtractor                                     : 4
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 16-bit adder                                          : 3
 17-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 2
 13-bit comparator greater                             : 2
# Multiplexers                                         : 3
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_640x480_picture_top> ...

Optimizing unit <vga_initials> ...

Optimizing unit <vga_640x480> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_640x480_picture_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_640x480_picture_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 266
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 5
#      LUT2                        : 14
#      LUT3                        : 46
#      LUT4                        : 23
#      LUT5                        : 18
#      LUT6                        : 38
#      MUXCY                       : 50
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 28
#      FDC                         : 12
#      FDCE                        : 10
#      FDE                         : 6
# RAMS                             : 19
#      RAMB16BWER                  : 19
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 9
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  18224     0%  
 Number of Slice LUTs:                  147  out of   9112     1%  
    Number used as Logic:               147  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    152
   Number with an unused Flip Flop:     124  out of    152    81%  
   Number with an unused LUT:             5  out of    152     3%  
   Number of fully used LUT-FF pairs:    23  out of    152    15%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                          | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                          | 2     |
U1/counter_1                       | BUFG                                                                                           | 45    |
U4/BU2/doutb(0)                    | NONE(U4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 19    |
-----------------------------------+------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.915ns (Maximum Frequency: 126.349MHz)
   Minimum input arrival time before clock: 8.772ns
   Maximum output required time after clock: 8.992ns
   Maximum combinational path delay: 9.188ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            U1/counter_0 (FF)
  Destination:       U1/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/counter_0 to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  U1/counter_0 (U1/counter_0)
     INV:I->O              1   0.206   0.579  U1/Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          U1/counter_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/counter_1'
  Clock period: 7.915ns (frequency: 126.349MHz)
  Total number of paths / destination ports: 126568 / 314
-------------------------------------------------------------------------
Delay:               7.915ns (Levels of Logic = 11)
  Source:            U2/vc_6 (FF)
  Destination:       U4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      U1/counter_1 rising
  Destination Clock: U1/counter_1 rising

  Data Path: U2/vc_6 to U4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.447   1.137  U2/vc_6 (U2/vc_6)
     LUT6:I3->O            5   0.205   0.715  U3/Msub_ypix_cy<0>81 (U3/Msub_ypix_cy<0>7)
     LUT5:I4->O            4   0.205   0.684  U3/Msub_ypix_xor<0>91 (U3/ypix<8>)
     LUT3:I2->O            1   0.205   0.580  U3/Madd_n0042_Madd_Madd8 (U3/Madd_n0042_Madd_Madd8)
     LUT4:I3->O            1   0.205   0.000  U3/Madd_n0042_Madd_Madd_lut<0>13 (U3/Madd_n0042_Madd_Madd_lut<0>13)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n0042_Madd_Madd_cy<0>_12 (U3/Madd_n0042_Madd_Madd_cy<0>13)
     XORCY:CI->O           1   0.180   0.580  U3/Madd_n0042_Madd_Madd_xor<0>_13 (U3/n0042<14>)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_rom_addr2_Madd_cy<14>_rt (U3/Madd_rom_addr2_Madd_cy<14>_rt)
     MUXCY:S->O            0   0.172   0.000  U3/Madd_rom_addr2_Madd_cy<14> (U3/Madd_rom_addr2_Madd_cy<14>)
     XORCY:CI->O           5   0.180   0.819  U3/Madd_rom_addr2_Madd_xor<15> (rom_addr16<15>)
     begin scope: 'U4:addra<15>'
     begin scope: 'U4/BU2:addra(15)'
     LUT2:I0->O            8   0.203   0.802  U0/blk_mem_generator/valid.cstr/out11 (U0/blk_mem_generator/valid.cstr/ramloop[1].ram.ram_ena)
     RAMB16BWER:ENA            0.220          U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      7.915ns (2.599ns logic, 5.316ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.805ns (Levels of Logic = 1)
  Source:            btn (PAD)
  Destination:       U1/counter_0 (FF)
  Destination Clock: clk rising

  Data Path: btn to U1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.153  btn_IBUF (btn_IBUF)
     FDC:CLR                   0.430          U1/counter_0
    ----------------------------------------
    Total                      2.805ns (1.652ns logic, 1.153ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/counter_1'
  Total number of paths / destination ports: 22839 / 209
-------------------------------------------------------------------------
Offset:              8.772ns (Levels of Logic = 12)
  Source:            sw<4> (PAD)
  Destination:       U4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: U1/counter_1 rising

  Data Path: sw<4> to U4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.221  sw_4_IBUF (sw_4_IBUF)
     LUT6:I0->O            5   0.203   0.715  U3/Msub_ypix_cy<0>81 (U3/Msub_ypix_cy<0>7)
     LUT5:I4->O            4   0.205   0.684  U3/Msub_ypix_xor<0>91 (U3/ypix<8>)
     LUT3:I2->O            1   0.205   0.580  U3/Madd_n0042_Madd_Madd8 (U3/Madd_n0042_Madd_Madd8)
     LUT4:I3->O            1   0.205   0.000  U3/Madd_n0042_Madd_Madd_lut<0>13 (U3/Madd_n0042_Madd_Madd_lut<0>13)
     MUXCY:S->O            1   0.172   0.000  U3/Madd_n0042_Madd_Madd_cy<0>_12 (U3/Madd_n0042_Madd_Madd_cy<0>13)
     XORCY:CI->O           1   0.180   0.580  U3/Madd_n0042_Madd_Madd_xor<0>_13 (U3/n0042<14>)
     LUT1:I0->O            1   0.205   0.000  U3/Madd_rom_addr2_Madd_cy<14>_rt (U3/Madd_rom_addr2_Madd_cy<14>_rt)
     MUXCY:S->O            0   0.172   0.000  U3/Madd_rom_addr2_Madd_cy<14> (U3/Madd_rom_addr2_Madd_cy<14>)
     XORCY:CI->O           5   0.180   0.819  U3/Madd_rom_addr2_Madd_xor<15> (rom_addr16<15>)
     begin scope: 'U4:addra<15>'
     begin scope: 'U4/BU2:addra(15)'
     LUT2:I0->O            8   0.203   0.802  U0/blk_mem_generator/valid.cstr/out11 (U0/blk_mem_generator/valid.cstr/ramloop[1].ram.ram_ena)
     RAMB16BWER:ENA            0.220          U0/blk_mem_generator/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      8.772ns (3.372ns logic, 5.400ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/counter_1'
  Total number of paths / destination ports: 782 / 10
-------------------------------------------------------------------------
Offset:              8.992ns (Levels of Logic = 6)
  Source:            U2/hc_2 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      U1/counter_1 rising

  Data Path: U2/hc_2 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.031  U2/hc_2 (U2/hc_2)
     LUT4:I1->O            7   0.205   0.878  U3/Msub_xpix_xor<0>611 (U3/Msub_xpix_xor<0>61)
     LUT4:I2->O            1   0.203   0.684  U3/C1[10]_GND_4_o_LessThan_13_o13_SW0 (N21)
     LUT5:I3->O            2   0.203   0.981  U3/C1[10]_GND_4_o_LessThan_13_o13 (U3/C1[10]_GND_4_o_LessThan_13_o2)
     LUT6:I0->O            8   0.203   0.803  U3/Mmux_blue122 (U3/Mmux_blue122)
     LUT5:I4->O            1   0.205   0.579  U3/Mmux_blue21 (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      8.992ns (4.037ns logic, 4.955ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 240 / 8
-------------------------------------------------------------------------
Delay:               9.188ns (Levels of Logic = 6)
  Source:            sw<4> (PAD)
  Destination:       red<2> (PAD)

  Data Path: sw<4> to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.085  sw_4_IBUF (sw_4_IBUF)
     LUT4:I1->O            1   0.205   0.944  U3/Mmux_blue129 (U3/Mmux_blue129)
     LUT6:I0->O            1   0.203   0.924  U3/Mmux_blue1210 (U3/Mmux_blue1210)
     LUT6:I1->O            8   0.203   1.050  U3/Mmux_blue1211 (U3/Mmux_blue1212)
     LUT5:I1->O            1   0.203   0.579  U3/Mmux_blue21 (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      9.188ns (4.607ns logic, 4.581ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/counter_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/counter_1   |    7.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.38 secs
 
--> 

Total memory usage is 295364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

