

================================================================
== Vivado HLS Report for 'ProjY'
================================================================
* Date:           Wed Feb  2 16:58:24 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj0
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     2.533|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      102|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        0|      -|      133|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      1|      133|      134|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+---------------------------------+-----------+
    |              Instance              |              Module             | Expression|
    +------------------------------------+---------------------------------+-----------+
    |jet_hw_mul_mul_16ns_16ns_32_1_1_U6  |jet_hw_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +------------------------------------+---------------------------------+-----------+

    * Memory: 
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |sin_table2_U  |ProjY_sin_table2  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                  |        1|  0|   0|    0|   256|   16|     1|         4096|
    +--------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |sub_ln68_fu_152_p2           |     -    |      0|  0|  17|           1|          17|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln891_1_fu_101_p2       |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln891_fu_73_p2          |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_return                    |  select  |      0|  0|  17|           1|          17|
    |phiQ1_V_2_fu_85_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln118_fu_113_p3       |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_121_p3       |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |phiQ1_V_1_fu_79_p2           |    xor   |      0|  0|   8|           8|           2|
    |phiQ1_V_3_fu_107_p2          |    xor   |      0|  0|   8|           8|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 102|          38|          77|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |pt_V_read_reg_172                |  16|   0|   16|          0|
    |pt_V_read_reg_172_pp0_iter1_reg  |  16|   0|   16|          0|
    |sin_table2_load_reg_187          |  16|   0|   16|          0|
    |tmp_4_reg_177                    |   1|   0|    1|          0|
    |tmp_reg_192                      |  16|   0|   16|          0|
    |tmp_4_reg_177                    |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 133|  32|   70|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     ProjY    | return value |
|ap_return  | out |   17| ap_ctrl_hs |     ProjY    | return value |
|pt_V       |  in |   16|   ap_none  |     pt_V     |    scalar    |
|phi_V      |  in |   11|   ap_none  |     phi_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

