# Reading C:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do mario_cv_game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:07 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/VGA_controller.sv 
# -- Compiling module VGA_controller
# 
# Top level modules:
# 	VGA_controller
# End time: 23:06:07 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:07 on Dec 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog" C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv 
# -- Compiling module sprite_controller
# ** Error: C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv(33): (vlog-2730) Undefined variable: 'curr_state'.
# ** Error (suppressible): C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog/sprite_controller.sv(42): (vlog-2388) 'curr_state' already declared in this scope (sprite_controller).
# End time: 23:06:07 on Dec 11,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mario_cv_game_run_msim_rtl_verilog.do line 9
# C:/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/yeda_/Documents/ECE_385/ece-385/final_project/system_verilog {C:/Users/yeda_/Documents/ECE_385/ece-385/final_proj..."
# Load canceled
