$date
	Wed Jan 02 18:10:46 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module IF_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$upscope $end
$enddefinitions $end
#11
$dumpvars
1#
0"
b10101111111110100000000110101010 !
$end
#16
b10101011110011011110111100010010 !
1"
#21
0"
#26
b1001000100101000011101000101 !
1"
#31
0"
#36
b11000001110010100000001011111 !
1"
#41
0"
#46
b10101011110011101111001001100100 !
1"
#51
0"
#56
b110110100000101011110011101111 !
1"
#61
0"
#66
b11000001101100100011110001001 !
1"
#71
0"
#76
b10101111110011001010101010101010 !
1"
#81
0"
