<!DOCTYPE html> <html lang="en"><head>
<title>Verilog</title>
<base href="..">
<meta name="pathname" content="verilog/verilog.html">
<meta name="description" content="notesob - Verilog">
<meta property="og:title" content="Verilog">
<meta property="og:description" content="notesob - Verilog">
<meta property="og:type" content="website">
<meta property="og:url" content="verilog/verilog.html">
<meta property="og:image" content="verilog/img/1representation.png">
<meta charset="UTF-8"><meta property="og:site_name" content="notesob"><meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes, minimum-scale=1.0, maximum-scale=5.0"><link rel="alternate" type="application/rss+xml" title="RSS Feed" href="site-lib/rss.xml"><script async="" id="webpage-script" src="site-lib/scripts/webpage.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="graph-wasm-script" src="site-lib/scripts/graph-wasm.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><script async="" id="graph-render-worker-script" src="site-lib/scripts/graph-render-worker.js" onload="this.onload=null;this.setAttribute(&quot;loaded&quot;, &quot;true&quot;)"></script><link rel="icon" href="site-lib/media/favicon.png"><link rel="stylesheet" href="site-lib/styles/obsidian.css"><link rel="preload" href="site-lib/styles/other-plugins.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="site-lib/styles/other-plugins.css"></noscript><link rel="stylesheet" href="site-lib/styles/theme.css"><link rel="preload" href="site-lib/styles/global-variable-styles.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="site-lib/styles/global-variable-styles.css"></noscript><link rel="preload" href="site-lib/styles/main-styles.css" as="style" onload="this.onload=null;this.rel='stylesheet'"><noscript><link rel="stylesheet" href="site-lib/styles/main-styles.css"></noscript><style>body{--line-width:40em;--line-width-adaptive:40em;--file-line-width:40em;--sidebar-width:min(20em, 80vw);--collapse-arrow-size:11px;--tree-vertical-spacing:1.3em;--sidebar-margin:12px}:root{background-color:#202124}.sidebar{height:100%;font-size:14px;z-index:10;min-width:calc(var(--sidebar-width) + var(--divider-width-hover));max-width:calc(var(--sidebar-width) + var(--divider-width-hover));position:relative;overflow:hidden;overflow:clip;transition:min-width ease-in-out,max-width ease-in-out;transition-duration:.2s;contain:size}#left-sidebar{left:0}#right-sidebar{right:0}.sidebar.is-collapsed{min-width:0;max-width:0}.sidebar.floating{position:absolute}.sidebar .leaf-content{height:100%;min-width:calc(var(--sidebar-width) - var(--divider-width-hover));top:0;padding:var(--sidebar-margin);padding-top:4em;line-height:var(--line-height-tight);background-color:var(--background-secondary);transition:background-color,border-right,border-left,box-shadow;transition-duration:var(--color-fade-speed);transition-timing-function:ease-in-out;position:absolute;display:flex;flex-direction:column}.sidebar:not(.is-collapsed) .leaf-content{min-width:calc(max(100%,var(--sidebar-width)) - 3px);max-width:calc(max(100%,var(--sidebar-width)) - 3px)}#left-sidebar-content{left:0;border-top-right-radius:var(--radius-l);border-bottom-right-radius:var(--radius-l)}#right-sidebar-content{right:0;border-top-left-radius:var(--radius-l);border-bottom-left-radius:var(--radius-l)}.sidebar #left-sidebar-content,.sidebar #right-sidebar-content{contain:none!important;container-type:normal!important;animation:none!important}.sidebar:has(.leaf-content:empty):has(.topbar-content:empty){display:none}.sidebar-topbar{height:calc(2.3em + 2 * var(--sidebar-margin));width:var(--sidebar-width);padding:var(--sidebar-margin);z-index:1;position:fixed;display:flex;align-items:center;transition:width ease-in-out;transition-duration:inherit}.sidebar.is-collapsed .sidebar-topbar{width:calc(2.3em + var(--sidebar-margin) * 2)}.sidebar .sidebar-topbar.is-collapsed{width:0}#left-sidebar .sidebar-topbar{left:0;flex-direction:row;border-top-right-radius:var(--radius-l)}#right-sidebar .sidebar-topbar{right:0;flex-direction:row-reverse;border-top-left-radius:var(--radius-l)}#left-sidebar .topbar-content{margin-right:calc(2.3em + var(--sidebar-margin));flex-direction:row}#right-sidebar .topbar-content{margin-left:calc(2.3em + var(--sidebar-margin));flex-direction:row-reverse}.topbar-content{overflow:hidden visible;overflow:clip visible;width:100%;height:100%;display:flex;align-items:center;transition:inherit}.sidebar.is-collapsed .topbar-content{width:0;transition:inherit}.clickable-icon.sidebar-collapse-icon{background-color:transparent;color:var(--icon-color-focused);padding:2px!important;margin:0!important;height:100%!important;width:2.3em!important;margin-inline:0.14em!important;position:absolute}#left-sidebar .clickable-icon.sidebar-collapse-icon{transform:rotateY(180deg);right:var(--sidebar-margin)}#right-sidebar .clickable-icon.sidebar-collapse-icon{transform:rotateY(180deg);left:var(--sidebar-margin)}.clickable-icon.sidebar-collapse-icon svg.svg-icon{width:100%;height:100%}.feature-title{margin-left:1px;text-transform:uppercase;letter-spacing:.06em;margin-top:.75em;margin-bottom:.75em}.feature-header{display:flex;align-items:center;padding-top:0;font-size:1em;padding-left:0}body.floating-sidebars .sidebar{position:absolute}body{transition:background-color var(--color-fade-speed) ease-in-out}#navbar:not(:empty){display:flex;align-items:center;justify-content:space-between;padding:.5em 1em;width:100%}#main{display:flex;flex-direction:column;height:100%;width:100%;align-items:stretch;justify-content:center}#main-horizontal{display:flex;flex-direction:row;flex-grow:1;width:100%;align-items:stretch;justify-content:center}#center-content{flex-basis:100%;max-width:100%;width:100%;height:100%;display:flex;flex-direction:column;align-items:center;transition:opacity .2s ease-in-out;contain:inline-size}.hide{opacity:0!important;transition:opacity .2s ease-in-out;pointer-events:none}#center-content>.obsidian-document{padding-left:2em;padding-right:1em;margin-bottom:0;width:100%;width:-webkit-fill-available;width:-moz-available;width:fill-available;transition:background-color var(--color-fade-speed) ease-in-out;border-top-right-radius:var(--window-radius,var(--radius-m));border-top-left-radius:var(--window-radius,var(--radius-m));overflow-x:hidden!important;overflow-y:auto!important;display:flex!important;flex-direction:column!important;align-items:center!important;contain:inline-size}body #center-content>.obsidian-document>.markdown-preview-sizer{padding-bottom:80vh;width:100%;max-width:var(--line-width);flex-basis:var(--line-width);transition:background-color var(--color-fade-speed) ease-in-out;contain:inline-size}#center-content>.obsidian-document>div{width:100%!important;transition:background-color var(--color-fade-speed) ease-in-out;contain:inline-size}#center-content>.obsidian-document:not([data-type=markdown]).embed{display:flex;padding:1em;height:100%;width:100%;align-items:center;justify-content:center}#center-content>.obsidian-document:not([data-type=markdown]).embed>*{max-width:100%;max-height:100%;object-fit:contain}:not(h1,h2,h3,h4,h5,h6,li):has(> :is(.math,table)){overflow-x:auto!important}#center-content>.obsidian-document:not([data-type=markdown]){overflow-x:auto;contain:content;padding:0;margin:0;height:100%}.obsidian-document[data-type=attachment]{display:flex;flex-direction:column;align-items:center;justify-content:center;height:100%;width:100%}.obsidian-document[data-type=attachment]>*{outline:0;border:none;box-shadow:none}.obsidian-document[data-type=attachment] :is(img){max-width:90%;max-height:90%;object-fit:contain}.obsidian-document[data-type=attachment]>:is(audio){width:100%;max-width:min(90%,var(--line-width))}.obsidian-document[data-type=attachment]>:is(embed,iframe,video){width:100%;height:100%;max-width:100%;max-height:100%;object-fit:contain}.canvas-wrapper>:is(.header,.footer){z-index:100;position:absolute;display:flex;justify-content:center;flex-direction:column;width:100%;align-items:center}.scroll-highlight{position:absolute;width:100%;height:100%;pointer-events:none;z-index:1000;background-color:hsla(var(--color-accent-hsl),.25);opacity:0;padding:1em;inset:50%;translate:-50% -50%;border-radius:var(--radius-s)}</style><script defer="">async function loadIncludes(){let e=document.querySelectorAll("link[itemprop='include']");for(const t of e){let e=t.getAttribute("href");try{let o="";if(e.startsWith("https:")||e.startsWith("http:")||"file:"!=window.location.protocol){const n=await fetch(e);if(!n.ok){console.log("Could not include file: "+e),t?.remove();continue}o=await n.text()}else{const t=document.getElementById(btoa(encodeURI(e)));if(t){const e=JSON.parse(decodeURI(atob(t.getAttribute("value")??"")));o=e?.data??""}}let n=document.createRange().createContextualFragment(o);t.before(n),t.remove(),console.log("Included text: "+o),console.log("Included file: "+e)}catch(o){t?.remove(),console.log("Could not include file: "+e,o);continue}}}document.addEventListener("DOMContentLoaded",(()=>{loadIncludes()}));let isFileProtocol="file:"==location.protocol;function waitLoadScripts(e,t){let o=e.map((e=>document.getElementById(e+"-script")));!function e(n){let l=o[n],c=n+1;l?(l&&"true"!=l.getAttribute("loaded")||n<o.length&&e(c),n<o.length&&l.addEventListener("load",(()=>e(c)))):n<o.length?e(c):t()}(0)}</script></head><body class="publish css-settings-manager mod-windows is-frameless is-hidden-frameless show-inline-title show-ribbon is-focused"><script defer="">let theme=localStorage.getItem("theme")||(window.matchMedia("(prefers-color-scheme: dark)").matches?"dark":"light");"dark"==theme?(document.body.classList.add("theme-dark"),document.body.classList.remove("theme-light")):(document.body.classList.add("theme-light"),document.body.classList.remove("theme-dark")),window.innerWidth<480?document.body.classList.add("is-phone"):window.innerWidth<768?document.body.classList.add("is-tablet"):window.innerWidth<1024?document.body.classList.add("is-small-screen"):document.body.classList.add("is-large-screen")</script><div class="parsed-feature-container" style="display: contents;"><link itemprop="include" href="site-lib/html/custom-head-content-content.html"></div><div id="main"><div id="navbar"></div><div id="main-horizontal"><div id="left-content" class="leaf" style="--sidebar-width: var(--sidebar-width-left);"><div id="left-sidebar" class="sidebar"><div class="sidebar-handle"></div><div class="sidebar-topbar"><div class="topbar-content"><div id="search-container"><div id="search-wrapper"><input enterkeyhint="search" type="search" spellcheck="false" placeholder="Search..."><div aria-label="Clear search" id="search-clear-button"></div></div></div></div><div class="clickable-icon sidebar-collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="100%" height="100%" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><path d="M21 3H3C1.89543 3 1 3.89543 1 5V19C1 20.1046 1.89543 21 3 21H21C22.1046 21 23 20.1046 23 19V5C23 3.89543 22.1046 3 21 3Z"></path><path d="M10 4V20"></path><path d="M4 7H7"></path><path d="M4 10H7"></path><path d="M4 13H7"></path></svg></div></div><div class="sidebar-content-wrapper"><div id="left-sidebar-content" class="leaf-content"><link itemprop="include" href="site-lib/html/file-tree-content.html"></div></div><script defer="">let ls = document.querySelector("#left-sidebar"); ls.classList.toggle("is-collapsed", window.innerWidth < 768); ls.style.setProperty("--sidebar-width", localStorage.getItem("sidebar-left-width"));</script></div></div><div id="center-content" class="leaf"><div class="view-content obsidian-document" data-type="canvas"><style id="MJX-CHTML-styles">mjx-c.mjx-c27F9::before{padding:.525em 1.638em .024em 0;content:"⟹"}mjx-c.mjx-c39::before{padding:.666em .5em .022em 0;content:"9"}mjx-c.mjx-c3C::before{padding:.54em .778em .04em 0;content:"<"}mjx-c.mjx-c3E::before{padding:.54em .778em .04em 0;content:">"}mjx-c.mjx-c1D446.TEX-I::before{padding:.705em .645em .022em 0;content:"S"}mjx-c.mjx-c394::before{padding:.716em .833em 0 0;content:"Δ"}mjx-c.mjx-c1D461.TEX-I::before{padding:.626em .361em .011em 0;content:"t"}mjx-c.mjx-c78::before{padding:.431em .528em 0 0;content:"x"}mjx-c.mjx-c4F::before{padding:.705em .778em .022em 0;content:"O"}mjx-c.mjx-c1D454.TEX-I::before{padding:.442em .477em .205em 0;content:"g"}mjx-c.mjx-c210E.TEX-I::before{padding:.694em .576em .011em 0;content:"h"}mjx-c.mjx-c1D456.TEX-I::before{padding:.661em .345em .011em 0;content:"i"}mjx-msub{display:inline-block;text-align:left}mjx-c.mjx-c1D45E.TEX-I::before{padding:.442em .46em .194em 0;content:"q"}mjx-c.mjx-c1D453.TEX-I::before{padding:.705em .55em .205em 0;content:"f"}mjx-c.mjx-c1D465.TEX-I::before{padding:.442em .572em .011em 0;content:"x"}mjx-c.mjx-c1D6FF.TEX-I::before{padding:.717em .444em .01em 0;content:"δ"}mjx-c.mjx-c1D440.TEX-I::before{padding:.683em 1.051em 0 0;content:"M"}mjx-c.mjx-c1D467.TEX-I::before{padding:.442em .465em .011em 0;content:"z"}mjx-c.mjx-c1D458.TEX-I::before{padding:.694em .521em .011em 0;content:"k"}mjx-c.mjx-c1D43A.TEX-I::before{padding:.705em .786em .022em 0;content:"G"}mjx-c.mjx-c1D44E.TEX-I::before{padding:.441em .529em .01em 0;content:"a"}mjx-c.mjx-c1D44F.TEX-I::before{padding:.694em .429em .011em 0;content:"b"}mjx-c.mjx-c1D450.TEX-I::before{padding:.442em .433em .011em 0;content:"c"}mjx-c.mjx-c2212::before{padding:.583em .778em .082em 0;content:"−"}mjx-c.mjx-c1D45B.TEX-I::before{padding:.442em .6em .011em 0;content:"n"}mjx-c.mjx-c1D441.TEX-I::before{padding:.683em .888em 0 0;content:"N"}mjx-c.mjx-c36::before{padding:.666em .5em .022em 0;content:"6"}mjx-c.mjx-c34::before{padding:.677em .5em 0 0;content:"4"}mjx-c.mjx-c33::before{padding:.665em .5em .022em 0;content:"3"}mjx-c.mjx-c32::before{padding:.666em .5em 0 0;content:"2"}mjx-c.mjx-c37::before{padding:.676em .5em .022em 0;content:"7"}mjx-c.mjx-c35::before{padding:.666em .5em .022em 0;content:"5"}mjx-c.mjx-c1D443.TEX-I::before{padding:.683em .751em 0 0;content:"P"}mjx-c.mjx-c38::before{padding:.666em .5em .022em 0;content:"8"}mjx-c.mjx-cD7::before{padding:.491em .778em 0 0;content:"×"}mjx-container[jax=CHTML]{line-height:0}mjx-container [space="1"]{margin-left:.111em}mjx-container [space="2"]{margin-left:.167em}mjx-container [space="3"]{margin-left:.222em}mjx-container [space="4"]{margin-left:.278em}mjx-container [space="5"]{margin-left:.333em}mjx-container [rspace="1"]{margin-right:.111em}mjx-container [rspace="2"]{margin-right:.167em}mjx-container [rspace="3"]{margin-right:.222em}mjx-container [rspace="4"]{margin-right:.278em}mjx-container [rspace="5"]{margin-right:.333em}mjx-container [size="s"]{font-size:70.7%}mjx-container [size=ss]{font-size:50%}mjx-container [size=Tn]{font-size:60%}mjx-container [size=sm]{font-size:85%}mjx-container [size=lg]{font-size:120%}mjx-container [size=Lg]{font-size:144%}mjx-container [size=LG]{font-size:173%}mjx-container [size=hg]{font-size:207%}mjx-container [size=HG]{font-size:249%}mjx-container [width=full]{width:100%}mjx-box{display:inline-block}mjx-block{display:block}mjx-itable{display:inline-table}mjx-row{display:table-row}mjx-row>*{display:table-cell}mjx-mtext{display:inline-block;text-align:left}mjx-mstyle{display:inline-block}mjx-merror{display:inline-block;color:red;background-color:#ff0}mjx-mphantom{visibility:hidden}mjx-assistive-mml{top:0;left:0;clip:rect(1px,1px,1px,1px);user-select:none;position:absolute!important;padding:1px 0 0!important;border:0!important;display:block!important;width:auto!important;overflow:hidden!important}mjx-assistive-mml[display=block]{width:100%!important}mjx-math{display:inline-block;text-align:left;line-height:0;text-indent:0;font-style:normal;font-weight:400;font-size:100%;font-size-adjust:none;letter-spacing:normal;border-collapse:collapse;overflow-wrap:normal;word-spacing:normal;white-space:nowrap;direction:ltr;padding:1px 0}mjx-container[jax=CHTML][display=true]{display:block;text-align:center;margin:1em 0}mjx-container[jax=CHTML][display=true][width=full]{display:flex}mjx-container[jax=CHTML][display=true] mjx-math{padding:0}mjx-container[jax=CHTML][justify=left]{text-align:left}mjx-container[jax=CHTML][justify=right]{text-align:right}mjx-mover{display:inline-block;text-align:left}mjx-mover:not([limits=false]){padding-top:.1em}mjx-mover:not([limits=false])>*{display:block;text-align:left}mjx-mo{display:inline-block;text-align:left}mjx-stretchy-h{display:inline-table;width:100%}mjx-stretchy-h>*{display:table-cell;width:0}mjx-stretchy-h>*>mjx-c{display:inline-block;transform:scaleX(1)}mjx-stretchy-h>*>mjx-c::before{display:inline-block;width:initial}mjx-stretchy-h>mjx-ext{overflow:clip visible;width:100%}mjx-stretchy-h>mjx-ext>mjx-c::before{transform:scaleX(500)}mjx-stretchy-h>mjx-ext>mjx-c{width:0}mjx-stretchy-h>mjx-beg>mjx-c{margin-right:-.1em}mjx-stretchy-h>mjx-end>mjx-c{margin-left:-.1em}mjx-stretchy-v{display:inline-block}mjx-stretchy-v>*{display:block}mjx-stretchy-v>mjx-beg{height:0}mjx-stretchy-v>mjx-end>mjx-c{display:block}mjx-stretchy-v>*>mjx-c{transform:scaleY(1);transform-origin:left center;overflow:hidden}mjx-stretchy-v>mjx-ext{display:block;height:100%;box-sizing:border-box;border:0 solid transparent;overflow:visible clip}mjx-stretchy-v>mjx-ext>mjx-c::before{width:initial;box-sizing:border-box}mjx-stretchy-v>mjx-ext>mjx-c{transform:scaleY(500) translateY(.075em);overflow:visible}mjx-mark{display:inline-block;height:0}mjx-c{display:inline-block}mjx-utext{display:inline-block;padding:.75em 0 .2em}mjx-mrow{display:inline-block;text-align:left}mjx-mi{display:inline-block;text-align:left}mjx-mn{display:inline-block;text-align:left}mjx-mtable{display:inline-block;text-align:center;vertical-align:.25em;position:relative;box-sizing:border-box;border-spacing:0px;border-collapse:collapse}mjx-mstyle[size="s"] mjx-mtable{vertical-align:.354em}mjx-labels{position:absolute;left:0;top:0}mjx-table{display:inline-block;vertical-align:-.5ex;box-sizing:border-box}mjx-table>mjx-itable{vertical-align:middle;text-align:left;box-sizing:border-box}mjx-labels>mjx-itable{position:absolute;top:0}mjx-mtable[justify=left]{text-align:left}mjx-mtable[justify=right]{text-align:right}mjx-mtable[justify=left][side=left]{padding-right:0!important}mjx-mtable[justify=left][side=right]{padding-left:0!important}mjx-mtable[justify=right][side=left]{padding-right:0!important}mjx-mtable[justify=right][side=right]{padding-left:0!important}mjx-mtable[align]{vertical-align:baseline}mjx-mtable[align=top]>mjx-table{vertical-align:top}mjx-mtable[align=bottom]>mjx-table{vertical-align:bottom}mjx-mtable[side=right] mjx-labels{min-width:100%}mjx-mtr{display:table-row;text-align:left}mjx-mtr[rowalign=top]>mjx-mtd{vertical-align:top}mjx-mtr[rowalign=center]>mjx-mtd{vertical-align:middle}mjx-mtr[rowalign=bottom]>mjx-mtd{vertical-align:bottom}mjx-mtr[rowalign=baseline]>mjx-mtd{vertical-align:baseline}mjx-mtr[rowalign=axis]>mjx-mtd{vertical-align:.25em}mjx-mtd{display:table-cell;text-align:center;padding:.215em .4em}mjx-mtd:first-child{padding-left:0}mjx-mtd:last-child{padding-right:0}mjx-mtable>*>mjx-itable>:first-child>mjx-mtd{padding-top:0}mjx-mtable>*>mjx-itable>:last-child>mjx-mtd{padding-bottom:0}mjx-tstrut{display:inline-block;height:1em;vertical-align:-.25em}mjx-labels[align=left]>mjx-mtr>mjx-mtd{text-align:left}mjx-labels[align=right]>mjx-mtr>mjx-mtd{text-align:right}mjx-mtd[extra]{padding:0}mjx-mtd[rowalign=top]{vertical-align:top}mjx-mtd[rowalign=center]{vertical-align:middle}mjx-mtd[rowalign=bottom]{vertical-align:bottom}mjx-mtd[rowalign=baseline]{vertical-align:baseline}mjx-mtd[rowalign=axis]{vertical-align:.25em}mjx-texatom{display:inline-block;text-align:left}mjx-msup{display:inline-block;text-align:left}mjx-mspace{display:inline-block;text-align:left}mjx-c::before{display:block;width:0}.MJX-TEX{font-family:MJXZERO,MJXTEX}.TEX-B{font-family:MJXZERO,MJXTEX-B}.TEX-I{font-family:MJXZERO,MJXTEX-I}.TEX-MI{font-family:MJXZERO,MJXTEX-MI}.TEX-BI{font-family:MJXZERO,MJXTEX-BI}.TEX-S1{font-family:MJXZERO,MJXTEX-S1}.TEX-S2{font-family:MJXZERO,MJXTEX-S2}.TEX-S3{font-family:MJXZERO,MJXTEX-S3}.TEX-S4{font-family:MJXZERO,MJXTEX-S4}.TEX-A{font-family:MJXZERO,MJXTEX-A}.TEX-C{font-family:MJXZERO,MJXTEX-C}.TEX-CB{font-family:MJXZERO,MJXTEX-CB}.TEX-FR{font-family:MJXZERO,MJXTEX-FR}.TEX-FRB{font-family:MJXZERO,MJXTEX-FRB}.TEX-SS{font-family:MJXZERO,MJXTEX-SS}.TEX-SSB{font-family:MJXZERO,MJXTEX-SSB}.TEX-SSI{font-family:MJXZERO,MJXTEX-SSI}.TEX-SC{font-family:MJXZERO,MJXTEX-SC}.TEX-T{font-family:MJXZERO,MJXTEX-T}.TEX-V{font-family:MJXZERO,MJXTEX-V}.TEX-VB{font-family:MJXZERO,MJXTEX-VB}mjx-stretchy-h mjx-c,mjx-stretchy-v mjx-c{font-family:MJXZERO,MJXTEX-S1,MJXTEX-S4,MJXTEX,MJXTEX-A!important}@font-face{font-family:MJXZERO;src:url("site-lib/fonts/mathjax_zero.woff") format("woff")}@font-face{font-family:MJXTEX;src:url("site-lib/fonts/mathjax_main-regular.woff") format("woff")}@font-face{font-family:MJXTEX-B;src:url("site-lib/fonts/mathjax_main-bold.woff") format("woff")}@font-face{font-family:MJXTEX-I;src:url("site-lib/fonts/mathjax_math-italic.woff") format("woff")}@font-face{font-family:MJXTEX-MI;src:url("site-lib/fonts/mathjax_main-italic.woff") format("woff")}@font-face{font-family:MJXTEX-BI;src:url("site-lib/fonts/mathjax_math-bolditalic.woff") format("woff")}@font-face{font-family:MJXTEX-S1;src:url("site-lib/fonts/mathjax_size1-regular.woff") format("woff")}@font-face{font-family:MJXTEX-S2;src:url("site-lib/fonts/mathjax_size2-regular.woff") format("woff")}@font-face{font-family:MJXTEX-S3;src:url("site-lib/fonts/mathjax_size3-regular.woff") format("woff")}@font-face{font-family:MJXTEX-S4;src:url("site-lib/fonts/mathjax_size4-regular.woff") format("woff")}@font-face{font-family:MJXTEX-A;src:url("site-lib/fonts/mathjax_ams-regular.woff") format("woff")}@font-face{font-family:MJXTEX-C;src:url("site-lib/fonts/mathjax_calligraphic-regular.woff") format("woff")}@font-face{font-family:MJXTEX-CB;src:url("site-lib/fonts/mathjax_calligraphic-bold.woff") format("woff")}@font-face{font-family:MJXTEX-FR;src:url("site-lib/fonts/mathjax_fraktur-regular.woff") format("woff")}@font-face{font-family:MJXTEX-FRB;src:url("site-lib/fonts/mathjax_fraktur-bold.woff") format("woff")}@font-face{font-family:MJXTEX-SS;src:url("site-lib/fonts/mathjax_sansserif-regular.woff") format("woff")}@font-face{font-family:MJXTEX-SSB;src:url("site-lib/fonts/mathjax_sansserif-bold.woff") format("woff")}@font-face{font-family:MJXTEX-SSI;src:url("site-lib/fonts/mathjax_sansserif-italic.woff") format("woff")}@font-face{font-family:MJXTEX-SC;src:url("site-lib/fonts/mathjax_script-regular.woff") format("woff")}@font-face{font-family:MJXTEX-T;src:url("site-lib/fonts/mathjax_typewriter-regular.woff") format("woff")}@font-face{font-family:MJXTEX-V;src:url("site-lib/fonts/mathjax_vector-regular.woff") format("woff")}@font-face{font-family:MJXTEX-VB;src:url("site-lib/fonts/mathjax_vector-bold.woff") format("woff")}.mjx-stretched mjx-c.mjx-c2013::before{content:"–"}mjx-stretchy-h.mjx-c2013 mjx-ext mjx-c::before{content:"–";padding:.285em 0 0}mjx-c.mjx-c1D434.TEX-I::before{padding:.716em .75em 0 0;content:"A"}mjx-c.mjx-c2B::before{padding:.583em .778em .082em 0;content:"+"}mjx-c.mjx-c1D435.TEX-I::before{padding:.683em .759em 0 0;content:"B"}mjx-c.mjx-c3D::before{padding:.583em .778em .082em 0;content:"="}mjx-c.mjx-c22C5::before{padding:.31em .278em 0 0;content:"⋅"}mjx-c.mjx-c28::before{padding:.75em .389em .25em 0;content:"("}mjx-c.mjx-c29::before{padding:.75em .389em .25em 0;content:")"}mjx-c.mjx-c30::before{padding:.666em .5em .022em 0;content:"0"}mjx-c.mjx-c44::before{padding:.683em .764em 0 0;content:"D"}mjx-c.mjx-c69::before{padding:.669em .278em 0 0;content:"i"}mjx-c.mjx-c73::before{padding:.448em .394em .011em 0;content:"s"}mjx-c.mjx-c74::before{padding:.615em .389em .01em 0;content:"t"}mjx-c.mjx-c72::before{padding:.442em .392em 0 0;content:"r"}mjx-c.mjx-c62::before{padding:.694em .556em .011em 0;content:"b"}mjx-c.mjx-c75::before{padding:.442em .556em .011em 0;content:"u"}mjx-c.mjx-c76::before{padding:.431em .528em .011em 0;content:"v"}mjx-c.mjx-c65::before{padding:.448em .444em .011em 0;content:"e"}mjx-c.mjx-c20::before{padding:0 .25em 0 0;content:" "}mjx-c.mjx-c4C::before{padding:.683em .625em 0 0;content:"L"}mjx-c.mjx-c61::before{padding:.448em .5em .011em 0;content:"a"}mjx-c.mjx-c77::before{padding:.431em .722em .011em 0;content:"w"}mjx-c.mjx-c5B::before{padding:.75em .278em .25em 0;content:"["}mjx-c.mjx-c43::before{padding:.705em .722em .021em 0;content:"C"}mjx-c.mjx-c6F::before{padding:.448em .5em .01em 0;content:"o"}mjx-c.mjx-c6D::before{padding:.442em .833em 0 0;content:"m"}mjx-c.mjx-c70::before{padding:.442em .556em .194em 0;content:"p"}mjx-c.mjx-c6C::before{padding:.694em .278em 0 0;content:"l"}mjx-c.mjx-c6E::before{padding:.442em .556em 0 0;content:"n"}mjx-c.mjx-c79::before{padding:.431em .528em .204em 0;content:"y"}mjx-c.mjx-c3A::before{padding:.43em .278em 0 0;content:":"}mjx-c.mjx-cA0::before{padding:0 .25em 0 0;content:" "}mjx-c.mjx-c5D::before{padding:.75em .278em .25em 0;content:"]"}mjx-c.mjx-c31::before{padding:.666em .5em 0 0;content:"1"}mjx-c.mjx-c1D44B.TEX-I::before{padding:.683em .852em 0 0;content:"X"}mjx-c.mjx-c1D44C.TEX-I::before{padding:.683em .763em 0 0;content:"Y"}mjx-c.mjx-c1D44D.TEX-I::before{padding:.683em .723em 0 0;content:"Z"}mjx-c.mjx-c2C::before{padding:.121em .278em .194em 0;content:","}mjx-c.mjx-c2013::before{padding:.285em .5em 0 0;content:"–"}mjx-c.mjx-cAF::before{padding:.59em .5em 0 0;content:"¯"}mjx-c.mjx-c1D436.TEX-I::before{padding:.705em .76em .022em 0;content:"C"}mjx-c.mjx-c2192::before{padding:.511em 1em .011em 0;content:"→"}mjx-c.mjx-c1D437.TEX-I::before{padding:.683em .828em 0 0;content:"D"}mjx-c.mjx-c5F::before{padding:0 .5em .062em 0;content:"_"}mjx-c.mjx-c3F::before{padding:.705em .472em 0 0;content:"?"}mjx-c.mjx-c2F::before{padding:.75em .5em .25em 0;content:"/"}mjx-c.mjx-c68::before{padding:.694em .556em 0 0;content:"h"}mjx-c.mjx-c67::before{padding:.453em .5em .206em 0;content:"g"}mjx-c.mjx-c2032::before{padding:.56em .275em 0 0;content:"′"}mjx-c.mjx-c55::before{padding:.683em .75em .022em 0;content:"U"}mjx-c.mjx-c53::before{padding:.705em .556em .022em 0;content:"S"}mjx-c.mjx-c63::before{padding:.448em .444em .011em 0;content:"c"}</style><div class="canvas-wrapper node-insert-event" tabindex="-1" data-ignore-swipe="true" data-disable-font-size-relative-to-zoom="false" data-hide-background-grid-when-in-readonly="true" data-collapsible-groups-feature-enabled="true" data-collapsed-group-preview-on-drag="true" data-allow-floating-edge-creation="false" style="--zoom-multiplier: 3.11321620577979;"><svg class="canvas-background"><pattern id="c3c9b892f1db5784" patternUnits="userSpaceOnUse" x="612.0952995867768" y="395.37293388429754" width="8.254132231404958" height="8.254132231404958"><circle cx="0.7" cy="0.7" r="0.7"></circle></pattern><rect x="0" y="0" width="100%" height="100%" fill="url(#c3c9b892f1db5784)"></rect></svg><div class="canvas-card-menu" style="z-index: 55;"><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add card" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-sticky-note"><path d="M16 3H5a2 2 0 0 0-2 2v14a2 2 0 0 0 2 2h14a2 2 0 0 0 2-2V8Z"></path><path d="M15 3v4a2 2 0 0 0 2 2h4"></path></svg></div><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add note from vault" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-file-text"><path d="M15 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V7Z"></path><path d="M14 2v4a2 2 0 0 0 2 2h4"></path><path d="M10 9H8"></path><path d="M16 13H8"></path><path d="M16 17H8"></path></svg></div><div class="canvas-card-menu-button mod-draggable" aria-label="Drag to add media from vault" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-file-image"><path d="M15 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V7Z"></path><path d="M14 2v4a2 2 0 0 0 2 2h4"></path><circle cx="10" cy="12" r="2"></circle><path d="m20 17-1.296-1.296a2.41 2.41 0 0 0-3.408 0L9 22"></path></svg></div><div id="new-slide" class="canvas-card-menu-button mod-draggable" aria-label="Drag to add slide" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-gallery-vertical"><path d="M3 2h18"></path><rect x="3" y="6" width="18" height="12" rx="2"></rect><path d="M3 22h18"></path></svg></div><div id="create-group" class="canvas-card-menu-button mod-draggable" aria-label="Drag to add group" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-group"><path d="M3 7V5c0-1.1.9-2 2-2h2"></path><path d="M17 3h2c1.1 0 2 .9 2 2v2"></path><path d="M21 17v2c0 1.1-.9 2-2 2h-2"></path><path d="M7 21H5c-1.1 0-2-.9-2-2v-2"></path><rect x="7" y="7" width="7" height="5" rx="1"></rect><rect x="10" y="12" width="7" height="5" rx="1"></rect></svg></div></div><div class="canvas-controls" style="z-index: 55;"><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Canvas settings" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-settings"><path d="M12.22 2h-.44a2 2 0 0 0-2 2v.18a2 2 0 0 1-1 1.73l-.43.25a2 2 0 0 1-2 0l-.15-.08a2 2 0 0 0-2.73.73l-.22.38a2 2 0 0 0 .73 2.73l.15.1a2 2 0 0 1 1 1.72v.51a2 2 0 0 1-1 1.74l-.15.09a2 2 0 0 0-.73 2.73l.22.38a2 2 0 0 0 2.73.73l.15-.08a2 2 0 0 1 2 0l.43.25a2 2 0 0 1 1 1.73V20a2 2 0 0 0 2 2h.44a2 2 0 0 0 2-2v-.18a2 2 0 0 1 1-1.73l.43-.25a2 2 0 0 1 2 0l.15.08a2 2 0 0 0 2.73-.73l.22-.39a2 2 0 0 0-.73-2.73l-.15-.08a2 2 0 0 1-1-1.74v-.5a2 2 0 0 1 1-1.74l.15-.09a2 2 0 0 0 .73-2.73l-.22-.38a2 2 0 0 0-2.73-.73l-.15.08a2 2 0 0 1-2 0l-.43-.25a2 2 0 0 1-1-1.73V4a2 2 0 0 0-2-2z"></path><circle cx="12" cy="12" r="3"></circle></svg></div><div id="properties-button" class="canvas-control-item" aria-label="Properties" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-info"><circle cx="12" cy="12" r="10"></circle><path d="M12 16v-4"></path><path d="M12 8h.01"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Zoom in" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-plus"><path d="M5 12h14"></path><path d="M12 5v14"></path></svg></div><div class="canvas-control-item" aria-label="Reset zoom" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-rotate-cw"><path d="M21 12a9 9 0 1 1-9-9c2.52 0 4.93 1 6.74 2.74L21 8"></path><path d="M21 3v5h-5"></path></svg></div><div class="canvas-control-item" aria-label="Zoom to fit
(Shift + 1)" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-maximize"><path d="M8 3H5a2 2 0 0 0-2 2v3"></path><path d="M21 8V5a2 2 0 0 0-2-2h-3"></path><path d="M3 16v3a2 2 0 0 0 2 2h3"></path><path d="M16 21h3a2 2 0 0 0 2-2v-3"></path></svg></div><div class="canvas-control-item" aria-label="Zoom out" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus"><path d="M5 12h14"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item is-disabled" aria-label="Undo" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-undo-2"><path d="M9 14 4 9l5-5"></path><path d="M4 9h10.5a5.5 5.5 0 0 1 5.5 5.5a5.5 5.5 0 0 1-5.5 5.5H11"></path></svg></div><div class="canvas-control-item is-disabled" aria-label="Redo" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-redo-2"><path d="m15 14 5-5-5-5"></path><path d="M20 9H9.5A5.5 5.5 0 0 0 4 14.5A5.5 5.5 0 0 0 9.5 20H13"></path></svg></div></div><div class="canvas-control-group"><div class="canvas-control-item" aria-label="Canvas help" data-tooltip-position="left"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div></div></div><div class="canvas" style="transform: translate(609px, 399.5px) scale(0.103177) translate(3150px, -3080px);"><svg class="canvas-edges"></svg><svg class="canvas-edges"></svg><svg class="canvas-edges"><g><path class="canvas-interaction-path" d="M1240 20 L1240 27 M1240,27 C1240,97 1240,3 1240,73"></path><path class="canvas-display-path" d="M1240 20 L1240 27 M1240,27 C1240,97 1240,3 1240,73"></path></g><g><path class="canvas-interaction-path" d="M1240 480 L1240 487 M1240,487 C1240,557 1240,483 1240,553"></path><path class="canvas-display-path" d="M1240 480 L1240 487 M1240,487 C1240,557 1240,483 1240,553"></path></g><g><path class="canvas-interaction-path" d="M1240 960 L1240 967 M1240,967 C1240,1037 1240,963 1240,1033"></path><path class="canvas-display-path" d="M1240 960 L1240 967 M1240,967 C1240,1037 1240,963 1240,1033"></path></g><g><path class="canvas-interaction-path" d="M1240 1440 L1240 1447 M1240,1447 C1240,1517 1240,1443 1240,1513"></path><path class="canvas-display-path" d="M1240 1440 L1240 1447 M1240,1447 C1240,1517 1240,1443 1240,1513"></path></g><g><path class="canvas-interaction-path" d="M1240 1920 L1240 1927 M1240,1927 C1240,1997 1240,1923 1240,1993"></path><path class="canvas-display-path" d="M1240 1920 L1240 1927 M1240,1927 C1240,1997 1240,1923 1240,1993"></path></g><g><path class="canvas-interaction-path" d="M-1020 600 L-1020 607 M-1020,607 C-1020,677 -1020,643 -1020,713"></path><path class="canvas-display-path" d="M-1020 600 L-1020 607 M-1020,607 C-1020,677 -1020,643 -1020,713"></path></g><g><path class="canvas-interaction-path" d="M-1020 120 L-1020 127 M-1020,127 C-1020,197 -1020,123 -1020,193"></path><path class="canvas-display-path" d="M-1020 120 L-1020 127 M-1020,127 C-1020,197 -1020,123 -1020,193"></path></g><g><path class="canvas-interaction-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1020,1723 -1020,1873"></path><path class="canvas-display-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1020,1723 -1020,1873"></path></g><g><path class="canvas-interaction-path" d="M-1220 400 L-1227 400 M-1227,400 C-1297,400 -1223,400 -1293,400"></path><path class="canvas-display-path" d="M-1220 400 L-1227 400 M-1227,400 C-1297,400 -1223,400 -1293,400"></path></g><g><path class="canvas-interaction-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1500,1283 -1500,1433"></path><path class="canvas-display-path" d="M-1020 1160 L-1020 1167 M-1020,1167 C-1020,1317 -1500,1283 -1500,1433"></path></g><g><path class="canvas-interaction-path" d="M-1020 2280 L-1020 2287 M-1020,2287 C-1020,2357 -1020,2303 -1020,2373"></path><path class="canvas-display-path" d="M-1020 2280 L-1020 2287 M-1020,2287 C-1020,2357 -1020,2303 -1020,2373"></path></g><g><path class="canvas-interaction-path" d="M-7320 4480 L-7320 4487 M-7320,4487 C-7320,4570.240615086627 -7400,4549.759384913373 -7400,4633"></path><path class="canvas-display-path" d="M-7320 4480 L-7320 4487 M-7320,4487 C-7320,4570.240615086627 -7400,4549.759384913373 -7400,4633"></path></g><g><path class="canvas-interaction-path" d="M-3419.5 4500 L-3419.5 4507 M-3419.5,4507 C-3419.5,4577 -3440,4563 -3440,4633"></path><path class="canvas-display-path" d="M-3419.5 4500 L-3419.5 4507 M-3419.5,4507 C-3419.5,4577 -3440,4563 -3440,4633"></path></g><g><path class="canvas-interaction-path" d="M-3620 5360 L-3627 5360 M-3627,5360 C-3697,5360 -3643,5360 -3713,5360"></path><path class="canvas-display-path" d="M-3620 5360 L-3627 5360 M-3627,5360 C-3697,5360 -3643,5360 -3713,5360"></path></g><g><path class="canvas-interaction-path" d="M-5030 4460 L-5030 4467 M-5030,4467 C-5030,4617 -5410,4483 -5410,4633"></path><path class="canvas-display-path" d="M-5030 4460 L-5030 4467 M-5030,4467 C-5030,4617 -5410,4483 -5410,4633"></path></g><g><path class="canvas-interaction-path" d="M-5060 4900 L-5053 4900 M-5053,4900 C-4940,4900 -4940,4900 -4827,4900"></path><path class="canvas-display-path" d="M-5060 4900 L-5053 4900 M-5053,4900 C-4940,4900 -4940,4900 -4827,4900"></path></g><g><path class="canvas-interaction-path" d="M-3620 5840 L-3627 5840 M-3627,5840 C-3777,5840 -3920,5963 -3920,6113"></path><path class="canvas-display-path" d="M-3620 5840 L-3627 5840 M-3627,5840 C-3777,5840 -3920,5963 -3920,6113"></path></g><g><path class="canvas-interaction-path" d="M-320 4510 L-320 4517 M-320,4517 C-320,4615.812954616285 -480,4534.187045383715 -480,4633"></path><path class="canvas-display-path" d="M-320 4510 L-320 4517 M-320,4517 C-320,4615.812954616285 -480,4534.187045383715 -480,4633"></path></g><g><path class="canvas-interaction-path" d="M-1020 -380 L-1020 -373 M-1020,-373 C-1020,-303 -1020,-377 -1020,-307"></path><path class="canvas-display-path" d="M-1020 -380 L-1020 -373 M-1020,-373 C-1020,-303 -1020,-377 -1020,-307"></path></g><g><path class="canvas-interaction-path" d="M-5900 4900 L-5907 4900 M-5907,4900 C-5977,4900 -5923,4900 -5993,4900"></path><path class="canvas-display-path" d="M-5900 4900 L-5907 4900 M-5907,4900 C-5977,4900 -5923,4900 -5993,4900"></path></g><g><path class="canvas-interaction-path" d="M-5700 5100 L-5700 5107 M-5700,5107 C-5700,5257 -5843,5360 -5993,5360"></path><path class="canvas-display-path" d="M-5700 5100 L-5700 5107 M-5700,5107 C-5700,5257 -5843,5360 -5993,5360"></path></g><g><path class="canvas-interaction-path" d="M-120 4900 L-113 4900 M-113,4900 C-40,4900 -40,4900 33,4900"></path><path class="canvas-display-path" d="M-120 4900 L-113 4900 M-113,4900 C-40,4900 -40,4900 33,4900"></path></g><g><path class="canvas-interaction-path" d="M-760 6000 L-760 6007 M-760,6007 C-760,6077 -760,6023 -760,6093"></path><path class="canvas-display-path" d="M-760 6000 L-760 6007 M-760,6007 C-760,6077 -760,6023 -760,6093"></path></g><g><path class="canvas-interaction-path" d="M-1020 2780 L-1020 2787 M-1020,2787 C-1020,2890 -1020,2890 -1020,2993"></path><path class="canvas-display-path" d="M-1020 2780 L-1020 2787 M-1020,2787 C-1020,2890 -1020,2890 -1020,2993"></path></g><g><path class="canvas-interaction-path" d="M1430 4500 L1430 4507 M1430,4507 C1430,4577 1430,4563 1430,4633"></path><path class="canvas-display-path" d="M1430 4500 L1430 4507 M1430,4507 C1430,4577 1430,4563 1430,4633"></path></g></svg><svg class="canvas-edges"><g><g style="transform: translate(1240px, 80px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 560px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 1040px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 1520px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1240px, 2000px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 720px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 200px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 1880px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1300px, 400px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1500px, 1440px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 2380px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-7400px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-3440px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-3720px, 5360px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-5410px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-4820px, 4900px) rotate(90deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-3920px, 6120px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-480px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, -300px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-6000px, 4900px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-6000px, 5360px) rotate(270deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(40px, 4900px) rotate(90deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-760px, 6100px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(-1020px, 3000px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g><g><g style="transform: translate(1430px, 4640px) rotate(180deg);"><polygon class="canvas-path-end" points="0,0 6.5,10.4 -6.5,10.4"></polygon></g></g></svg><div class="canvas-node canvas-node-group" data-border="dashed" style="z-index: -6422400; transform: translate(-1740px, -300px); width: 1440px; height: 4460px; --canvas-node-width: 1440px; --canvas-node-height: 4460px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Basic</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -3763200; transform: translate(-1440px, 4640px); width: 1920px; height: 1960px; --canvas-node-width: 1920px; --canvas-node-height: 1960px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -2764800; transform: translate(-4160px, 4640px); width: 1440px; height: 1920px; --canvas-node-width: 1440px; --canvas-node-height: 1920px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -616000; transform: translate(-1720px, 720px); width: 1400px; height: 440px; --canvas-node-width: 1400px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -510000; transform: translate(920px, 4640px); width: 1020px; height: 500px; --canvas-node-width: 1020px; --canvas-node-height: 500px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false" style="display: none;"></div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -387200; transform: translate(-1460px, 3600px); width: 880px; height: 440px; --canvas-node-width: 880px; --canvas-node-height: 440px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Modules</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -1977600; transform: translate(-6440px, 4640px); width: 2060px; height: 960px; --canvas-node-width: 2060px; --canvas-node-height: 960px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node canvas-node-group" style="z-index: -1948800; transform: translate(-8240px, 4640px); width: 1680px; height: 1160px; --canvas-node-width: 1680px; --canvas-node-height: 1160px;"><div class="canvas-node-container"><div class="canvas-node-content"></div></div><div class="canvas-group-label" spellcheck="false">Untitled group</div><span class="collapse-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-minus-circle"><circle cx="12" cy="12" r="10"></circle><path d="M8 12h8"></path></svg></span></div><div class="canvas-node" data-text-align="center" style="z-index: 19; transform: translate(-1150px, -440px); width: 260px; height: 60px; --canvas-node-width: 260px; --canvas-node-height: 60px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 28px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Basics" dir="auto" class="heading" id="Basics_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Basics</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 28; transform: translate(1040px, 1040px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="VLSI_Design_Styles_0">VLSI Design Styles</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="FPGA.md" href="verilog/start/fpga.html" target="_self" rel="noopener nofollow"></a>## VLSI Design Cycle Overview</p></div><div class="el-p"><p dir="auto">The VLSI design cycle consists of eight main stages that progress from concept to final product:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>System Specification</strong><br>
The initial stage where requirements for the IC are defined, including functionality, performance, power consumption, and area constraints. This phase establishes specifications for timing, area, power, and speed requirements.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Functional Design</strong><br>
High-level architectural design that determines the system organization, block partitioning, and interconnectivity. This stage involves collaboration between hardware and software engineers to ensure functional requirements are met.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Logic Design</strong><br>
The Register Transfer Level (RTL) design stage where the functional behavior is defined using hardware description languages (HDL) like Verilog or VHDL. This captures the circuit behavior in terms of registers, data transfers, and operations.</p>
</li>
<li data-line="9" dir="auto">
<p><strong>Circuit Design</strong><br>
Logic synthesis converts the HDL description into a gate-level netlist, defining the chip's logical structure. This stage optimizes the design for area, power, and performance using synthesis tools.</p>
</li>
<li data-line="12" dir="auto">
<p><strong>Physical Design</strong><br>
Converts the gate-level netlist into a geometric layout description used for chip fabrication. This critical stage includes several sub-steps.</p>
</li>
<li data-line="15" dir="auto">
<p><strong>Design Verification</strong><br>
Comprehensive verification ensures the design meets all specifications through various analysis techniques. This stage involves testing the design to ensure it functions as expected and meets performance requirements.</p>
</li>
<li data-line="18" dir="auto">
<p><strong>Fabrication</strong><br>
The manufacturing process where the physical chip is created based on the layout.</p>
</li>
<li data-line="21" dir="auto">
<p><strong>Packaging, Testing, and Debugging</strong><br>
Final stages involving chip packaging, testing functionality, and debugging any issues.</p>
</li>
</ol></div><div class="el-h2"><h2 data-heading="Physical Design Process" dir="auto" class="heading" id="Physical_Design_Process_0">Physical Design Process</h2></div><div class="el-p"><p dir="auto">Physical design transforms the circuit description into a geometric representation suitable for fabrication. The main steps include:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Partitioning, Floorplanning and Placement</strong><br>
Floorplanning defines the chip's overall structure and macro placement. A good floorplan is critical and determines overall design quality.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Routing</strong><br>
Global routing and detailed routing of data nets. Power and clock nets are typically routed earlier in the process.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Static Timing Analysis</strong><br>
STA evaluates timing behavior without considering sequential event ordering. It calculates delays and arrival times to ensure the circuit meets timing constraints like setup time, hold time, and maximum clock frequency.</p>
</li>
<li data-line="9" dir="auto">
<p><strong>Signal Integrity and Crosstalk Analysis</strong><br>
Signal integrity issues include crosstalk, IR drop, ground bounce, antenna effects, and electromigration. Crosstalk creates undesirable voltage spikes that can cause timing violations. Solutions include shielding, multiple vias, buffer insertion, guard rings, and increased spacing.</p>
</li>
<li data-line="12" dir="auto">
<p><strong>Physical Verification and Signoff</strong><br>
Includes Design Rule Check (DRC), Layout vs. Schematic (LVS), Electrical Rule Check (ERC), and resistance checks. All violations must be resolved before tape-out.</p>
</li>
</ol></div><div class="el-h2"><h2 data-heading="Design Styles" dir="auto" class="heading" id="Design_Styles_0">Design Styles</h2></div><div class="el-p"><p dir="auto">VLSI design can be implemented using various styles, each offering different tradeoffs:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">
<p><strong>Full Custom Design</strong><br>
Every transistor and interconnect is manually designed and optimized. Provides maximum performance, power efficiency, and area optimization. Requires extensive design effort and skilled designers. Used for high-performance processors, analog ICs, and RF circuits.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Semi-Custom Design (Standard Cell)</strong><br>
Uses predefined standard cells from libraries. Balances customization with efficiency. Faster design cycle than full custom but less optimized. Widely used for ASICs and SoCs.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Gate Array</strong><br>
Prefabricated silicon with unconnected transistors. Only metal interconnects are customized. Higher chip utilization and speed compared to FPGAs.</p>
</li>
<li data-line="9" dir="auto">
<p><strong>Field Programmable Gate Array (FPGA)</strong><br>
Programmable logic that can be configured in the field. Uses VHDL or Verilog for implementation. Fastest time-to-market but lowest performance density.</p>
</li>
</ul></div><div class="el-h2"><h2 data-heading="Design Style Tradeoffs" dir="auto" class="heading" id="Design_Style_Tradeoffs_0">Design Style Tradeoffs</h2></div><div class="el-p"><p dir="auto">The choice of design style involves tradeoffs among several conflicting parameters:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Hardware cost:</strong> Full custom has highest initial cost but lowest per-unit cost for high volumes.</li>
<li data-line="1" dir="auto"><strong>Circuit delay:</strong> Full custom provides best performance, while programmable logic has highest delays.</li>
<li data-line="2" dir="auto"><strong>Time required:</strong> FPGAs offer fastest implementation, while full custom requires longest development time.</li>
<li data-line="3" dir="auto"><strong>Flexibility:</strong> Programmable devices offer highest flexibility, while full custom provides none after fabrication.</li>
</ul></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">VLSI Design Styles</div></div><div class="canvas-node" style="z-index: 20; transform: translate(1040px, 80px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Design_Representation_0">Design Representation</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Why Verilog.md" href="verilog/start/why-verilog.html" target="_self" rel="noopener nofollow"></a><br>
| <span alt="1Representation.png" src="verilog/img/1representation.png" class="internal-embed media-embed image-embed is-loaded" target="_self" style="width: 400px; max-width: 100%;"><img alt="1Representation.png" src="verilog/img/1representation.png" target="_self" style="width: 400px; max-width: 100%;"></span> | <span alt="2Representation.png" src="verilog/img/2representation.png" class="internal-embed media-embed image-embed is-loaded" target="_self" style="width: 450px; max-width: 100%;"><img alt="2Representation.png" src="verilog/img/2representation.png" target="_self" style="width: 450px; max-width: 100%;"></span> |<br>
| ----------------------------- | ----------------------------- |</p></div><div class="el-h1"><h1 data-heading="Digital IC Design Representation" dir="auto" class="heading" id="Digital_IC_Design_Representation_0">Digital IC Design Representation</h1></div><div class="el-p"><p dir="auto">A design can be represented at various levels from three different points of view:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Behavioral</strong></li>
<li data-line="1" dir="auto"><strong>Structural</strong>    </li>
<li data-line="2" dir="auto"><strong>Physical</strong></li>
</ol></div><div class="el-p"><p dir="auto"><span alt="Ydiagram.png" src="verilog/img/ydiagram.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="Ydiagram.png" src="verilog/img/ydiagram.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">These can be conveniently expressed by the Y-diagram, which shows the relationship between behavioral domain (algorithms, finite state machines), structural domain (processors, ALUs, gates), and geometrical layout domain (chip floorplans, cell placement, masks).</p></div><div class="el-h2"><h2 data-heading="Behavioral Representation" dir="auto" class="heading" id="Behavioral_Representation_0">Behavioral Representation</h2></div><div class="el-p"><p dir="auto">Specifies how a particular design should respond to a given set of inputs. May be specified by:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Boolean equations    </li>
<li data-line="1" dir="auto">Tables of input and output values </li>
<li data-line="2" dir="auto">Algorithms written in standard HLL like C  </li>
<li data-line="3" dir="auto">Algorithms written in special HDL like Verilog or VHDL<br>
</li>
</ul></div><div class="el-h2"><h2 data-heading="Behavioral Representation Example" dir="auto" class="heading" id="Behavioral_Representation_Example_0">Behavioral Representation Example</h2></div><div class="el-p"><p dir="auto"><strong>Full Adder:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Two operand inputs A and B    </li>
<li data-line="1" dir="auto">A carry input C </li>
<li data-line="2" dir="auto">A carry output Cy   </li>
<li data-line="3" dir="auto">A sum output S   </li>
</ul></div><div class="el-p"><p dir="auto"><strong>Express in terms of Boolean expressions:</strong></p></div><div class="el-p"><p dir="auto"><code>S = A.B'.C' + A'.B'.C + A'.B.C' + A.B.C = A ⊕ B ⊕ C Cy = A.B + A.C + B.C</code></p></div><div class="el-p"><p dir="auto"><strong>Express in Verilog in terms of Boolean expressions:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> carry <span class="token punctuation">(</span>S<span class="token punctuation">,</span> Cy<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> S<span class="token punctuation">,</span> Cy<span class="token punctuation">;</span>    
    <span class="token keyword">assign</span> S <span class="token operator">=</span> A <span class="token operator">^</span> B <span class="token operator">^</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">assign</span> Cy <span class="token operator">=</span> <span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>B <span class="token operator">&amp;</span> C<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>C <span class="token operator">&amp;</span> A<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Express in Verilog in terms of truth table (only Cy is shown):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> carry <span class="token punctuation">(</span>Cy<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> Cy<span class="token punctuation">;</span>    
    <span class="token keyword">table</span>       
        <span class="token comment">// A  B  C     Cy          </span>
        <span class="token number">1</span>  <span class="token number">1</span>  <span class="token operator">?</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token number">1</span>  <span class="token operator">?</span>  <span class="token number">1</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token operator">?</span>  <span class="token number">1</span>  <span class="token number">1</span>  <span class="token punctuation">:</span>   <span class="token number">1</span> <span class="token punctuation">;</span>          
        <span class="token number">0</span>  <span class="token number">0</span>  <span class="token operator">?</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>          
        <span class="token number">0</span>  <span class="token operator">?</span>  <span class="token number">0</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>          
        <span class="token operator">?</span>  <span class="token number">0</span>  <span class="token number">0</span>  <span class="token punctuation">:</span>   <span class="token number">0</span> <span class="token punctuation">;</span>    
    <span class="token keyword">endtable</span> 
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Structural Representation" dir="auto" class="heading" id="Structural_Representation_0">Structural Representation</h2></div><div class="el-p"><p dir="auto">Specifies how components are interconnected. In general, the description is a list of modules and their interconnection, called a <strong>netlist</strong>. Can be specified at various levels.</p></div><div class="el-p"><p dir="auto">At the structural level, the levels of abstraction are:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The module (functional) level</li>
<li data-line="1" dir="auto">The gate level</li>
<li data-line="2" dir="auto">The transistor level</li>
<li data-line="3" dir="auto">Any combination of above   </li>
</ul></div><div class="el-p"><p dir="auto">In each successive level more detail is revealed about the implementation.</p></div><div class="el-h2"><h2 data-heading="Example: A 4-bit Ripple Carry Adder" dir="auto" class="heading" id="Example_A_4-bit_Ripple_Carry_Adder_0">Example: A 4-bit Ripple Carry Adder</h2></div><div class="el-p"><p dir="auto"><span alt="RippleCarryAdder.png" src="de/combinational/img/ripplecarryadder.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="RippleCarryAdder.png" src="de/combinational/img/ripplecarryadder.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The design consists of four full adders, where each full adder consists of a sum circuit and a carry circuit.</p></div><div class="el-pre"><pre><code data-line="0">carry = A.B + B.C + C.A sum = A ⊕ B ⊕ C
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">We instantiate carry and sum circuits to create a full adder, then instantiate four full adders to create the 4-bit adder.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> add4 <span class="token punctuation">(</span>s<span class="token punctuation">,</span> cy4<span class="token punctuation">,</span> cy_in<span class="token punctuation">,</span> x<span class="token punctuation">,</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x<span class="token punctuation">,</span> y<span class="token punctuation">;</span>    
    <span class="token keyword">input</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> s<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> cy4<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> cy_out<span class="token punctuation">;</span>    
    add B0 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> ci<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B1 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B2 <span class="token punctuation">(</span>cy_out<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>    
    add B3 <span class="token punctuation">(</span>cy4<span class="token punctuation">,</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> x<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_out<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> add <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cy_out<span class="token punctuation">;</span>    
    sum s1 <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    carry c1 <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> sum <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> sum<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> t<span class="token punctuation">;</span>    
    <span class="token keyword">xor</span> x1 <span class="token punctuation">(</span>t<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">xor</span> x2 <span class="token punctuation">(</span>sum<span class="token punctuation">,</span> t<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span> <span class="token keyword">module</span> carry <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">)</span><span class="token punctuation">;</span>     
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> cy_out<span class="token punctuation">;</span>    
    <span class="token keyword">wire</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g1 <span class="token punctuation">(</span>t1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g2 <span class="token punctuation">(</span>t2<span class="token punctuation">,</span> a<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">and</span> g3 <span class="token punctuation">(</span>t3<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>    
    <span class="token keyword">or</span> g4 <span class="token punctuation">(</span>cy_out<span class="token punctuation">,</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="RippleCarryAdderBlocksVLSI.png" src="verilog/img/ripplecarryadderblocksvlsi.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="RippleCarryAdderBlocksVLSI.png" src="verilog/img/ripplecarryadderblocksvlsi.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Physical Representation" dir="auto" class="heading" id="Physical_Representation_0">Physical Representation</h2></div><div class="el-p"><p dir="auto">The lowest level of physical specification involving photo-mask information required by the various processing steps in the fabrication process.</p></div><div class="el-p"><p dir="auto">At the module level, the physical layout for the 4-bit adder may be defined by a rectangle or polygon, and a collection of ports. At the layout level, there can be a large number of rectangles or polygons.</p></div><div class="el-h2"><h2 data-heading="Partial physical description for 4-bit adder in Verilog:" dir="auto" class="heading" id="Partial_physical_description_for_4-bit_adder_in_Verilog_0">Partial physical description for 4-bit adder in Verilog:</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> add4<span class="token punctuation">;</span>     
    <span class="token keyword">input</span> x<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy_in<span class="token punctuation">;</span>    
    <span class="token keyword">output</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> cy4<span class="token punctuation">;</span>    
    boundary <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">130</span><span class="token punctuation">,</span> <span class="token number">500</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port x<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">35</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port y<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">85</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port cy_in polysilicon width <span class="token operator">=</span> <span class="token number">2</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">70</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    port s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> aluminum width <span class="token operator">=</span> <span class="token number">1</span> origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">120</span><span class="token punctuation">,</span> <span class="token number">65</span><span class="token punctuation">]</span><span class="token punctuation">;</span>         
    add a0 origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    
    add a1 origin <span class="token operator">=</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">120</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The design flow progresses through logical design (front-end CAD) including design entry, logic synthesis, and partitioning, followed by physical design (back-end CAD) covering floorplanning, placement, and routing.</p></div><div class="el-p"><p dir="auto"><span alt="DigitalIDDedesignFlow.png" src="verilog/img/digitaliddedesignflow.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="DigitalIDDedesignFlow.png" src="verilog/img/digitaliddedesignflow.png" target="_self"></span></p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Design Representation</div></div><div class="canvas-node" style="z-index: 29; transform: translate(1040px, 560px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Why_Verilog_0">Why Verilog</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="VLSI Design Styles.md" href="verilog/start/vlsi-design-styles.html" target="_self" rel="noopener nofollow"></a>## Verilog: A Hardware Description Language</p></div><div class="el-p"><p dir="auto">Verilog is a Hardware Description Language (HDL) that serves as a fundamental tool for digital system design and verification. Here's why we use Verilog and how it enables modern digital design workflows:</p></div><div class="el-h2"><h2 data-heading="Primary Purpose of Verilog" dir="auto" class="heading" id="Primary_Purpose_of_Verilog_0">Primary Purpose of Verilog</h2></div><div class="el-p"><p dir="auto">Verilog allows engineers to describe digital systems as a set of modules, where each module represents a building block in hardware design. Each module can encapsulate specific functionality and has an interface to other modules, enabling the creation of complex hierarchical designs.</p></div><div class="el-h2"><h2 data-heading="Two Modeling Approaches" dir="auto" class="heading" id="Two_Modeling_Approaches_0">Two Modeling Approaches</h2></div><div class="el-p"><p dir="auto">Verilog supports two main ways to specify modules:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Structural Representation</strong>: This approach describes the system using basic components such as logic gates, inverters, multiplexers, and other predefined modules. It focuses on constructing the design by showing how these components are interconnected, similar to a schematic representation.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Behavioral Representation</strong>: This method describes the system in an algorithmic manner, focusing on the relationships between inputs and outputs without specifying the internal hardware structure. Behavioral modeling uses constructs like <code>always</code> blocks and resembles programming in a high-level language.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="BlockVLSIDUTSynthesis.png" src="verilog/img/blockvlsidutsynthesis.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="BlockVLSIDUTSynthesis.png" src="verilog/img/blockvlsidutsynthesis.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Simulation and Verification" dir="auto" class="heading" id="Simulation_and_Verification_0">Simulation and Verification</h2></div><div class="el-p"><p dir="auto"><span alt="DUT.png" src="verilog/img/dut.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="DUT.png" src="verilog/img/dut.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">After specifying a system in Verilog, you can simulate it to verify operation, similar to running a program written in a high-level language. This requires a testbench (also called a test harness) that:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generates test inputs for the Design Under Test (DUT)</li>
<li data-line="1" dir="auto">Specifies how inputs change over time</li>
<li data-line="2" dir="auto">Captures and analyzes the outputs to verify functionality</li>
<li data-line="3" dir="auto">Has no input/output ports itself, only instantiating the module being tested</li>
</ul></div><div class="el-p"><p dir="auto">The testbench connects to both the inputs and outputs of the DUT, allowing comprehensive verification before hardware implementation.</p></div><div class="el-h2"><h2 data-heading="Hardware Synthesis Options" dir="auto" class="heading" id="Hardware_Synthesis_Options_0">Hardware Synthesis Options</h2></div><div class="el-p"><p dir="auto">Verilog designs can be synthesized to actual hardware using synthesis tools that convert the description to a netlist of low-level primitives. Two main hardware targets are available:</p></div><div class="el-h4"><h4 data-heading="Application Specific Integrated Circuit (ASIC):" dir="auto" class="heading" id="Application_Specific_Integrated_Circuit_(ASIC)_0">Application Specific Integrated Circuit (ASIC):</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Used when high performance and packing density are required</li>
<li data-line="1" dir="auto">Ideal for designs expected to be manufactured in large numbers</li>
<li data-line="2" dir="auto">More complex design process but offers better power consumption and slight speed advantages</li>
</ul></div><div class="el-h4"><h4 data-heading="Field Programmable Gate Array (FPGA):" dir="auto" class="heading" id="Field_Programmable_Gate_Array_(FPGA)_0">Field Programmable Gate Array (FPGA):</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Provides fast turnaround time for design validation</li>
<li data-line="1" dir="auto">Can be programmed in the laboratory with FPGA kits and associated software</li>
<li data-line="2" dir="auto">Offers superior flexibility and ease of use compared to ASICs</li>
<li data-line="3" dir="auto">Often used for prototyping before ASIC development</li>
</ul></div><div class="el-h2"><h2 data-heading="Key Advantages" dir="auto" class="heading" id="Key_Advantages_0">Key Advantages</h2></div><div class="el-p"><p dir="auto">Verilog offers several compelling benefits:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Simplicity</strong>: Syntax similar to C programming language makes it easy to learn and implement</li>
<li data-line="1" dir="auto"><strong>Scalability</strong>: Flexible enough for both small circuits and complex, high-performance systems</li>
<li data-line="2" dir="auto"><strong>Modularity</strong>: Allows reuse and combination of pre-designed components</li>
<li data-line="3" dir="auto"><strong>Industry Adoption</strong>: Wide compatibility with software tools and hardware platforms</li>
<li data-line="4" dir="auto"><strong>Comprehensive Testing</strong>: Extensive simulation capabilities enable early error detection</li>
</ul></div><div class="el-h2"><h2 data-heading="Design Flow Benefits" dir="auto" class="heading" id="Design_Flow_Benefits_0">Design Flow Benefits</h2></div><div class="el-p"><p dir="auto">Once mapped to hardware, the physical implementation eliminates the need for simulation testbenches. Instead, actual signals can be applied using signal generators and responses evaluated with oscilloscopes or logic analyzers. This transition from simulation to real hardware validation represents the complete digital design flow that Verilog enables.</p></div><div class="el-p"><p dir="auto">The combination of these capabilities makes Verilog an essential tool for modern digital design, supporting everything from initial concept verification through final hardware implementation.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Why Verilog</div></div><div class="canvas-node" style="z-index: 47; transform: translate(-1220px, -280px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Fundamental_Concepts_0">Fundamental Concepts</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h3"><h3 data-heading="Case Sensitivity" dir="auto" class="heading" id="Case_Sensitivity_0">Case Sensitivity</h3></div><div class="el-p"><p dir="auto"><strong>Verilog</strong> is <strong>case-sensitive</strong>, so <code>var_a</code> and <code>var_A</code> are different. All lines should be terminated by a semi-colon.</p></div><div class="el-h3"><h3 data-heading="Comments" dir="auto" class="heading" id="Comments_0">Comments</h3></div><div class="el-p"><p dir="auto">There are two ways to write comments in <strong>Verilog</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">A <strong>single line</strong> comment starts with <code>//</code> and tells the <strong>Verilog</strong> compiler to treat everything after this point to the end of the line as a comment.</li>
<li data-line="1" dir="auto">A <strong>multiple-line</strong> comment starts with <code>/*</code> and ends with <code>*/</code> and cannot be nested.</li>
</ol></div><div class="el-p"><p dir="auto">However, single line comments can be nested in a multiple line comment.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// This is a single line comment.</span>

<span class="token keyword">integer</span> a<span class="token punctuation">;</span>   <span class="token comment">// Creates an int variable called a, and treats everything to the right of // as a comment;</span>

<span class="token comment">/*
This is a
multiple-line or
block comment
*/</span><span class="token punctuation">;</span>

<span class="token comment">/* This is /*
an invalid nested
block comment */</span>
<span class="token operator">*/</span><span class="token punctuation">;</span>

<span class="token comment">/* However,
// this one is okay
*/</span><span class="token punctuation">;</span>

<span class="token comment">// This is also okay.</span>
<span class="token comment">///////////// Still okay.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Whitespace" dir="auto" class="heading" id="Whitespace_0">Whitespace</h3></div><div class="el-p"><p dir="auto"><strong>Whitespace</strong> is a term used to represent the characters for spaces, tabs, newlines, and formfeeds, and is usually ignored by <strong>Verilog</strong> except when it separates <strong>tokens</strong>. In fact, this helps in the indentation of code to make it easier to read.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> dut<span class="token punctuation">;</span>              <span class="token comment">// 'module' is a keyword,</span>
                         <span class="token comment">// 'dut' is an identifier.</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> name <span class="token operator">=</span> <span class="token string">"Hello!"</span><span class="token punctuation">;</span>   <span class="token comment">// The 2 spaces in the beginning are ignored.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">However, blanks (spaces) and tabs (from TAB key) are not ignored in <strong>strings</strong>. In the example below, the <strong>string</strong> variable called <code>addr</code> gets the value <code>"Earth "</code> because of preservation of spaces in <strong>strings</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">   <span class="token comment">// There is no space in the beginning of this line,</span>
   <span class="token comment">// but there's a space in the string.</span>
   <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> addr <span class="token operator">=</span> <span class="token string">"Earth "</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Operators" dir="auto" class="heading" id="Operators_0">Operators</h3></div><div class="el-p"><p dir="auto">There are three types of <strong>operators</strong>: <strong>unary</strong>, <strong>binary</strong>, and <strong>ternary</strong> or <strong>conditional</strong>.</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Unary operators</strong> shall appear to the left of their operand.</li>
<li data-line="1" dir="auto"><strong>Binary operators</strong> shall appear between their operands.</li>
<li data-line="2" dir="auto"><strong>Conditional operators</strong> have two separate operators that separate three operands.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">x <span class="token operator">=</span> <span class="token operator">~</span>y<span class="token punctuation">;</span>                <span class="token comment">// ~ is a unary operator, and y is the operand.</span>
x <span class="token operator">=</span> y <span class="token operator">|</span> z<span class="token punctuation">;</span>             <span class="token comment">// | is a binary operator, where y and z are its operands.</span>
x <span class="token operator">=</span> <span class="token punctuation">(</span>y <span class="token operator">&gt;</span> <span class="token number">5</span><span class="token punctuation">)</span> <span class="token operator">?</span> w <span class="token punctuation">:</span> z<span class="token punctuation">;</span>   <span class="token comment">// ?: is a ternary operator, and the expression (y&gt;5), w and z are its operands.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">If the expression <code>(y &gt; 5)</code> is true, then variable <code>x</code> will get the value in <code>w</code>, else the value in <code>z</code>.</p></div><div class="el-h3"><h3 data-heading="Identifiers" dir="auto" class="heading" id="Identifiers_0">Identifiers</h3></div><div class="el-p"><p dir="auto"><strong>Identifiers</strong> are names of variables so that they can be referenced later on. They are made up of alphanumeric characters <code>[a-z][A-Z][0-9]</code>, underscores <code>_</code> or dollar sign <code>$</code> and are <strong>case sensitive</strong>. They cannot start with a digit or a dollar sign.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> var_a<span class="token punctuation">;</span>        <span class="token comment">// Identifier contains alphabets and underscore -&gt; Valid.</span>
<span class="token keyword">integer</span> <span class="token kernel-function property">$var_a</span><span class="token punctuation">;</span>       <span class="token comment">// Identifier starts with $ -&gt; Invalid.</span>
<span class="token keyword">integer</span> v$ar_a<span class="token punctuation">;</span>       <span class="token comment">// Identifier contains alphabets and $ -&gt; Valid.</span>
<span class="token keyword">integer</span> <span class="token number">2</span>var<span class="token punctuation">;</span>         <span class="token comment">// Identifier starts with a digit -&gt; Invalid.</span>
<span class="token keyword">integer</span> var23_g<span class="token punctuation">;</span>      <span class="token comment">// Identifier contains alphanumeric characters and underscore -&gt; Valid.</span>
<span class="token keyword">integer</span> <span class="token number">23</span><span class="token punctuation">;</span>           <span class="token comment">// Identifier contains only numbers -&gt; Invalid.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Keywords" dir="auto" class="heading" id="Keywords_0">Keywords</h3></div><div class="el-p"><p dir="auto"><strong>Keywords</strong> are special <strong>identifiers</strong> reserved to define the language constructs and are in lower case. A list of important <strong>keywords</strong> is given below.</p></div><div class="el-p"><p dir="auto"><span alt="Identifiers.png" src="verilog/data-type-&amp;-operations/images/identifiers.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="Identifiers.png" src="verilog/data-type-&amp;-operations/images/identifiers.png" target="_self"></span></p></div><div class="el-h3"><h3 data-heading="Numbers and Radix." dir="auto" class="heading" id="Numbers_and_Radix._0">Numbers and Radix.</h3></div><div class="el-p"><p dir="auto">We are most familiar with numbers being represented as <strong>decimals</strong>. However, numbers can also be represented in <strong>binary</strong>, <strong>octal</strong>, and <strong>hexadecimal</strong>. By default, <strong>Verilog</strong> simulators treat numbers as <strong>decimals</strong>. In order to represent them in a different <strong>radix</strong>, certain rules have to be followed.</p></div><div class="el-p"><p dir="auto">The decimal number <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> can be represented in various bases:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (decimal).</li>
<li data-line="1" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (hexadecimal).</li>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (binary).</li>
<li data-line="3" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> (octal).</li>
</ul></div><div class="el-h4"><h4 data-heading="Sized Numbers" dir="auto" class="heading" id="Sized_Numbers_0">Sized Numbers</h4></div><div class="el-p"><p dir="auto"><strong>Sized numbers</strong> are represented as shown below, where <strong>size</strong> is written only in decimal to specify the number of bits in the number.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token punctuation">[</span>size<span class="token punctuation">]</span>'<span class="token punctuation">[</span>base_format<span class="token punctuation">]</span><span class="token punctuation">[</span>number<span class="token punctuation">]</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>base_format</strong> can be either decimal (<code>'d</code> or <code>'D</code>), hexadecimal (<code>'h</code> or <code>'H</code>), and octal (<code>'o</code> or <code>'O</code>) and specifies what base the <strong>number</strong> part represents.</li>
<li data-line="1" dir="auto"><strong>number</strong> is specified as consecutive digits from <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="2"><mjx-c class="mjx-c2026"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c39"></mjx-c></mjx-mn></mjx-math></mjx-container></span> for decimal <strong>base_format</strong> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="2"><mjx-c class="mjx-c2026"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="2"><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D434 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D435 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D436 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D437 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D438 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c2C"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="2"><mjx-c class="mjx-c1D439 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> for <strong>hexadecimal</strong>.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token number">3'b010</span><span class="token punctuation">;</span>     <span class="token comment">// size is 3, base format is binary ('b), and the number is 010 (indicates value 2 in binary).</span>
<span class="token number">3'd2</span><span class="token punctuation">;</span>       <span class="token comment">// size is 3, base format is decimal ('d) and the number is 2 (specified in decimals).</span>
<span class="token number">8'h70</span><span class="token punctuation">;</span>      <span class="token comment">// size is 8, base format is hexadecimal ('h) and the number is 0x70 (in hex) to represent decimal 112.</span>
<span class="token number">9'h1FA</span><span class="token punctuation">;</span>     <span class="token comment">// size is 9, base format is hexadecimal ('h) and the number is 0x1FA (in hex) to represent decimal 506.</span>

<span class="token number">4'hA</span> <span class="token operator">=</span> <span class="token number">4'd10</span> <span class="token operator">=</span> <span class="token number">4'b1010</span> <span class="token operator">=</span> <span class="token number">4'o12</span><span class="token punctuation">;</span>	<span class="token comment">// Decimal 10 can be represented in any of the four formats.</span>
<span class="token number">8'd234</span> <span class="token operator">=</span> <span class="token number">8'D234</span><span class="token punctuation">;</span>                 <span class="token comment">// Legal to use either lower case or upper case for base format.</span>
<span class="token number">32'hFACE_47B2</span><span class="token punctuation">;</span>                  <span class="token comment">// Underscore (_) can be used to separate 16 bit numbers for readability.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Uppercase letters are legal for <strong>number specification</strong> when the <strong>base format</strong> is <strong>hexadecimal</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token number">16'hcafe</span><span class="token punctuation">;</span>         <span class="token comment">// lowercase letters Valid.</span>
<span class="token number">16'hCAFE</span><span class="token punctuation">;</span>         <span class="token comment">// uppercase letters Valid.</span>
<span class="token number">32'h1D40_CAFE</span><span class="token punctuation">;</span>    <span class="token comment">// underscore can be used as separator between 4 letters Valid.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Numbers without a <strong>base_format</strong> specification are <strong>decimal numbers</strong> by <strong>default</strong>. Numbers without a <strong>size</strong> specification have a <strong>default number of bits</strong> depending on the type of simulator and machine.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> a <span class="token operator">=</span> <span class="token number">5423</span><span class="token punctuation">;</span>       <span class="token comment">// base format is not specified, a gets a decimal value of 5423.</span>
<span class="token keyword">integer</span> a <span class="token operator">=</span> <span class="token number">'h1AD7</span><span class="token punctuation">;</span>     <span class="token comment">// size is not specified, because a is int (32 bits) value stored in a = 32'h0000_1AD7.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Negative Numbers" dir="auto" class="heading" id="Negative_Numbers_0">Negative Numbers</h4></div><div class="el-p"><p dir="auto"><strong>Negative numbers</strong> are specified by placing a minus <code>-</code> sign before the <strong>size</strong> of a number. They stored in 2's complement form in Verilog. It is illegal to have a minus sign between <strong>base format</strong> and <strong>number</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token operator">-</span><span class="token number">6'd3</span><span class="token punctuation">;</span>            <span class="token comment">// 8-bit negative number stored as two's complement of 3.</span>
<span class="token operator">-</span><span class="token number">6</span>'sd9<span class="token punctuation">;</span>           <span class="token comment">// For signed maths.</span>
<span class="token number">8</span>'d<span class="token operator">-</span><span class="token number">4</span><span class="token punctuation">;</span>            <span class="token comment">// Illegal.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What will be the decimal value of <code>-8'b1</code>?</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="success" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-check"><path d="M20 6 9 17l-5-5"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<p dir="auto"><code>00000001</code> → <code>11111110</code> (1's complement)<br>
<code>11111110</code> → <code>11111111</code> (adding 1 as 2's complement)<br>
-128</p>
</div></div>
</div></div></div><div class="el-h4"><h4 data-heading="Verilog Padding Rules" dir="auto" class="heading" id="Verilog_Padding_Rules_0">Verilog Padding Rules</h4></div><div class="el-p"><p dir="auto">For <strong>Numeric Literals</strong> (Constants):</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If the <strong>MSB</strong> (leftmost bit) is <code>x</code> or <code>z</code>, that value (<code>x</code> or <code>z</code>) will be used to pad the remaining bits to the left.</li>
<li data-line="1" dir="auto">If the <strong>MSB</strong> is <code>0</code> or <code>1</code>, zeros will be used to pad the remaining bits to the left.</li>
<li data-line="2" dir="auto"><strong>Unsigned</strong> values get zero-padded regardless of content</li>
<li data-line="3" dir="auto"><strong>Negative values</strong> are padded which ones because of 2'complement. </li>
</ul></div><div class="el-h2"><h2 data-heading="Additional Notes" dir="auto" class="heading" id="Additional_Notes_0">Additional Notes</h2></div><div class="el-p"><p dir="auto">Regarding <code>?</code> and <code>_</code>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>?</code> can be used as a wildcard in case statements (equivalent to <code>x</code>).</li>
<li data-line="1" dir="auto"><code>_</code> is used as a separator for readability in numbers (e.g., <code>32'b1010_1100_1111_0000</code>).</li>
</ul></div><div class="el-h3"><h3 data-heading="Strings." dir="auto" class="heading" id="Strings._0">Strings.</h3></div><div class="el-p"><p dir="auto">A sequence of characters enclosed in a double quote <code>" "</code> is called a <strong>string</strong>. It cannot be split into multiple lines and every character in the <strong>string</strong> takes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-byte to be stored.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token string">"Hello World!"</span><span class="token punctuation">;</span>        <span class="token comment">// String with 12 characters -&gt; require 12 bytes.</span>
<span class="token string">"x + z"</span><span class="token punctuation">;</span>               <span class="token comment">// String with 5 characters.</span>

"How are you
feeling today <span class="token operator">?</span>"<span class="token punctuation">;</span>      <span class="token comment">// Illegal for a string to be split into multiple lines.</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Fundamental Concepts</div></div><div class="canvas-node" style="z-index: 30; transform: translate(-1220px, 200px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Data_Types_0">Data Types</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">The primary intent of <strong>data-types</strong> in the <strong>Verilog</strong> language is to represent <strong>data storage elements</strong> like <strong>bits</strong> in a <strong>flip-flop</strong> and <strong>transmission elements</strong> like <strong>wires</strong> that connect between <strong>logic gates</strong> and <strong>sequential structures</strong>.</p></div><div class="el-p"><p dir="auto">Almost all <strong>data-types</strong> can only have one of the four different values as given below except for <code>real</code> and <code>event</code> data types.</p></div><div class="el-h2"><h2 data-heading="Value System" dir="auto" class="heading" id="Value_System_0">Value System</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th align="left" dir="ltr">Value</th>
<th align="left" dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents a <strong>logic zero</strong>, or a <strong>false condition</strong></td>
</tr>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents a <strong>logic one</strong>, or a <strong>true condition</strong></td>
</tr>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents an <strong>unknown logic value</strong> (can be zero or one)</td>
</tr>
<tr>
<td align="left" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td align="left" dir="ltr">represents a <strong>high-impedance state</strong></td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto">The following image shows how these values are represented in timing diagrams and simulation waveforms. Most simulators use this convention where <em>red</em> stands for <code>X</code> and <em>orange</em> in the middle stands for <strong>high-impedance</strong> or <code>Z</code>.</p></div><div class="el-p"><p dir="auto"><span alt="Logic values.png" src="verilog/data-type-&amp;-operations/images/logic-values.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="Logic values.png" src="verilog/data-type-&amp;-operations/images/logic-values.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">Since <strong>Verilog</strong> is essentially used to describe <strong>hardware elements</strong> like <strong>flip-flops</strong> and <strong>combinational logic</strong> like <strong>NAND</strong> and <strong>NOR</strong>, it has to model the value system found in <strong>hardware</strong>. A <strong>logic one</strong> would represent the <strong>voltage supply</strong> <strong>Vdd</strong> which can range anywhere between <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c2E"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> to more than <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> based on the <strong>fabrication technology node</strong>. A <strong>logic zero</strong> would represent <strong>ground</strong> and hence a value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span>.</p></div><div class="el-p"><p dir="auto"><code>X</code> or <code>x</code> means that the value is simply <strong>unknown</strong> at the time, and could be either <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>. This is quite different from the way <code>X</code> is treated in <strong>boolean logic</strong>, where it means "<strong>don't care</strong>".</p></div><div class="el-p"><p dir="auto">As with any incomplete electric circuit, the <strong>wire</strong> that is not connected to anything will have a <strong>high-impedance</strong> at that node and is represented by <code>Z</code> or <code>z</code>. Even in <strong>Verilog</strong>, any unconnected <strong>wire</strong> will result in a <strong>high impedance</strong>.</p></div><div class="el-h2"><h2 data-heading="Data Type Categories: Nets and Variables" dir="auto" class="heading" id="Data_Type_Categories_Nets_and_Variables_0">Data Type Categories: Nets and Variables</h2></div><div class="el-p"><p dir="auto"><strong>Nets</strong> and <strong>variables</strong> are the two main groups of <strong>data types</strong> which represent different <strong>hardware structures</strong> and differ in the way they are assigned and retain values.</p></div><div class="el-h3"><h3 data-heading="Nets" dir="auto" class="heading" id="Nets_0">Nets</h3></div><div class="el-p"><p dir="auto"><strong>Nets</strong> are used to connect between <strong>hardware entities</strong> like <strong>logic gates</strong> and hence do not store any value on its own. In the image shown below, a <strong>net</strong> called <code>net_11</code> is used to connect between the output of the <strong>AND gate</strong> to the first input of the <strong>flip-flop</strong> called <code>data_0</code>. In a similar way, the two inputs of the <strong>AND gate</strong> are connected to <strong>nets</strong> <code>net_45</code> and <code>net_67</code>.</p></div><div class="el-p"><p dir="auto"><span alt="nets_variables.png" src="verilog/data-type-&amp;-operations/images/nets_variables.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="nets_variables.png" src="verilog/data-type-&amp;-operations/images/nets_variables.png" target="_self"></span><br>
There are different types of <strong>nets</strong> each with different characteristics, but the most popular and widely used <strong>net</strong> in <strong>digital designs</strong> is of type <code>wire</code>.</p></div><div class="el-h4"><h4 data-heading="Wire Type" dir="auto" class="heading" id="Wire_Type_0">Wire Type</h4></div><div class="el-p"><p dir="auto">A <code>wire</code> is a <strong>Verilog data-type</strong> used to connect <strong>elements</strong> and to connect <strong>nets</strong> that are driven by a <strong>single gate</strong> or <strong>continuous assignment</strong>. The <code>wire</code> is similar to the <strong>electrical wire</strong> that is used to connect two components on a <strong>breadboard</strong>.</p></div><div class="el-h4"><h4 data-heading="Wire Vectors" dir="auto" class="heading" id="Wire_Vectors_0">Wire Vectors</h4></div><div class="el-p"><p dir="auto">When there is a requirement for multiple <strong>nets</strong>, they can be bunched together to form a single <code>wire</code>. In the image shown below, we have a <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit <code>wire</code> that can send <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span> separate values on each one of the wires. Such entities with a width more than <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> are called <strong>vectors</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> 	n0<span class="token punctuation">;</span> 		<span class="token comment">// 4-bit wire -&gt; this is a vector</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="wire.png" src="verilog/data-type-&amp;-operations/images/wire.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="wire.png" src="verilog/data-type-&amp;-operations/images/wire.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">It is illegal to redeclare a name already declared by a <strong>net</strong>, <strong>parameter</strong> or <strong>variable</strong> as shown in the code below.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token keyword">design</span><span class="token punctuation">;</span>
	<span class="token keyword">wire</span>    abc<span class="token punctuation">;</span>
	<span class="token keyword">wire</span> 	a<span class="token punctuation">;</span>
	<span class="token keyword">wire</span> 	b<span class="token punctuation">;</span>
	<span class="token keyword">wire</span> 	c<span class="token punctuation">;</span>

	<span class="token keyword">wire</span>    abc<span class="token punctuation">;</span>   <span class="token comment">// Error: Identifier "abc" previously declared</span>

	<span class="token keyword">assign</span> abc <span class="token operator">=</span> a <span class="token operator">&amp;</span> b <span class="token operator">|</span> c<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span alt="reg vector.png" src="verilog/data-type-&amp;-operations/images/reg-vector.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="reg vector.png" src="verilog/data-type-&amp;-operations/images/reg-vector.png" target="_self"></span></p></div><div class="el-h3"><h3 data-heading="Variables" dir="auto" class="heading" id="Variables_0">Variables</h3></div><div class="el-p"><p dir="auto">A <strong>variable</strong> on the other hand is an abstraction of a <strong>data storage element</strong> and can hold values. A <strong>flip-flop</strong> is a good example of a <strong>storage element</strong>.</p></div><div class="el-h4"><h4 data-heading="Reg Type" dir="auto" class="heading" id="Reg_Type_0">Reg Type</h4></div><div class="el-p"><p dir="auto"><strong>Verilog data-type</strong> <code>reg</code> can be used to model <strong>hardware registers</strong> since it can hold values between assignments. Does not necessarily mean that it will map to a hardware register during synthesis. Note that a <code>reg</code> need not always represent a <strong>flip-flop</strong> because it can also be used to represent <strong>combinational logic</strong>. </p></div><div class="el-p"><p dir="auto">In the image shown on the left, we have a <strong>flip-flop</strong> that can store <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bit and the <strong>flip-flop</strong> on the right can store <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bits.</p></div><div class="el-p"><p dir="auto"><span alt="variables.png" src="verilog/data-type-&amp;-operations/images/variables.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="variables.png" src="verilog/data-type-&amp;-operations/images/variables.png" target="_self"></span></p></div><div class="el-h4"><h4 data-heading="Integer Type" dir="auto" class="heading" id="Integer_Type_0">Integer Type</h4></div><div class="el-p"><p dir="auto">An <code>integer</code> is a general purpose <strong>variable</strong> of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bits wide that can be used for other purposes while modeling <strong>hardware</strong> and stores <strong>integer values</strong>. Range: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-msup><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-script style="vertical-align: 0.363em;"><mjx-texatom size="s" texclass="ORD"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-texatom></mjx-script></mjx-msup></mjx-math></mjx-container></span> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-msup><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-script style="vertical-align: 0.363em;"><mjx-texatom size="s" texclass="ORD"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-texatom></mjx-script></mjx-msup><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Size optimization: Synthesis tools determine optimal size through data flow analysis</li>
<li data-line="1" dir="auto">Primary use: Loop counting and general-purpose register operations</li>
<li data-line="2" dir="auto">Convenience: More suitable than <code>reg</code> for mathematical operations</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span>     count<span class="token punctuation">;</span>              <span class="token comment">// Count is an integer value &gt; 0</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Time and Realtime Types" dir="auto" class="heading" id="Time_and_Realtime_Types_0">Time and Realtime Types</h4></div><div class="el-p"><p dir="auto">A <code>time</code> <strong>variable</strong> is unsigned, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bits wide and can be used to store <strong>simulation time quantities</strong> for <strong>debugging purposes</strong>. A <code>realtime</code> <strong>variable</strong> simply stores <strong>time</strong> as a <strong>floating point quantity</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">time</span>        end_time<span class="token punctuation">;</span>           <span class="token comment">// end_time can be stored a time value like 50ns</span>
<span class="token keyword">realtime</span>    rtime<span class="token punctuation">;</span>              <span class="token comment">// rtime = 40.25ps</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Real Type" dir="auto" class="heading" id="Real_Type_0">Real Type</h4></div><div class="el-p"><p dir="auto">A <code>real</code> <strong>variable</strong> can store <strong>floating point values</strong> and can be assigned the same way as <code>integer</code> and <code>reg</code>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">real</span>        float<span class="token punctuation">;</span>              <span class="token comment">// float = 12.344  - can store floating numbers</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">integer</span>  	int_a<span class="token punctuation">;</span> 				<span class="token comment">// Integer variable</span>
  <span class="token keyword">real</span> 		real_b<span class="token punctuation">;</span> 			<span class="token comment">// Real variable</span>
  <span class="token keyword">time</span> 		time_c<span class="token punctuation">;</span> 			<span class="token comment">// Time variable</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    int_a 	<span class="token operator">=</span> <span class="token number">32'hcafe_1234</span><span class="token punctuation">;</span> 	<span class="token comment">// Assign an integer value</span>
    real_b 	<span class="token operator">=</span> <span class="token number">0.1234567</span><span class="token punctuation">;</span> 		<span class="token comment">// Assign a floating point value</span>

    <span class="token number">#20</span><span class="token punctuation">;</span> 						<span class="token comment">// Advance simulation time by 20 units</span>
    time_c 	<span class="token operator">=</span> <span class="token kernel-function property">$time</span><span class="token punctuation">;</span> 			<span class="token comment">// Assign current simulation time</span>

    <span class="token comment">// Now print all variables using $display system task</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"int_a 	= 0x%0h"</span><span class="token punctuation">,</span> int_a<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"real_b 	= %0.5f"</span><span class="token punctuation">,</span> real_b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"time_c 	= %0t"</span><span class="token punctuation">,</span> time_c<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
int_a 	= 0xcafe1234
real_b 	= 0.12346
time_c 	= 20
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Strings" dir="auto" class="heading" id="Strings_0">Strings</h4></div><div class="el-p"><p dir="auto"><strong>Strings</strong> are stored in <code>reg</code>, and the width of the <code>reg</code> <strong>variable</strong> has to be large enough to hold the <strong>string</strong>. Each character in a <strong>string</strong> represents an <strong>ASCII value</strong> and requires <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> byte. If the size of the <strong>variable</strong> is smaller than the <strong>string</strong>, then <strong>Verilog</strong> truncates the leftmost bits of the <strong>string</strong>. If the size of the <strong>variable</strong> is larger than the <strong>string</strong>, then <strong>Verilog</strong> adds zeros to the left of the <strong>string</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// "Hello World" requires 11 bytes</span>

<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>         <span class="token comment">// Variable can store 11 bytes, str = "Hello World"</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span>  str <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>         <span class="token comment">// Variable stores only 5 bytes (rest is truncated), str = "World"</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">20</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>         <span class="token comment">// Variable can store 20 bytes (rest is padded with zeros), str = "         Hello World"</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Here is a full example showing how the three <strong>variables</strong> given above can be simulated.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span>  str2<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span><span class="token number">20</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> str3<span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    str1 <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>
    str2 <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>
    str3 <span class="token operator">=</span> <span class="token string">"Hello World"</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"str1 = %s"</span><span class="token punctuation">,</span> str1<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"str2 = %s"</span><span class="token punctuation">,</span> str2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"str3 = %s"</span><span class="token punctuation">,</span> str3<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
str1 = Hello World
str2 = World
str3 =          Hello World
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Note that <code>str1</code> has the right size to store all <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes of the <strong>string</strong> "Hello World" and hence the whole <strong>string</strong> gets printed. However <code>str2</code> can store only <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes and hence the upper <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes get truncated and end up with storing only "World". The third <strong>variable</strong> <code>str3</code> is larger than <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bytes and pads empty spaces to the left and hence the value stored in it becomes " Hello World".</p></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What is the difference between <code>reg</code> and <code>wire</code>?</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="successs" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-pencil"><path d="M21.174 6.812a1 1 0 0 0-3.986-3.987L3.842 16.174a2 2 0 0 0-.5.83l-1.321 4.352a.5.5 0 0 0 .623.622l4.353-1.32a2 2 0 0 0 .83-.497z"></path><path d="m15 5 4 4"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<p dir="auto">The fundamental difference lies in their purpose and how they can be assigned values:</p>
<p dir="auto"><strong>Wire</strong> represents physical connections between digital circuits, while <strong>reg</strong> represents data storage elements that can hold values.</p>
<table>
<thead>
<tr>
<th>Feature</th>
<th><code>wire</code></th>
<th><code>reg</code></th>
<th><code>logic</code> (SystemVerilog)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Purpose</strong></td>
<td>Connecting different elements</td>
<td>Data storage elements</td>
<td>Unified data type to replace reg confusion</td>
</tr>
<tr>
<td><strong>Physical Representation</strong></td>
<td>Actual physical wires</td>
<td>Not necessarily physical registers</td>
<td>No direct hardware equivalence</td>
</tr>
<tr>
<td><strong>Value Storage</strong></td>
<td>No values stored</td>
<td>Retains value until next assignment</td>
<td>Last assignment wins</td>
</tr>
<tr>
<td><strong>Assignment Methods</strong></td>
<td>Continuous <strong>assign</strong> statements, module ports</td>
<td>Procedural blocks (<strong>always</strong>/<strong>initial</strong>)</td>
<td>Both <strong>assign</strong> and procedural blocks</td>
</tr>
<tr>
<td><strong>Default Value</strong></td>
<td><code>z</code> (high impedance)</td>
<td><code>x</code> (unknown)</td>
<td><code>x</code> (unknown)</td>
</tr>
<tr>
<td><strong>Default Size</strong></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
</tr>
<tr>
<td><strong>Multiple Drivers</strong></td>
<td>Allowed (creates <strong>X</strong> if conflicting)</td>
<td>Not typically used</td>
<td>Not permitted</td>
</tr>
<tr>
<td><strong>Synthesis</strong></td>
<td>Combinational logic only</td>
<td><strong>FF</strong>, <strong>latch</strong>, or <strong>combinational</strong></td>
<td>Depends on usage</td>
</tr>
</tbody>
</table>
</div></div>
</div></div></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What are the default sizes and values of all data types?</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="success" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-check"><path d="M20 6 9 17l-5-5"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;">
<table>
<thead>
<tr>
<th>Data Type</th>
<th>Default Size</th>
<th>Default Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>wire</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>z</code></td>
<td>Net type for connections</td>
</tr>
<tr>
<td><code>reg</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>x</code></td>
<td>Storage element</td>
</tr>
<tr>
<td><code>integer</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>x</code></td>
<td>General-purpose register</td>
</tr>
<tr>
<td><code>real</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit (implementation dependent)</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c2E"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td>Floating-point numbers</td>
</tr>
<tr>
<td><code>time</code></td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit minimum</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td>Simulation time storage</td>
</tr>
<tr>
<td><code>logic</code> (SystemVerilog)</td>
<td><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit</td>
<td><code>x</code></td>
<td>Unified data type</td>
</tr>
</tbody>
</table>
</div></div>
</div></div></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Data Types</div></div><div class="canvas-node" style="z-index: 48; transform: translate(-1700px, 200px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Format_specifier_0">Format specifier</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">The <code>$display</code>, <code>$write</code>, and <code>$sprintf</code> functions utilize format specifiers to control the output of variables.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Format Specifier</th>
<th dir="ltr">Type Example</th>
<th dir="ltr">Description/Output Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><code>%b</code></td>
<td dir="ltr"><code>int</code>, <code>reg</code>, <code>bit</code></td>
<td dir="ltr">Binary (e.g., <code>$display("%b", a);</code> → 1010)</td>
</tr>
<tr>
<td dir="ltr"><code>%d</code></td>
<td dir="ltr"><code>int</code>, <code>shortint</code></td>
<td dir="ltr">Decimal (e.g., <code>$display("%d", a);</code> → 42)</td>
</tr>
<tr>
<td dir="ltr"><code>%h</code></td>
<td dir="ltr"><code>int</code>, <code>logic</code></td>
<td dir="ltr">Hexadecimal (e.g., <code>$display("%h", a);</code> → A)</td>
</tr>
<tr>
<td dir="ltr"><code>%o</code></td>
<td dir="ltr"><code>int</code>, <code>reg</code></td>
<td dir="ltr">Octal (e.g., <code>$display("%o", a);</code> → 12)</td>
</tr>
<tr>
<td dir="ltr"><code>%c</code></td>
<td dir="ltr"><code>char</code> (SV)</td>
<td dir="ltr">Character (e.g., <code>$display("%c", 'A');</code> → A)</td>
</tr>
<tr>
<td dir="ltr"><code>%s</code></td>
<td dir="ltr"><code>string</code> (SV)</td>
<td dir="ltr">String (e.g., <code>$display("%s", "Hello");</code>)</td>
</tr>
<tr>
<td dir="ltr"><code>%t</code></td>
<td dir="ltr"><code>$time</code></td>
<td dir="ltr">Time (e.g., <code>$display("%t", $time);</code>)</td>
</tr>
<tr>
<td dir="ltr"><code>%v</code></td>
<td dir="ltr">Any type</td>
<td dir="ltr">Variable value (no format conversion)</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Note:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Integer types</strong> (<code>int</code>, <code>shortint</code>, <code>longint</code>, <code>byte</code>, <code>integer</code>) are commonly used with <code>%d</code>, <code>%h</code>, <code>%b</code>, and <code>%o</code>.</li>
<li data-line="1" dir="auto"><code>%v</code> displays the value as-is, without base conversion.</li>
<li data-line="2" dir="auto"><code>%0d</code>, <code>%0h</code>, etc., suppress leading zeros.</li>
</ul></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Format specifier</div></div><div class="canvas-node" style="z-index: 31; transform: translate(1040px, -380px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="DesignFlow_0">DesignFlow</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Design Representation.md" href="verilog/start/design-representation.html" target="_self" rel="noopener nofollow"></a>## Two Competing HDLs </p></div><div class="el-p"><p dir="auto">1. Verilog<br>
2. VHDL </p></div><div class="el-p"><p dir="auto">Designs are created typically using HDLs, which get transformed from one level of abstraction to the next as the design ﬂow progresses. </p></div><div class="el-p"><p dir="auto">There are other HDLs like SystemC, SystemVerilog, and many more … </p></div><div class="el-p"><p dir="auto"><span alt="Simpledesignflow.png" src="verilog/img/simpledesignflow.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="Simpledesignflow.png" src="verilog/img/simpledesignflow.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Steps in the Design Flow" dir="auto" class="heading" id="Steps_in_the_Design_Flow_0">Steps in the Design Flow</h2></div><div class="el-h3"><h3 data-heading="Behavioral Design Specification" dir="auto" class="heading" id="Behavioral_Design_Specification_0">Behavioral Design Specification</h3></div><div class="el-p"><p dir="auto"><strong>Behavioral design</strong> captures the intended functionality of a hardware system in a high-level, abstract form. The “faciality” (i.e., the outward characteristics or behavior) of a design can be specified in several ways:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Boolean Expression or Truth Table:</strong></p>
<ul>
<li data-line="1" dir="auto">Used for combinational logic.</li>
<li data-line="2" dir="auto">Describes output as a function of inputs.</li>
<li data-line="3" dir="auto">Truth tables list all input combinations and corresponding outputs.</li>
</ul>
</li>
<li data-line="5" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Finite-State Machine (FSM) Behavior:</strong></p>
<ul>
<li data-line="6" dir="auto">Used for sequential logic.</li>
<li data-line="7" dir="auto">Described via state transition diagrams or tables.</li>
<li data-line="8" dir="auto">Clearly shows state changes and outputs based on inputs and current state.</li>
</ul>
</li>
<li data-line="10" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>High-Level Algorithm:</strong></p>
<ul>
<li data-line="11" dir="auto">Written in hardware description languages (HDLs) or pseudocode.</li>
<li data-line="12" dir="auto">Captures complex, multi-step operations in a procedural manner.</li>
</ul>
</li>
</ul></div><div class="el-p"><p dir="auto">Behavioral specifications must be synthesized into more detailed forms (e.g., RTL, gate-level) for hardware realization.</p></div><div class="el-h3"><h3 data-heading="Data Path Design" dir="auto" class="heading" id="Data_Path_Design_0">Data Path Design</h3></div><div class="el-p"><p dir="auto"><strong>Data path design</strong> involves generating a netlist of register transfer level (RTL) components:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Netlist Structure:</strong></p>
<ul>
<li data-line="1" dir="auto">A directed graph where vertices are components (registers, adders, multipliers, multiplexers, decoders, etc.).</li>
<li data-line="2" dir="auto">Edges represent interconnections between components.</li>
</ul>
</li>
<li data-line="4" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Structural Design:</strong></p>
<ul>
<li data-line="5" dir="auto">Also called netlist specification.</li>
<li data-line="6" dir="auto">Components may be functional modules, gates, or transistors, depending on the abstraction level.</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Transformation:</strong></p>
<ul>
<li data-line="9" dir="auto">Netlists are systematically transformed from higher to lower levels (e.g., module → gate → transistor).</li>
</ul>
</li>
</ul></div><div class="el-h2"><h2 data-heading="Logic Design" dir="auto" class="heading" id="Logic_Design_0">Logic Design</h2></div><div class="el-p"><p dir="auto"><strong>Logic design</strong> refines the netlist to the gate or standard cell level:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Standard Cells:</strong></p>
<ul>
<li data-line="1" dir="auto">Pre-designed circuit modules (gates, flip-flops, multiplexers) at the layout level.</li>
</ul>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Optimization:</strong></p>
<ul>
<li data-line="4" dir="auto">Techniques to minimize cost, delay, or power.</li>
<li data-line="5" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Conflicting requirements may include:
<ul>
<li data-line="6" dir="auto">Minimizing the number of gates.</li>
<li data-line="7" dir="auto">Minimizing the number of gate levels (reducing delay).</li>
<li data-line="8" dir="auto">Minimizing signal transition activity (reducing dynamic power).</li>
</ul>
</li>
</ul>
</li>
</ul></div><div class="el-h3"><h3 data-heading="Physical Design and Manufacturing" dir="auto" class="heading" id="Physical_Design_and_Manufacturing_0">Physical Design and Manufacturing</h3></div><div class="el-p"><p dir="auto"><strong>Physical design</strong> generates the final layout for fabrication or FPGA programming:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Layout Generation:</strong></p>
<ul>
<li data-line="1" dir="auto">Consists of geometric shapes corresponding to different fabrication layers.</li>
</ul>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>FPGA Mapping:</strong></p>
<ul>
<li data-line="4" dir="auto">For FPGAs, gate-level netlists are mapped to programmable logic blocks.</li>
<li data-line="5" dir="auto">Offers flexibility but less speed compared to custom ICs.</li>
</ul>
</li>
</ul></div><div class="el-h3"><h3 data-heading="Verification and Testing" dir="auto" class="heading" id="Verification_and_Testing_0">Verification and Testing</h3></div><div class="el-p"><p dir="auto"><strong>Verification and Testing</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Simulation:</strong></p>
<ul>
<li data-line="1" dir="auto">Performed at logic, switch, and circuit levels to verify correct behavior.</li>
<li data-line="2" dir="auto">Switch-level simulation models transistors as switches, assigning discrete states (0, 1, X) to nodes and switches.</li>
</ul>
</li>
<li data-line="4" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Formal Verification:</strong></p>
<ul>
<li data-line="5" dir="auto">Uses mathematical analysis to ensure the design meets specifications under all possible scenarios.</li>
<li data-line="6" dir="auto">More exhaustive than simulation, which tests only specific scenarios.</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Testability Analysis and Test Pattern Generation:</strong></p>
<ul>
<li data-line="9" dir="auto">Ensures manufactured devices can be tested for defects.</li>
<li data-line="10" dir="auto">Automatic Test Pattern Generation (ATPG) creates input sequences to detect faults.</li>
</ul>
</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h3"><h3 data-heading="Summary Table" dir="auto" class="heading" id="Summary_Table_0">Summary Table</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Step</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">Behavioral Design</td>
<td dir="ltr">Specifies functionality via Boolean, FSM, or algorithm; abstract, needs synthesis</td>
</tr>
<tr>
<td dir="ltr">Data Path Design</td>
<td dir="ltr">Netlist of RTL components (registers, adders, etc.); structural, graph-based</td>
</tr>
<tr>
<td dir="ltr">Logic Design</td>
<td dir="ltr">Netlist of gates/standard cells; optimized for cost, delay, power</td>
</tr>
<tr>
<td dir="ltr">Physical Design</td>
<td dir="ltr">Layout generation for fabrication or FPGA mapping</td>
</tr>
<tr>
<td dir="ltr">Verification &amp; Testing</td>
<td dir="ltr">Simulation (logic/switch/circuit), formal verification, testability analysis, ATPG</td>
</tr>
</tbody>
</table></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">DesignFlow</div></div><div class="canvas-node" style="z-index: 38; transform: translate(-960px, 6100px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="tbExamples_0">tbExamples</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Different Ways of Writing Testbenches in Verilog" dir="auto" class="heading" id="Different_Ways_of_Writing_Testbenches_in_Verilog_0">Different Ways of Writing Testbenches in Verilog</h1></div><div class="el-p"><p dir="auto">There are several methodologies and approaches for writing testbenches in Verilog, each with different levels of complexity, automation, and verification capabilities. Here's a comprehensive overview of the various approaches:</p></div><div class="el-h2"><h2 data-heading="Classification by Verification Approach" dir="auto" class="heading" id="Classification_by_Verification_Approach_0">Classification by Verification Approach</h2></div><div class="el-h3"><h3 data-heading="1. Manual Observation Testbenches" dir="auto" class="heading" id="1._Manual_Observation_Testbenches_0">1. Manual Observation Testbenches</h3></div><div class="el-p"><p dir="auto">The <strong>simplest form</strong> where inputs are applied and outputs are manually observed through waveform viewers:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Only generates stimulus</li>
<li data-line="1" dir="auto">No automated checking</li>
<li data-line="2" dir="auto">Relies on visual inspection of waveforms</li>
<li data-line="3" dir="auto">Suitable for simple designs and learning purposes</li>
</ul></div><div class="el-h3"><h3 data-heading="2. Self-Checking Testbenches" dir="auto" class="heading" id="2._Self-Checking_Testbenches_0">2. Self-Checking Testbenches</h3></div><div class="el-p"><p dir="auto">Testbenches that <strong>automatically verify outputs</strong> against expected results:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Include inline checking code</li>
<li data-line="1" dir="auto">Compare actual vs expected outputs</li>
<li data-line="2" dir="auto">Generate pass/fail reports</li>
<li data-line="3" dir="auto">More reliable than manual observation</li>
</ul></div><div class="el-h3"><h3 data-heading="3. Test Vector File-Based Testbenches" dir="auto" class="heading" id="3._Test_Vector_File-Based_Testbenches_0">3. Test Vector File-Based Testbenches</h3></div><div class="el-p"><p dir="auto">Uses <strong>external files</strong> to define test patterns:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Good for automation and regression testing</li>
<li data-line="1" dir="auto">Separates test data from testbench logic</li>
<li data-line="2" dir="auto">Easy to modify test cases without changing code</li>
<li data-line="3" dir="auto">Scalable for large test suites</li>
</ul></div><div class="el-h2"><h2 data-heading="Classification by Stimulus Generation" dir="auto" class="heading" id="Classification_by_Stimulus_Generation_0">Classification by Stimulus Generation</h2></div><div class="el-h3"><h3 data-heading="Direct Assignment Method" dir="auto" class="heading" id="Direct_Assignment_Method_0">Direct Assignment Method</h3></div><div class="el-p"><p dir="auto"><strong>Hardcoded values</strong> assigned sequentially in initial blocks:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'b0001</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b0010</span><span class="token punctuation">;</span>
    <span class="token number">#10</span><span class="token punctuation">;</span>
    a <span class="token operator">=</span> <span class="token number">4'b0100</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b0011</span><span class="token punctuation">;</span>
    <span class="token number">#10</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Loop-Based Generation" dir="auto" class="heading" id="Loop-Based_Generation_0">Loop-Based Generation</h3></div><div class="el-p"><p dir="auto">Uses <strong>for loops</strong> to systematically test all combinations:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">16</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> i<span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Random Stimulus Generation" dir="auto" class="heading" id="Random_Stimulus_Generation_0">Random Stimulus Generation</h3></div><div class="el-p"><p dir="auto">Uses <strong><code>$random</code></strong> system task for randomized testing:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token number">1000</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        a <span class="token operator">=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
        b <span class="token operator">=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Task-Based Stimulus" dir="auto" class="heading" id="Task-Based_Stimulus_0">Task-Based Stimulus</h3></div><div class="el-p"><p dir="auto">Organizes stimulus generation using <strong>Verilog tasks</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">task</span> apply_stimulus<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> val_a<span class="token punctuation">,</span> val_b<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
        a <span class="token operator">=</span> val_a<span class="token punctuation">;</span>
        b <span class="token operator">=</span> val_b<span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endtask</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Structural Approaches" dir="auto" class="heading" id="Structural_Approaches_0">Structural Approaches</h2></div><div class="el-h3"><h3 data-heading="Basic Flat Testbench" dir="auto" class="heading" id="Basic_Flat_Testbench_0">Basic Flat Testbench</h3></div><div class="el-p"><p dir="auto"><strong>Single module</strong> containing all testbench functionality:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">DUT instantiation</li>
<li data-line="1" dir="auto">Stimulus generation</li>
<li data-line="2" dir="auto">Output monitoring</li>
<li data-line="3" dir="auto">Simple and straightforward for small designs</li>
</ul></div><div class="el-h3"><h3 data-heading="Modular Testbench Architecture" dir="auto" class="heading" id="Modular_Testbench_Architecture_0">Modular Testbench Architecture</h3></div><div class="el-p"><p dir="auto"><strong>Separate modules</strong> for different functions:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Stimulus Generator</strong>: Creates input patterns</li>
<li data-line="1" dir="auto"><strong>Output Checker</strong>: Verifies correctness</li>
<li data-line="2" dir="auto"><strong>Monitor</strong>: Observes and records signals</li>
<li data-line="3" dir="auto"><strong>Controller</strong>: Coordinates test execution</li>
</ul></div><div class="el-h3"><h3 data-heading="Hierarchical Testbench" dir="auto" class="heading" id="Hierarchical_Testbench_0">Hierarchical Testbench</h3></div><div class="el-p"><p dir="auto"><strong>Multi-level structure</strong> with specialized components:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Driver</strong>: Applies stimulus to DUT</li>
<li data-line="1" dir="auto"><strong>Monitor</strong>: Observes DUT responses</li>
<li data-line="2" dir="auto"><strong>Scoreboard</strong>: Compares results</li>
<li data-line="3" dir="auto"><strong>Environment</strong>: Orchestrates components</li>
</ul></div><div class="el-h2"><h2 data-heading="Clock Generation Methods" dir="auto" class="heading" id="Clock_Generation_Methods_0">Clock Generation Methods</h2></div><div class="el-h3"><h3 data-heading="Simple Clock Generation" dir="auto" class="heading" id="Simple_Clock_Generation_0">Simple Clock Generation</h3></div><div class="el-p"><p dir="auto"><strong>Basic always block</strong> approach:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#5</span> clk <span class="token operator">=</span>   clk<span class="token punctuation">;</span> <span class="token comment">// 100MHz clock</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Parameterized Clock" dir="auto" class="heading" id="Parameterized_Clock_0">Parameterized Clock</h3></div><div class="el-p"><p dir="auto"><strong>Configurable clock</strong> with parameters:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">parameter</span> CLK_PERIOD <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> #<span class="token punctuation">(</span>CLK_PERIOD<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span> clk <span class="token operator">=</span>   clk<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Multiple Clock Domains" dir="auto" class="heading" id="Multiple_Clock_Domains_0">Multiple Clock Domains</h3></div><div class="el-p"><p dir="auto"><strong>Different clocks</strong> for complex designs:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Fast clock</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk_fast <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#2</span><span class="token punctuation">.</span><span class="token number">5</span> clk_fast <span class="token operator">=</span>   clk_fast<span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token comment">// Slow clock</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk_slow <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#10</span> clk_slow <span class="token operator">=</span>   clk_slow<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Advanced Verification Approaches" dir="auto" class="heading" id="Advanced_Verification_Approaches_0">Advanced Verification Approaches</h2></div><div class="el-h3"><h3 data-heading="Constraint-Based Testing" dir="auto" class="heading" id="Constraint-Based_Testing_0">Constraint-Based Testing</h3></div><div class="el-p"><p dir="auto">Uses <strong>SystemVerilog constructs</strong> for advanced stimulus generation:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Constrained random verification</li>
<li data-line="1" dir="auto">Coverage-driven testing</li>
<li data-line="2" dir="auto">Assertion-based verification</li>
</ul></div><div class="el-h3"><h3 data-heading="Transaction-Level Testing" dir="auto" class="heading" id="Transaction-Level_Testing_0">Transaction-Level Testing</h3></div><div class="el-p"><p dir="auto"><strong>Higher-level abstractions</strong> using SystemVerilog:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Transaction classes</strong> for data structures</li>
<li data-line="1" dir="auto"><strong>Generators</strong> for creating transactions</li>
<li data-line="2" dir="auto"><strong>Drivers</strong> for pin-level conversion</li>
<li data-line="3" dir="auto"><strong>Monitors</strong> for response collection</li>
</ul></div><div class="el-h3"><h3 data-heading="Golden Reference Method" dir="auto" class="heading" id="Golden_Reference_Method_0">Golden Reference Method</h3></div><div class="el-p"><p dir="auto"><strong>Reference model</strong> comparison approach:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Compare DUT output with reference model</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    expected_output <span class="token operator">=</span> <span class="token function">reference_model</span><span class="token punctuation">(</span>inputs<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>dut_output <span class="token operator">!==</span> expected_output<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"ERROR: Mismatch at time %0t"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Testbench Templates and Patterns" dir="auto" class="heading" id="Testbench_Templates_and_Patterns_0">Testbench Templates and Patterns</h2></div><div class="el-h3"><h3 data-heading="Basic Template Structure" dir="auto" class="heading" id="Basic_Template_Structure_0">Basic Template Structure</h3></div><div class="el-p"><p dir="auto">Standard organization for simple testbenches:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Module declaration</strong> (no ports)</li>
<li data-line="1" dir="auto"><strong>Signal declarations</strong> (reg for inputs, wire for outputs)</li>
<li data-line="2" dir="auto"><strong>DUT instantiation</strong></li>
<li data-line="3" dir="auto"><strong>Clock generation</strong> (if needed)</li>
<li data-line="4" dir="auto"><strong>Stimulus generation</strong></li>
<li data-line="5" dir="auto"><strong>Output monitoring</strong></li>
<li data-line="6" dir="auto"><strong>Simulation control</strong></li>
</ol></div><div class="el-h3"><h3 data-heading="Parameterized Testbench" dir="auto" class="heading" id="Parameterized_Testbench_0">Parameterized Testbench</h3></div><div class="el-p"><p dir="auto"><strong>Reusable testbenches</strong> with parameters:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> generic_testbench #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> DATA_WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">,</span>
    <span class="token keyword">parameter</span> NUM_TESTS <span class="token operator">=</span> <span class="token number">100</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="File-Based Configuration" dir="auto" class="heading" id="File-Based_Configuration_0">File-Based Configuration</h3></div><div class="el-p"><p dir="auto"><strong>External configuration</strong> for flexibility:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Parameter files for test configuration</li>
<li data-line="1" dir="auto">Stimulus files for input patterns</li>
<li data-line="2" dir="auto">Expected result files for checking</li>
</ul></div><div class="el-h2"><h2 data-heading="Best Practices by Approach" dir="auto" class="heading" id="Best_Practices_by_Approach_0">Best Practices by Approach</h2></div><div class="el-h3"><h3 data-heading="For Simple Designs" dir="auto" class="heading" id="For_Simple_Designs_0">For Simple Designs</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Use <strong>direct assignment</strong> methods</li>
<li data-line="1" dir="auto">Include <strong>basic monitoring</strong> with <code>$display</code></li>
<li data-line="2" dir="auto">Focus on <strong>functional coverage</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="For Medium Complexity" dir="auto" class="heading" id="For_Medium_Complexity_0">For Medium Complexity</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Implement <strong>self-checking</strong> mechanisms</li>
<li data-line="1" dir="auto">Use <strong>task-based</strong> stimulus generation</li>
<li data-line="2" dir="auto">Add <strong>coverage collection</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="For Complex Designs" dir="auto" class="heading" id="For_Complex_Designs_0">For Complex Designs</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Adopt <strong>modular architecture</strong></li>
<li data-line="1" dir="auto">Implement <strong>constraint-based</strong> testing</li>
<li data-line="2" dir="auto">Use <strong>advanced SystemVerilog</strong> features</li>
<li data-line="3" dir="auto">Include <strong>assertion-based</strong> verification</li>
</ul></div><div class="el-p"><p dir="auto">Each approach serves different verification needs, from simple educational examples to complex industrial designs. The choice depends on design complexity, verification requirements, and available tools and expertise.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">tbExamples</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 39; transform: translate(-1400px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Timescale_&amp;_Instantiation_0">Timescale &amp; Instantiation</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Best Practices.md" href="verilog/other/best-practices.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Best Practices.md" href="verilog/other/best-practices.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Best Practices.md" href="verilog/other/best-practices.html" target="_self" rel="noopener nofollow"></a>## The `timescale Directive</p></div><div class="el-p"><p dir="auto">The <code>timescale</code> compiler directive is used to specify the time units and precision for delay calculations in Verilog simulations. It follows this syntax:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token constant">`timescale</span> <span class="token operator">&lt;</span>reference_time_unit<span class="token operator">&gt;</span> <span class="token operator">/</span> <span class="token operator">&lt;</span>time_precision<span class="token operator">&gt;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Time Unit and Precision Explained:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Reference time unit</strong>: Specifies the unit of measurement for time delays in the module.</li>
<li data-line="1" dir="auto"><strong>Time precision</strong>: Specifies how delay values are rounded before being used in simulation.</li>
</ul></div><div class="el-p"><p dir="auto">The directive uses a scaling factor calculated as <code>time_unit/time_precision</code>. For example, with <code>timescale 1ns/1ps</code>, this gives a scaling factor of 1000 (since 1 ns = 1000 ps).</p></div><div class="el-p"><p dir="auto"><strong>Valid Time Units:</strong><br>
The time units can be specified using: s (second), ms (millisecond), us (microsecond), ns (nanosecond), ps (picosecond), and fs (femtosecond). Valid multipliers are 1, 10, and 100.</p></div><div class="el-p"><p dir="auto"><strong>Practical Examples:</strong></p></div><div class="el-p"><p dir="auto">With <code>timescale 10ns/1ns</code>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Reference time unit is 10ns, simulation precision is 1ns</li>
<li data-line="1" dir="auto">A delay of <code>#5</code> means 50ns (5 × 10ns)</li>
<li data-line="2" dir="auto">Delays are rounded to the nearest 1ns.</li>
</ul></div><div class="el-p"><p dir="auto">With <code>timescale 1ns/1ps</code>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">A delay of <code>#1</code> means 1ns</li>
<li data-line="1" dir="auto">Values like <code>#1.23456</code> are rounded to the nearest picosecond (1ps precision).</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Important Note:</strong> The time unit must never be smaller than the time precision. For instance, <code>timescale 100ps/10ps</code> is valid, but <code>timescale 10ps/100ps</code> would cause an error.</p></div><div class="el-h2"><h2 data-heading="Module Instantiation Methods" dir="auto" class="heading" id="Module_Instantiation_Methods_0">Module Instantiation Methods</h2></div><div class="el-p"><p dir="auto">When instantiating modules in Verilog, there are two primary connectivity specification methods:</p></div><div class="el-h3"><h3 data-heading="Positional Association" dir="auto" class="heading" id="Positional_Association_0">Positional Association</h3></div><div class="el-p"><p dir="auto">In positional instantiation, module ports are connected using an ordered list that must match the exact order of port declarations in the original module.</p></div><div class="el-p"><p dir="auto"><strong>Syntax:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token operator">&lt;</span>module_name<span class="token operator">&gt;</span> <span class="token operator">&lt;</span>instance_name<span class="token operator">&gt;</span> <span class="token punctuation">(</span>
    <span class="token operator">&lt;</span>signal_name<span class="token operator">&gt;</span><span class="token punctuation">,</span>  <span class="token comment">// connects to first port</span>
    <span class="token operator">&lt;</span>signal_name<span class="token operator">&gt;</span><span class="token punctuation">,</span>  <span class="token comment">// connects to second port</span>
    <span class="token comment">// ... in declaration order</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Advantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Concise syntax</li>
<li data-line="1" dir="auto">Faster to write for simple modules</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Disadvantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Difficult to maintain as designs evolve</li>
<li data-line="1" dir="auto">Error-prone when port order changes</li>
<li data-line="2" dir="auto">Hard to read for modules with many ports</li>
</ul></div><div class="el-h3"><h3 data-heading="Explicit (Named) Association" dir="auto" class="heading" id="Explicit_(Named)_Association_0">Explicit (Named) Association</h3></div><div class="el-p"><p dir="auto">Named instantiation explicitly connects signals to specific port names, allowing arbitrary connection order.</p></div><div class="el-p"><p dir="auto"><strong>Syntax:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token operator">&lt;</span>module_name<span class="token operator">&gt;</span> <span class="token operator">&lt;</span>instance_name<span class="token operator">&gt;</span> <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">port_name</span><span class="token punctuation">(</span><span class="token operator">&lt;</span>signal_name<span class="token operator">&gt;</span><span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">another_port</span><span class="token punctuation">(</span><span class="token operator">&lt;</span>another_signal<span class="token operator">&gt;</span><span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token comment">// ... any order</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Advantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Self-documenting code</li>
<li data-line="1" dir="auto">Order-independent connections</li>
<li data-line="2" dir="auto">Less prone to errors</li>
<li data-line="3" dir="auto">Easier maintenance</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Best Practices:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Use named associations for modules with more than 3 ports</li>
<li data-line="1" dir="auto">Never mix positional and named associations in the same instantiation</li>
<li data-line="2" dir="auto">Named association is considered the better practice for maintainable code.</li>
</ul></div><div class="el-p"><p dir="auto">The choice between these methods significantly impacts code readability and maintainability, with named association being preferred for complex designs.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Timescale &amp; Instantiation</div></div><div class="canvas-node" style="z-index: 40; transform: translate(-1400px, 5600px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="delay_0">delay</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h2"><h2 data-heading="Delay Control in Verilog – Explained Simply" dir="auto" class="heading" id="Delay_Control_in_Verilog_–_Explained_Simply_0">Delay Control in Verilog – Explained Simply</h2></div><div class="el-p"><p dir="auto"><strong>Delay control</strong> in Verilog lets you introduce wait times (delays) into your simulation or code. This helps you model real hardware delays (like gate or wire delays), generate testbenches, and better understand event timings.</p></div><div class="el-h2"><h2 data-heading="Why is Delay Control Useful?" dir="auto" class="heading" id="Why_is_Delay_Control_Useful?_0">Why is Delay Control Useful?</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Simulates real-world hardware delays: All real digital circuits have propagation delays.</li>
<li data-line="1" dir="auto">Helps visualize timing and debug issues: You can see when signals arrive or change.</li>
<li data-line="2" dir="auto">Important for creating valid testbenches and verifying your design’s timing.</li>
</ul></div><div class="el-h2"><h2 data-heading="Types of Delay Control" dir="auto" class="heading" id="Types_of_Delay_Control_0">Types of Delay Control</h2></div><div class="el-p"><p dir="auto">Verilog offers several ways to specify delays (using the <code>#</code> symbol):</p></div><div class="el-h2"><h2 data-heading="1. Regular Delay Control" dir="auto" class="heading" id="1._Regular_Delay_Control_0">1. Regular Delay Control</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Delays the execution of an entire procedural statement.</li>
<li data-line="1" dir="auto">Syntax: <code>#N statement;</code></li>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> = number of time units</li>
</ul></div><div class="el-p"><p dir="auto">Example:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment">// a becomes 1 after 5 time units</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="2. Intra-Assignment Delay Control" dir="auto" class="heading" id="2._Intra-Assignment_Delay_Control_0">2. Intra-Assignment Delay Control</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Delay the assignment, not the statement.</li>
<li data-line="1" dir="auto">The right side (RHS) is evaluated first, assignment happens after delay.</li>
<li data-line="2" dir="auto">Syntax: <code>variable = #N expression;</code></li>
</ul></div><div class="el-p"><p dir="auto">Example:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    b <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">#10</span> a <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// waits 10 units, then assigns a+c to b</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="3. Zero Delay Control" dir="auto" class="heading" id="3._Zero_Delay_Control_0">3. Zero Delay Control</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Forces the assignment to happen at the end of the current simulation cycle.</li>
<li data-line="1" dir="auto">Syntax: <code>$#0 statement;$</code></li>
</ul></div><div class="el-h2"><h2 data-heading="4. Gate Level Delay Specifications" dir="auto" class="heading" id="4._Gate_Level_Delay_Specifications_0">4. Gate Level Delay Specifications</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">You can specify delays directly on primitive gates.</li>
<li data-line="1" dir="auto">Syntax:</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">and</span> #<span class="token punctuation">(</span>delay<span class="token punctuation">)</span> <span class="token function">a1</span><span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment">// Example with different rise/fall/turn-off delays:</span>
<span class="token keyword">and</span> #<span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">,</span><span class="token number">2</span><span class="token punctuation">)</span> <span class="token function">a2</span><span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 3 for rising, 2 for falling edge</span>
<span class="token keyword">bufif0</span> #<span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">,</span><span class="token number">4</span><span class="token punctuation">,</span><span class="token number">5</span><span class="token punctuation">)</span> <span class="token function">b1</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> in<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// rise=3, fall=4, turnoff=5</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">This is often used for gate-level modeling.</li>
</ul></div><div class="el-h2"><h2 data-heading="Delay Control at Each Modeling Level" dir="auto" class="heading" id="Delay_Control_at_Each_Modeling_Level_0">Delay Control at Each Modeling Level</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Modeling Level</th>
<th dir="ltr">How Delay is Used / Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">Gate Level</td>
<td dir="ltr">Gate primitives with delay: <code>and #(4) a1 (out, in1, in2);</code></td>
</tr>
<tr>
<td dir="ltr">Dataflow Level</td>
<td dir="ltr">Delays in assignments: <code>assign #2 y = a &amp; b;</code></td>
</tr>
<tr>
<td dir="ltr">Behavioral Level</td>
<td dir="ltr">Procedural delays in <code>initial</code> or <code>always</code>: <code>#10 x = y + z;</code> or <code>x = #10 y + z;</code></td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Example: AND Gate with Delay in All Modeling Levels" dir="auto" class="heading" id="Example_AND_Gate_with_Delay_in_All_Modeling_Levels_0">Example: AND Gate with Delay in All Modeling Levels</h2></div><div class="el-h3"><h3 data-heading="Gate Level" dir="auto" class="heading" id="Gate_Level_0">Gate Level</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">and_gate_delay</span><span class="token punctuation">(</span><span class="token keyword">output</span> y<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">and</span> #<span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">)</span> g1 <span class="token punctuation">(</span>y<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Output y changes 3 units after input</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Dataflow Level" dir="auto" class="heading" id="Dataflow_Level_0">Dataflow Level</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">and_dataflow_delay</span><span class="token punctuation">(</span><span class="token keyword">output</span> y<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> <span class="token number">#3</span> y <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Output y changes 3 units after a or b changes</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Behavioral Level" dir="auto" class="heading" id="Behavioral_Level_0">Behavioral Level</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">and_behavioral_delay</span><span class="token punctuation">(</span><span class="token keyword">output</span> <span class="token keyword">reg</span> y<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token number">#3</span> y <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Wait 3 units on any change before assignment</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Key Delay Control Keywords (In Simple Language)" dir="auto" class="heading" id="Key_Delay_Control_Keywords_(In_Simple_Language)_0">Key Delay Control Keywords (In Simple Language)</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>$#N$</code>: Wait or delay for <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> time units</li>
<li data-line="1" dir="auto"><code>$#0$</code>: Zero delay; do assignment at the end of simulation step</li>
<li data-line="2" dir="auto"><code>(rise, fall, turn-off)</code>: In gate delays, set timing for different output changes</li>
<li data-line="3" dir="auto"><strong>Min:Typ:Max delays</strong>: You can also specify 3 values (e.g., <code>#(1:2:3)</code>) for minimum, typical, and maximum delay; the simulator picks one</li>
</ul></div><div class="el-h2"><h2 data-heading="When is Delay Control Used?" dir="auto" class="heading" id="When_is_Delay_Control_Used?_0">When is Delay Control Used?</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Testbenches: To generate clocks, pulses, stimulus with specific timings.</li>
<li data-line="1" dir="auto">Gate-level simulation: To mimic actual gate delays.</li>
<li data-line="2" dir="auto">Learning/Visualization: To see effect of asynchrony or glitches.</li>
</ul></div><div class="el-blockquote"><blockquote dir="auto">
<p><strong>Caution:</strong> Delays are mostly used for simulation, not for synthesis. Real hardware tools usually ignore these delays when creating FPGA/ASIC logic.</p>
</blockquote></div><div class="el-h2"><h2 data-heading="Summary Table" dir="auto" class="heading" id="Summary_Table_1">Summary Table</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Delay Type</th>
<th dir="ltr">Syntax</th>
<th dir="ltr">Common Use Cases</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">Regular delay</td>
<td dir="ltr"><code>#N statement;</code></td>
<td dir="ltr">Simulating hardware delay</td>
</tr>
<tr>
<td dir="ltr">Intra-assignment</td>
<td dir="ltr"><code>x = #N y + z;</code></td>
<td dir="ltr">Postponing assignment</td>
</tr>
<tr>
<td dir="ltr">Gate primitive</td>
<td dir="ltr"><code>and #(N) g1(y, a, b);</code></td>
<td dir="ltr">Gate modeling with delays</td>
</tr>
<tr>
<td dir="ltr">Zero delay</td>
<td dir="ltr"><code>#0 statement;</code></td>
<td dir="ltr">End-of-cycle assignment</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto">If you want real-world Verilog testbench code for delay control, or more detailed examples, just ask!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">delay</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 41; transform: translate(-960px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Best_Practices_0">Best Practices</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h2"><h2 data-heading="Hardware Modeling in Verilog Synthesis" dir="auto" class="heading" id="Hardware_Modeling_in_Verilog_Synthesis_0">Hardware Modeling in Verilog Synthesis</h2></div><div class="el-p"><p dir="auto">The hardware realization of Verilog code depends on how variables are declared and assigned, with synthesis tools mapping different constructs to specific hardware elements.</p></div><div class="el-h2"><h2 data-heading="Net vs Register Data Types" dir="auto" class="heading" id="Net_vs_Register_Data_Types_0">Net vs Register Data Types</h2></div><div class="el-p"><p dir="auto"><strong>Net Data Types (wire)</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Always map to physical wires during synthesis.</li>
<li data-line="1" dir="auto">Represent connections between structural entities without storing values.</li>
<li data-line="2" dir="auto">Cannot hold values - their value is derived from what drives them.</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Register Data Types (reg)</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Map to either wires or storage cells depending on assignment context.</li>
<li data-line="1" dir="auto">Can represent both combinational and sequential logic.</li>
<li data-line="2" dir="auto">Despite the name, don't necessarily correspond to physical registers.</li>
</ul></div><div class="el-h2"><h2 data-heading="Code Example Analysis" dir="auto" class="heading" id="Code_Example_Analysis_0">Code Example Analysis</h2></div><div class="el-p"><p dir="auto"><strong>Example 1: Register Maps to Wire</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> reg_maps_to_wire <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">,</span> f1<span class="token punctuation">,</span> f2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span>   A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">output</span>  f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token keyword">wire</span>    A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>     f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token important">always  @</span><span class="token punctuation">(</span>A <span class="token keyword">or</span> B <span class="token keyword">or</span> C<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        f1 <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
        f2 <span class="token operator">=</span> f1 <span class="token operator">^</span> C<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">In this case, both <code>f1</code> and <code>f2</code> are synthesized as wires because:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The always block is purely combinational (sensitive to all inputs)</li>
<li data-line="1" dir="auto">All outputs are defined for every input combination</li>
<li data-line="2" dir="auto">No storage behavior is implied</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Example 2: Mixed Wire and Storage</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> a_problem_case <span class="token punctuation">(</span>A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">,</span> f1<span class="token punctuation">,</span> f2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span>   A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">output</span>  f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token keyword">wire</span>    A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>     f1<span class="token punctuation">,</span> f2<span class="token punctuation">;</span>
    <span class="token important">always  @</span><span class="token punctuation">(</span>A <span class="token keyword">or</span> B <span class="token keyword">or</span> C<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        f2 <span class="token operator">=</span> f1 <span class="token operator">^</span> f2<span class="token punctuation">;</span>  <span class="token comment">// f2 depends on its previous value</span>
        f1 <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>A <span class="token operator">&amp;</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Here the synthesis results differ:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>f1</code> maps to a wire (purely combinational)</li>
<li data-line="1" dir="auto"><code>f2</code> requires a storage cell because it depends on its previous value (<code>f2 = f1 ^ f2</code>)</li>
</ul></div><div class="el-h2"><h2 data-heading="Latch Inference" dir="auto" class="heading" id="Latch_Inference_0">Latch Inference</h2></div><div class="el-p"><p dir="auto"><strong>Incomplete Assignment Problem</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> simple_latch <span class="token punctuation">(</span>data<span class="token punctuation">,</span> load<span class="token punctuation">,</span> d_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span>   data<span class="token punctuation">,</span> load<span class="token punctuation">;</span>
    <span class="token keyword">output</span>  d_out<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>load <span class="token keyword">or</span> data<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>load<span class="token punctuation">)</span>
            t <span class="token operator">=</span> data<span class="token punctuation">;</span>
        d_out <span class="token operator">=</span> <span class="token operator">!</span>t<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This code creates an unintended latch because:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The <code>if</code> statement lacks an <code>else</code> clause</li>
<li data-line="1" dir="auto">Variable <code>t</code> is not assigned when <code>load</code> is high</li>
<li data-line="2" dir="auto">This creates incomplete assignment, forcing synthesis tools to infer a latch to hold the previous value</li>
</ul></div><div class="el-h2"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices_1">Best Practices</h2></div><div class="el-p"><p dir="auto">To avoid unintended hardware generation:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Always include <code>else</code> statements in combinational always blocks</li>
<li data-line="1" dir="auto">Use <code>default</code> cases in case statements</li>
<li data-line="2" dir="auto">Ensure all outputs are assigned under all possible input conditions</li>
<li data-line="3" dir="auto">Remember that latches are only inferred in combinational logic, not in sequential (clocked) processes</li>
</ul></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Best Practices</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 42; transform: translate(-960px, 5600px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="teshbench_0">teshbench</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="tbExamples.md" href="verilog/other/tbexamples.html" target="_self" rel="noopener nofollow"></a># Testbench in Verilog: Complete Guide</p></div><div class="el-p"><p dir="auto">A <strong>Verilog testbench</strong> is a non-synthesizable code module that simulates and tests the functionality of another Verilog module or design. It serves as a virtual testing environment that applies input stimuli to the Design Under Test (DUT) and captures the corresponding output responses to verify that the design behaves correctly.</p></div><div class="el-h2"><h2 data-heading="Purpose and Importance" dir="auto" class="heading" id="Purpose_and_Importance_0">Purpose and Importance</h2></div><div class="el-p"><p dir="auto">Testbenches are essential for <strong>design verification</strong> and help catch design errors early in the development process. They provide a controlled environment to:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generate input signals and drive them to the DUT</li>
<li data-line="1" dir="auto">Monitor and capture output responses</li>
<li data-line="2" dir="auto">Compare actual outputs with expected results</li>
<li data-line="3" dir="auto">Verify logic and timing behavior before hardware implementation</li>
</ul></div><div class="el-h2"><h2 data-heading="Basic Architecture" dir="auto" class="heading" id="Basic_Architecture_0">Basic Architecture</h2></div><div class="el-p"><p dir="auto">A typical testbench consists of three main components:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Stimulus Generator</strong> - Creates input signals for the DUT</li>
<li data-line="1" dir="auto"><strong>Design Under Test (DUT)</strong> - The module being tested</li>
<li data-line="2" dir="auto"><strong>Output Checker</strong> - Verifies the correctness of outputs (optional for simple testbenches)</li>
</ol></div><div class="el-p"><p dir="auto">The testbench acts as a wrapper around the DUT, providing all necessary signals and control logic for simulation.</p></div><div class="el-h2"><h2 data-heading="Key Components of a Verilog Testbench" dir="auto" class="heading" id="Key_Components_of_a_Verilog_Testbench_0">Key Components of a Verilog Testbench</h2></div><div class="el-h3"><h3 data-heading="1. Module Declaration" dir="auto" class="heading" id="1._Module_Declaration_0">1. Module Declaration</h3></div><div class="el-p"><p dir="auto">Unlike regular Verilog modules, a testbench has <strong>no input/output ports</strong> since it's completely self-contained.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">testbench_name</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Testbench code goes here</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Signal Declarations" dir="auto" class="heading" id="2._Signal_Declarations_0">2. Signal Declarations</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Input signals</strong> to DUT are declared as <code>reg</code> type (can hold values and be assigned in procedural blocks)</li>
<li data-line="1" dir="auto"><strong>Output signals</strong> from DUT are declared as <code>wire</code> type (driven by the DUT)</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span> <span class="token comment">// Inputs to DUT</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span> <span class="token comment">// Output from DUT</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. DUT Instantiation" dir="auto" class="heading" id="3._DUT_Instantiation_0">3. DUT Instantiation</h3></div><div class="el-p"><p dir="auto">The design being tested is instantiated within the testbench.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">adder uut <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="4. Stimulus Generation" dir="auto" class="heading" id="4._Stimulus_Generation_0">4. Stimulus Generation</h3></div><div class="el-p"><p dir="auto">Test inputs are typically generated using <code>initial</code> blocks that execute at simulation start.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'b0001</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b0010</span><span class="token punctuation">;</span>
    <span class="token number">#10</span><span class="token punctuation">;</span>
    a <span class="token operator">=</span> <span class="token number">4'b0100</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b0011</span><span class="token punctuation">;</span>
    <span class="token number">#10</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="5. Clock and Reset Generation" dir="auto" class="heading" id="5._Clock_and_Reset_Generation_0">5. Clock and Reset Generation</h3></div><div class="el-p"><p dir="auto">For sequential circuits, clock and reset signals are generated using <code>initial</code> blocks with <code>forever</code> loops.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Generate clock</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#1</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span> <span class="token comment">// Toggle every 1ns (500MHz)</span>
<span class="token keyword">end</span>

<span class="token comment">// Generate reset</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    reset <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> reset <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Verilog System Tasks" dir="auto" class="heading" id="Verilog_System_Tasks_0">Verilog System Tasks</h2></div><div class="el-p"><p dir="auto">Testbenches utilize several built-in <strong>system tasks</strong> (identified by the <code>$</code> symbol) for simulation control and monitoring:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>$display</code></strong> - Prints formatted output once when executed</li>
<li data-line="1" dir="auto"><strong><code>$monitor</code></strong> - Continuously monitors and prints signal changes</li>
<li data-line="2" dir="auto"><strong><code>$time</code></strong> - Returns current simulation time</li>
<li data-line="3" dir="auto"><strong><code>$finish</code></strong> - Terminates simulation</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"At time %0t: a = %b, b = %b, sum = %b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Complete Testbench Example" dir="auto" class="heading" id="Complete_Testbench_Example_0">Complete Testbench Example</h2></div><div class="el-p"><p dir="auto">Here's a complete testbench for a 4-bit adder.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
    <span class="token comment">// Inputs to the module under test</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span>

    <span class="token comment">// Instantiate the adder module</span>
    adder uut <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token comment">// Stimulus generation</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        a <span class="token operator">=</span> <span class="token number">4'b0001</span><span class="token punctuation">;</span>
        b <span class="token operator">=</span> <span class="token number">4'b0010</span><span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token number">4'b0100</span><span class="token punctuation">;</span>
        b <span class="token operator">=</span> <span class="token number">4'b0011</span><span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token number">4'b1111</span><span class="token punctuation">;</span>
        b <span class="token operator">=</span> <span class="token number">4'b0001</span><span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token comment">// Monitor output</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"At time %0t: a = %b, b = %b, sum = %b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices_2">Best Practices</h2></div><div class="el-h3"><h3 data-heading="Naming Conventions" dir="auto" class="heading" id="Naming_Conventions_0">Naming Conventions</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Keep testbench names similar to the DUT name, typically appending <code>_tb</code> or <code>_test</code></li>
<li data-line="1" dir="auto">Use meaningful signal names that clearly indicate their purpose</li>
</ul></div><div class="el-h3"><h3 data-heading="Timescale Specification" dir="auto" class="heading" id="Timescale_Specification_0">Timescale Specification</h3></div><div class="el-p"><p dir="auto">Define the simulation timescale using the <code>'timescale</code> directive.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ps <span class="token comment">// 1ns time unit, 1ps precision</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Comprehensive Testing" dir="auto" class="heading" id="Comprehensive_Testing_0">Comprehensive Testing</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Test all possible input combinations for small designs</li>
<li data-line="1" dir="auto">Use systematic approaches for larger designs</li>
<li data-line="2" dir="auto">Include <strong>edge cases</strong> and <strong>corner cases</strong></li>
<li data-line="3" dir="auto">Test both <strong>functional behavior</strong> and <strong>timing constraints</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="Simulation Control" dir="auto" class="heading" id="Simulation_Control_0">Simulation Control</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Use appropriate delays (<code>#delay</code>) between input changes</li>
<li data-line="1" dir="auto">Include <code>$finish</code> to properly terminate simulation</li>
<li data-line="2" dir="auto">Consider using <code>$stop</code> for interactive debugging</li>
</ul></div><div class="el-h2"><h2 data-heading="Types of Testbenches" dir="auto" class="heading" id="Types_of_Testbenches_0">Types of Testbenches</h2></div><div class="el-h3"><h3 data-heading="Simple Testbenches" dir="auto" class="heading" id="Simple_Testbenches_0">Simple Testbenches</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Manual stimulus generation</li>
<li data-line="1" dir="auto">Visual verification using waveform viewers</li>
<li data-line="2" dir="auto">Suitable for small designs and educational purposes</li>
</ul></div><div class="el-h3"><h3 data-heading="Advanced Testbenches" dir="auto" class="heading" id="Advanced_Testbenches_0">Advanced Testbenches</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Automated stimulus generation</li>
<li data-line="1" dir="auto">Self-checking with expected vs. actual comparisons</li>
<li data-line="2" dir="auto">Coverage-driven verification</li>
<li data-line="3" dir="auto">Constrained random testing</li>
</ul></div><div class="el-p"><p dir="auto">Testbenches are fundamental to the <strong>digital design verification process</strong>, ensuring that Verilog designs function correctly before hardware implementation. They provide a cost-effective way to identify and fix design issues early in the development cycle.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">teshbench</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 43; transform: translate(-520px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="clockPlay_0">clockPlay</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Interesting Clock-Based Computation Techniques in VLSI" dir="auto" class="heading" id="Interesting_Clock-Based_Computation_Techniques_in_VLSI_0">Interesting Clock-Based Computation Techniques in VLSI</h1></div><div class="el-p"><p dir="auto">As a teacher in VLSI and Verilog, let me share some fascinating techniques beyond the basic dual-edge approach. These methods show how creative timing strategies can dramatically improve circuit performance.</p></div><div class="el-h2"><h2 data-heading="The Core Concept: Beyond Single Clock Edge" dir="auto" class="heading" id="The_Core_Concept_Beyond_Single_Clock_Edge_0">The Core Concept: Beyond Single Clock Edge</h2></div><div class="el-p"><p dir="auto">You correctly identified <strong>dual-edge triggered circuits</strong>, using both rising and falling clock edges for computation. This doubles throughput without increasing clock frequency.  But let's explore other exciting techniques!</p></div><div class="el-h2"><h2 data-heading="Advanced Clocking Techniques" dir="auto" class="heading" id="Advanced_Clocking_Techniques_0">Advanced Clocking Techniques</h2></div><div class="el-h3"><h3 data-heading="1. Multi-Phase Clocking Systems" dir="auto" class="heading" id="1._Multi-Phase_Clocking_Systems_0">1. Multi-Phase Clocking Systems</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Instead of one clock, use multiple clock signals with carefully controlled timing relationships.</p></div><div class="el-p"><p dir="auto">How it works:  Think of it like a relay race—each phase hands off to the next at precisely the right moment.</p></div><div class="el-p"><p dir="auto">Example Applications:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Harmonic cancellation</strong> in RF circuits</li>
<li data-line="1" dir="auto"><strong>High-performance pipeline</strong> designs</li>
<li data-line="2" dir="auto"><strong>Clock distribution</strong> networks</li>
</ul></div><div class="el-h3"><h3 data-heading="2. Wave Pipelining" dir="auto" class="heading" id="2._Wave_Pipelining_0">2. Wave Pipelining</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Multiple "waves" of computation flow through the same logic without intermediate storage elements.</p></div><div class="el-p"><p dir="auto">How it works: Like multiple cars on a highway—they don't need traffic lights if they're properly spaced.</p></div><div class="el-p"><p dir="auto">Key Advantage: Higher operating frequency without adding registers.</p></div><div class="el-h3"><h3 data-heading="3. Time Borrowing with Latches" dir="auto" class="heading" id="3._Time_Borrowing_with_Latches_0">3. Time Borrowing with Latches</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Latches can "steal" time from the next cycle when they need more time to complete computation.</p></div><div class="el-p"><p dir="auto">How it works: Unlike flip-flops that capture data at a specific moment, latches are transparent for an entire clock phase, allowing flexible timing.</p></div><div class="el-p"><p dir="auto">Benefits:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Automatic timing optimization</li>
<li data-line="1" dir="auto">Better tolerance to clock skew</li>
<li data-line="2" dir="auto">No need to modify clock frequency</li>
</ul></div><div class="el-h3"><h3 data-heading="4. Pulse-Triggered Flip-Flops" dir="auto" class="heading" id="4._Pulse-Triggered_Flip-Flops_0">4. Pulse-Triggered Flip-Flops</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Creates a very short "window" during which data can be captured, enabling negative setup times.</p></div><div class="el-p"><p dir="auto">How it works: Generates narrow pulses that allow time borrowing across cycle boundaries.</p></div><div class="el-p"><p dir="auto">Advantages:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Fastest known flip-flop structures</li>
<li data-line="1" dir="auto">Time borrowing capability</li>
<li data-line="2" dir="auto">Reduced sensitivity to clock skew</li>
</ul></div><div class="el-h3"><h3 data-heading="5. Time-Multiplexed Processing" dir="auto" class="heading" id="5._Time-Multiplexed_Processing_0">5. Time-Multiplexed Processing</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Process multiple independent data streams on the same hardware by interleaving them in time.</p></div><div class="el-p"><p dir="auto">How it works: Like a chef cooking multiple dishes using the same stove—switching between tasks efficiently.</p></div><div class="el-p"><p dir="auto">Applications:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>DSP processors</strong> handling multiple channels</li>
<li data-line="1" dir="auto"><strong>FPGA optimization</strong> for area reduction</li>
<li data-line="2" dir="auto"><strong>Resource sharing</strong> in complex systems</li>
</ul></div><div class="el-h2"><h2 data-heading="Power-Efficient Techniques" dir="auto" class="heading" id="Power-Efficient_Techniques_0">Power-Efficient Techniques</h2></div><div class="el-h3"><h3 data-heading="6. Clock Gating" dir="auto" class="heading" id="6._Clock_Gating_0">6. Clock Gating</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Turn off the clock to circuit parts that aren't actively working.</p></div><div class="el-p"><p dir="auto">Power Savings: Can achieve 30%+ power reduction.</p></div><div class="el-p"><p dir="auto">Implementation: Use control logic to enable/disable clock signals dynamically.</p></div><div class="el-h3"><h3 data-heading="7. Integrated Clock Gating (ICG) Cells" dir="auto" class="heading" id="7._Integrated_Clock_Gating_(ICG)_Cells_0">7. Integrated Clock Gating (ICG) Cells</h3></div><div class="el-p"><p dir="auto">Advanced Concept: Specialized cells that provide glitch-free clock gating.</p></div><div class="el-p"><p dir="auto">Why Important: Prevents timing violations while saving power.</p></div><div class="el-h2"><h2 data-heading="Advanced Logic Families" dir="auto" class="heading" id="Advanced_Logic_Families_0">Advanced Logic Families</h2></div><div class="el-h3"><h3 data-heading="8. NORA CMOS Logic (NP-Domino)" dir="auto" class="heading" id="8._NORA_CMOS_Logic_(NP-Domino)_0">8. NORA CMOS Logic (NP-Domino)</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Alternates between NMOS and PMOS logic stages with complementary clocks.</p></div><div class="el-p"><p dir="auto">Key Features:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Race-free operation</strong> regardless of clock overlap</li>
<li data-line="1" dir="auto"><strong>Logic inversion capability</strong> (unlike regular Domino logic)</li>
<li data-line="2" dir="auto"><strong>High logic flexibility</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="9. Skew-Tolerant Design" dir="auto" class="heading" id="9._Skew-Tolerant_Design_0">9. Skew-Tolerant Design</h3></div><div class="el-p"><p dir="auto">Simple Explanation: Design circuits that work correctly even with significant clock timing variations.</p></div><div class="el-p"><p dir="auto">Approach: Use transparent latches and overlapping clock phases to hide timing uncertainties.</p></div><div class="el-p"><p dir="auto">Benefits: Enables larger chip designs with relaxed timing constraints.</p></div><div class="el-h2"><h2 data-heading="Verilog Implementation Examples" dir="auto" class="heading" id="Verilog_Implementation_Examples_0">Verilog Implementation Examples</h2></div><div class="el-h3"><h3 data-heading="Basic Dual-Edge Flip-Flop:" dir="auto" class="heading" id="Basic_Dual-Edge_Flip-Flop_0">Basic Dual-Edge Flip-Flop:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Gate Level - Not synthesizable but educational</span>
<span class="token keyword">module</span> <span class="token function">dual_edge_ff</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q_pos<span class="token punctuation">,</span> q_neg<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> q_pos <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> q_pos <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">negedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> q_neg <span class="token operator">&lt;=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> q_neg <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span>
        q <span class="token operator">=</span> clk <span class="token operator">?</span> q_pos <span class="token punctuation">:</span> q_neg<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Clock Gating Implementation:" dir="auto" class="heading" id="Clock_Gating_Implementation_0">Clock Gating Implementation:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Dataflow Level</span>
<span class="token keyword">module</span> <span class="token function">clock_gated_register</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> enable<span class="token punctuation">,</span> rst_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_out
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> gated_clk<span class="token punctuation">;</span>
    
    <span class="token comment">// Safe clock gating</span>
    <span class="token keyword">assign</span> gated_clk <span class="token operator">=</span> clk <span class="token operator">&amp;</span> enable<span class="token punctuation">;</span>
    
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> gated_clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_n<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span>
            data_out <span class="token operator">&lt;=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            data_out <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Time Borrowing Latch:" dir="auto" class="heading" id="Time_Borrowing_Latch_0">Time Borrowing Latch:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Behavioral Level</span>
<span class="token keyword">module</span> <span class="token function">time_borrowing_latch</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> enable<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Transparent when enable is high</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>d <span class="token keyword">or</span> enable<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span>
            q <span class="token operator">=</span> d<span class="token punctuation">;</span>  <span class="token comment">// Transparent operation</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Design Considerations" dir="auto" class="heading" id="Practical_Design_Considerations_0">Practical Design Considerations</h2></div><div class="el-h3"><h3 data-heading="Trade-offs to Remember:" dir="auto" class="heading" id="Trade-offs_to_Remember_0">Trade-offs to Remember:</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Dual-edge circuits</strong> need a perfect 50% duty cycle.</li>
<li data-line="1" dir="auto"><strong>Multi-phase clocking</strong> requires complex clock generation.</li>
<li data-line="2" dir="auto"><strong>Wave pipelining</strong> needs precise delay matching.</li>
<li data-line="3" dir="auto"><strong>Time borrowing</strong> can create hold time violations.</li>
<li data-line="4" dir="auto"><strong>Clock gating</strong> adds control logic overhead.</li>
</ol></div><div class="el-h3"><h3 data-heading="When to Use Each Technique:" dir="auto" class="heading" id="When_to_Use_Each_Technique_0">When to Use Each Technique:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">High-speed designs: Dual-edge, pulse-triggered</li>
<li data-line="1" dir="auto">Power-conscious designs: Clock gating, time-multiplexing</li>
<li data-line="2" dir="auto">Large chips: Skew-tolerant, multi-phase</li>
<li data-line="3" dir="auto">Resource-limited: Wave pipelining, time-multiplexing</li>
</ul></div><div class="el-h2"><h2 data-heading="Future Trends" dir="auto" class="heading" id="Future_Trends_0">Future Trends</h2></div><div class="el-p"><p dir="auto">Modern VLSI is moving toward:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Adaptive clocking</strong> systems that adjust to conditions</li>
<li data-line="1" dir="auto"><strong>Near-threshold voltage</strong> operation with specialized flip-flops</li>
<li data-line="2" dir="auto"><strong>Asynchronous islands</strong> in mostly synchronous designs</li>
<li data-line="3" dir="auto"><strong>AI-assisted</strong> timing optimization</li>
</ul></div><div class="el-p"><p dir="auto">These techniques showcase how creative clock management can dramatically improve performance, power efficiency, and design flexibility in VLSI systems. Each offers unique advantages for specific applications, demonstrating that there's much more to timing design than simple edge-triggered flip-flops!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">clockPlay</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 49; transform: translate(-520px, 5600px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="systemTask&amp;Dump_0">systemTask&amp;Dump</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Verilog System Tasks and Dump: Complete Guide" dir="auto" class="heading" id="Verilog_System_Tasks_and_Dump_Complete_Guide_0">Verilog System Tasks and Dump: Complete Guide</h1></div><div class="el-p"><p dir="auto"><strong>Verilog system tasks</strong> are built-in functions that perform specific operations during simulation, debugging, and testing. They are identified by the <code>$</code> symbol and provide essential functionality for design verification and analysis.</p></div><div class="el-h2"><h2 data-heading="Categories of System Tasks" dir="auto" class="heading" id="Categories_of_System_Tasks_0">Categories of System Tasks</h2></div><div class="el-h3"><h3 data-heading="Display and Monitoring Tasks" dir="auto" class="heading" id="Display_and_Monitoring_Tasks_0">Display and Monitoring Tasks</h3></div><div class="el-p"><p dir="auto"><strong>Display Tasks</strong> are used to output information during simulation.</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>$display</code></strong> - Prints messages immediately when called, appending a newline</li>
<li data-line="1" dir="auto"><strong><code>$write</code></strong> - Prints messages without appending a newline</li>
<li data-line="2" dir="auto"><strong><code>$monitor</code></strong> - Continuously monitors variables and prints when they change</li>
<li data-line="3" dir="auto"><strong><code>$strobe</code></strong> - Displays values at the end of the current time slot</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Format Specifiers</strong> for display tasks:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>%d</code> or <code>%D</code> - Decimal format</li>
<li data-line="1" dir="auto"><code>%b</code> or <code>%B</code> - Binary format</li>
<li data-line="2" dir="auto"><code>%h</code> or <code>%H</code> - Hexadecimal format</li>
<li data-line="3" dir="auto"><code>%o</code> or <code>%O</code> - Octal format</li>
<li data-line="4" dir="auto"><code>%c</code> or <code>%C</code> - ASCII character</li>
<li data-line="5" dir="auto"><code>%s</code> or <code>%S</code> - String format</li>
<li data-line="6" dir="auto"><code>%t</code> or <code>%T</code> - Current simulation time</li>
<li data-line="7" dir="auto"><code>%f</code> or <code>%F</code> - Real numbers in decimal</li>
<li data-line="8" dir="auto"><code>%e</code> or <code>%E</code> - Scientific notation</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Monitor Control Tasks</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>$monitoron</code></strong> - Enables monitoring during simulation</li>
<li data-line="1" dir="auto"><strong><code>$monitoroff</code></strong> - Disables monitoring during simulation</li>
</ul></div><div class="el-h2"><h2 data-heading="Simulation Control Tasks" dir="auto" class="heading" id="Simulation_Control_Tasks_0">Simulation Control Tasks</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>$finish</code></strong> - Terminates the simulation completely</li>
<li data-line="1" dir="auto"><strong><code>$stop</code></strong> - Suspends simulation and enters interactive mode for debugging</li>
<li data-line="2" dir="auto"><strong><code>$time</code></strong> - Returns current simulation time as a <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit integer</li>
</ul></div><div class="el-h2"><h2 data-heading="Random Number Generation" dir="auto" class="heading" id="Random_Number_Generation_0">Random Number Generation</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>$random</code></strong> - Returns a <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit signed random integer</li>
</ul></div><div class="el-h2"><h2 data-heading="Dump System Tasks and VCD Files" dir="auto" class="heading" id="Dump_System_Tasks_and_VCD_Files_0">Dump System Tasks and VCD Files</h2></div><div class="el-p"><p dir="auto"><strong>Value Change Dump (VCD)</strong> files store information about signal value changes during simulation. These ASCII-based files are essential for waveform analysis and debugging.</p></div><div class="el-h3"><h3 data-heading="Core Dump Tasks" dir="auto" class="heading" id="Core_Dump_Tasks_0">Core Dump Tasks</h3></div><div class="el-p"><p dir="auto"><strong><code>$dumpfile</code></strong> - Specifies the VCD filename</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"simulation.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Creates simulation.vcd file</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If no filename is specified, default name is "verilog.dump"</li>
<li data-line="1" dir="auto">Only one <code>$dumpfile</code> statement allowed per simulation</li>
<li data-line="2" dir="auto">Must be declared before <code>$dumpvars</code> or other dump tasks</li>
</ul></div><div class="el-p"><p dir="auto"><strong><code>$dumpvars</code></strong> - Specifies which variables to dump</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpvars</span><span class="token punctuation">;</span> <span class="token comment">// Dump ALL variables</span>
<span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> testbench<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Dump all variables in testbench and below</span>
<span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">,</span> testbench<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Dump only testbench variables (not sub-modules)</span>
<span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">,</span> testbench<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Dump testbench and one level below</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Syntax</strong>: <code>$dumpvars(&lt;levels&gt;, &lt;module_or_variable&gt;*)</code></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Level 0</strong>: Dumps all variables in specified modules and all sub-modules</li>
<li data-line="1" dir="auto"><strong>Level 1</strong>: Dumps only variables in specified modules</li>
<li data-line="2" dir="auto"><strong>Level 2+</strong>: Dumps specified modules and N levels below</li>
</ul></div><div class="el-h3"><h3 data-heading="Dump Control Tasks" dir="auto" class="heading" id="Dump_Control_Tasks_0">Dump Control Tasks</h3></div><div class="el-p"><p dir="auto"><strong><code>$dumpon</code></strong> - Resumes recording value changes</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpon</span><span class="token punctuation">;</span> <span class="token comment">// Start/resume dumping</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong><code>$dumpoff</code></strong> - Stops recording value changes</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpoff</span><span class="token punctuation">;</span> <span class="token comment">// Stop dumping (variables show as 'x')</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong><code>$dumpall</code></strong> - Forces current values of all monitored variables to be written</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpall</span><span class="token punctuation">;</span> <span class="token comment">// Write current state to VCD file</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Dump Management Tasks" dir="auto" class="heading" id="Dump_Management_Tasks_0">Dump Management Tasks</h3></div><div class="el-p"><p dir="auto"><strong><code>$dumplimit</code></strong> - Sets maximum VCD file size</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumplimit</span><span class="token punctuation">(</span><span class="token number">1000000</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Limit file to 1MB</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong><code>$dumpflush</code></strong> - Forces buffer contents to be written to file</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpflush</span><span class="token punctuation">;</span> <span class="token comment">// Ensure all data is written</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Complete Dump Example" dir="auto" class="heading" id="Complete_Dump_Example_0">Complete Dump Example</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> clk<span class="token punctuation">,</span> reset<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> output_signal<span class="token punctuation">;</span>

  <span class="token comment">// DUT instantiation</span>
  my_design uut <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset</span><span class="token punctuation">(</span>reset<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data</span><span class="token punctuation">(</span>data<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">output_signal</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">)</span>
  <span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token comment">// Dump configuration</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"simulation.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Specify VCD filename</span>
    <span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> testbench<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Dump all signals</span>
    <span class="token kernel-function property">$dumplimit</span><span class="token punctuation">(</span><span class="token number">10000000</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 10MB limit</span>

    <span class="token comment">// Test sequence</span>
    reset <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    data <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> reset <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token comment">// Dump only critical section</span>
    <span class="token number">#100</span> <span class="token kernel-function property">$dumpoff</span><span class="token punctuation">;</span> <span class="token comment">// Stop dumping</span>
    <span class="token number">#500</span> <span class="token kernel-function property">$dumpon</span><span class="token punctuation">;</span> <span class="token comment">// Resume dumping</span>
    <span class="token number">#200</span> <span class="token kernel-function property">$dumpall</span><span class="token punctuation">;</span> <span class="token comment">// Capture current state</span>
    <span class="token number">#50</span> <span class="token kernel-function property">$dumpflush</span><span class="token punctuation">;</span> <span class="token comment">// Ensure data written</span>
    <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>

  <span class="token comment">// Clock generation</span>
  <span class="token important">always</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Usage Guidelines" dir="auto" class="heading" id="Practical_Usage_Guidelines_0">Practical Usage Guidelines</h2></div><div class="el-h3"><h3 data-heading="Selective Dumping" dir="auto" class="heading" id="Selective_Dumping_0">Selective Dumping</h3></div><div class="el-p"><p dir="auto">Use <code>$dumpoff</code> and <code>$dumpon</code> for <strong>large simulations</strong> where you only need specific time periods.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
  <span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"test.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> top<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token number">#100</span> <span class="token kernel-function property">$dumpoff</span><span class="token punctuation">;</span> <span class="token comment">// Stop after 100 time units</span>
  <span class="token number">#5000</span> <span class="token kernel-function property">$dumpon</span><span class="token punctuation">;</span> <span class="token comment">// Resume at time 5100</span>
  <span class="token number">#200</span> <span class="token kernel-function property">$dumpoff</span><span class="token punctuation">;</span> <span class="token comment">// Stop at time 5300</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Hierarchical Dumping" dir="auto" class="heading" id="Hierarchical_Dumping_0">Hierarchical Dumping</h3></div><div class="el-p"><p dir="auto">Control dump scope using level parameters.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">,</span> cpu<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Only CPU module signals</span>
<span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> cpu<span class="token punctuation">,</span> memory<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// CPU + memory and all sub-modules</span>
<span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">,</span> processor<span class="token punctuation">.</span>alu<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// ALU and 2 levels below</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="System Task Placement" dir="auto" class="heading" id="System_Task_Placement_0">System Task Placement</h3></div><div class="el-p"><p dir="auto"><strong>Important</strong>: Dump system tasks must be placed inside <code>initial</code> blocks.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Correct usage</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
  <span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"test.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> testbench<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>

<span class="token comment">// Incorrect - will cause compilation errors</span>
<span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"test.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Outside initial block</span>
<span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> testbench<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices_3">Best Practices</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>File Management</strong>: Use descriptive VCD filenames and set appropriate size limits to prevent huge files</li>
<li data-line="1" dir="auto"><strong>Selective Monitoring</strong>: Dump only necessary signals for large designs to reduce file size and simulation time</li>
<li data-line="2" dir="auto"><strong>Time Control</strong>: Use <code>$dumpoff</code>/<code>$dumpon</code> to capture only relevant simulation periods</li>
<li data-line="3" dir="auto"><strong>Buffer Management</strong>: Call <code>$dumpflush</code> before <code>$finish</code> to ensure all data is written</li>
<li data-line="4" dir="auto"><strong>Hierarchy Planning</strong>: Choose appropriate dump levels based on debugging needs</li>
</ol></div><div class="el-p"><p dir="auto">System tasks and dump functionality are fundamental for <strong>Verilog simulation and debugging</strong>, providing comprehensive visibility into design behavior and enabling effective verification workflows.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">systemTask&amp;Dump</div></div><div class="canvas-node" style="z-index: 2; transform: translate(-4120px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="conditionDepp_0">conditionDepp</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Verilog Latch Inference: Understanding and Avoiding Unwanted Sequential Logic" dir="auto" class="heading" id="Verilog_Latch_Inference_Understanding_and_Avoiding_Unwanted_Sequential_Logic_0">Verilog Latch Inference: Understanding and Avoiding Unwanted Sequential Logic</h1></div><div class="el-h2"><h2 data-heading="The Fundamental Problem" dir="auto" class="heading" id="The_Fundamental_Problem_0">The Fundamental Problem</h2></div><div class="el-p"><p dir="auto">In Verilog design, <strong>incomplete case statements</strong> and <strong>partial signal assignments</strong> in combinational <code>always</code> blocks lead to one of the most common and problematic synthesis issues: <strong>unwanted latch inference</strong>. When a variable is not assigned a value in all possible execution paths, the synthesizer automatically infers a latch to maintain the previous state, transforming what should be pure combinational logic into sequential logic.</p></div><div class="el-h2"><h2 data-heading="Case Study: Incomplete State Machine" dir="auto" class="heading" id="Case_Study_Incomplete_State_Machine_0">Case Study: Incomplete State Machine</h2></div><div class="el-h3"><h3 data-heading="Truth Table Analysis" dir="auto" class="heading" id="Truth_Table_Analysis_0">Truth Table Analysis</h3></div><div class="el-p"><p dir="auto">Consider a state-to-flag mapping system where:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>curr_state = 0</code> → <code>flag = 2</code></li>
<li data-line="1" dir="auto"><code>curr_state = 1</code> → <code>flag = 2</code></li>
<li data-line="2" dir="auto"><code>curr_state = 2</code> → <code>flag = ?</code> (undefined)</li>
<li data-line="3" dir="auto"><code>curr_state = 3</code> → <code>flag = 0</code></li>
</ul></div><div class="el-p"><p dir="auto">The critical issue occurs when <code>curr_state = 2</code> - since no explicit assignment is made, the flag will <strong>retain its previous value</strong>, creating unintended memory behavior.</p></div><div class="el-h3"><h3 data-heading="Problematic Verilog Implementation" dir="auto" class="heading" id="Problematic_Verilog_Implementation_0">Problematic Verilog Implementation</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> incomp_state_spec <span class="token punctuation">(</span>curr_state<span class="token punctuation">,</span> flag<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> curr_state<span class="token punctuation">;</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> flag<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
        <span class="token number">0</span><span class="token punctuation">,</span><span class="token number">1</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
        <span class="token number">3</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Critical Flaw</strong>: The case statement omits <code>curr_state = 2</code>, leaving the <code>flag</code> variable unassigned for this input condition.</p></div><div class="el-h2"><h2 data-heading="Hardware Consequences of Latch Inference" dir="auto" class="heading" id="Hardware_Consequences_of_Latch_Inference_0">Hardware Consequences of Latch Inference</h2></div><div class="el-p"><p dir="auto">When synthesis tools encounter incomplete assignments, they create several problematic outcomes:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Unwanted sequential behavior</strong> in combinational logic circuits</li>
<li data-line="1" dir="auto"><strong>Timing issues</strong> and potential race conditions</li>
<li data-line="2" dir="auto"><strong>Additional storage elements</strong> consuming silicon area and power</li>
<li data-line="3" dir="auto"><strong>Simulation vs. synthesis mismatches</strong> that can hide bugs during verification</li>
<li data-line="4" dir="auto"><strong>Unpredictable behavior</strong> during power-up and reset conditions</li>
</ul></div><div class="el-h2"><h2 data-heading="The Complete Assignment Solution" dir="auto" class="heading" id="The_Complete_Assignment_Solution_0">The Complete Assignment Solution</h2></div><div class="el-h3"><h3 data-heading="Corrected Truth Table" dir="auto" class="heading" id="Corrected_Truth_Table_0">Corrected Truth Table</h3></div><div class="el-p"><p dir="auto">The proper implementation ensures all states are explicitly defined:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>curr_state = 0</code> → <code>flag = 2</code></li>
<li data-line="1" dir="auto"><code>curr_state = 1</code> → <code>flag = 2</code></li>
<li data-line="2" dir="auto"><code>curr_state = 2</code> → <code>flag = 0</code> (now explicitly defined)</li>
<li data-line="3" dir="auto"><code>curr_state = 3</code> → <code>flag = 0</code></li>
</ul></div><div class="el-h3"><h3 data-heading="Fixed Verilog Code" dir="auto" class="heading" id="Fixed_Verilog_Code_0">Fixed Verilog Code</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> incomp_state_spec <span class="token punctuation">(</span>curr_state<span class="token punctuation">,</span> flag<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> curr_state<span class="token punctuation">;</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> flag<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
<span class="token keyword">begin</span>
    flag <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// Default assignment prevents latch inference</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>curr_state<span class="token punctuation">)</span>
        <span class="token number">0</span><span class="token punctuation">,</span><span class="token number">1</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
        <span class="token number">3</span> <span class="token punctuation">:</span> flag <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Examples: Visual Circuit Comparison" dir="auto" class="heading" id="Practical_Examples_Visual_Circuit_Comparison_0">Practical Examples: Visual Circuit Comparison</h2></div><div class="el-h3"><h3 data-heading="Example 1: Incomplete Assignment Creates Latch" dir="auto" class="heading" id="Example_1_Incomplete_Assignment_Creates_Latch_0">Example 1: Incomplete Assignment Creates Latch</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span> f<span class="token punctuation">)</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>a<span class="token operator">==</span><span class="token number">1</span><span class="token punctuation">)</span> f <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Problems</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Only defines behavior when <code>a==1</code>: <code>f = b &amp; c</code></li>
<li data-line="1" dir="auto">When <code>a==0</code>: The value of <code>f</code> is unspecified</li>
<li data-line="2" dir="auto"><strong>Result</strong>: Synthesizer infers a latch to hold the previous value</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Circuit Implementation</strong>: The resulting hardware includes an AND gate for <code>b &amp; c</code> and a latch with enable signal connected to input <code>a</code>. When <code>a==0</code>, the latch retains the previous value of <code>f</code>.</p></div><div class="el-h3"><h3 data-heading="Example 2: Complete Assignment Avoids Latch" dir="auto" class="heading" id="Example_2_Complete_Assignment_Avoids_Latch_0">Example 2: Complete Assignment Avoids Latch</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span> f<span class="token punctuation">)</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    f <span class="token operator">=</span> c<span class="token punctuation">;</span> <span class="token comment">// Default assignment covers a==0</span>
    <span class="token keyword">case</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>a<span class="token operator">==</span><span class="token number">1</span><span class="token punctuation">)</span> f <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Solutions</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Default assignment</strong>: <code>f = c</code> covers the <code>a==0</code> case</li>
<li data-line="1" dir="auto"><strong>Conditional override</strong>: When <code>a==1</code>, <code>f = b &amp; c</code></li>
<li data-line="2" dir="auto"><strong>Complete specification</strong>: All input combinations are handled</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Circuit Implementation</strong>: The resulting hardware shows pure combinational logic with a multiplexer, where input <code>a</code> acts as the select signal. No latch is required since all cases are explicitly defined.</p></div><div class="el-h2"><h2 data-heading="Designer Responsibility and Synthesis Tool Behavior" dir="auto" class="heading" id="Designer_Responsibility_and_Synthesis_Tool_Behavior_0">Designer Responsibility and Synthesis Tool Behavior</h2></div><div class="el-h3"><h3 data-heading="Synthesis Tool Response" dir="auto" class="heading" id="Synthesis_Tool_Response_0">Synthesis Tool Response</h3></div><div class="el-p"><p dir="auto">When a <strong>case statement is incompletely decoded</strong>, synthesis tools automatically infer a <strong>latch to hold the residual output</strong> when select bits take unspecified values. This is the synthesizer's method of maintaining previous state when no explicit assignment exists.</p></div><div class="el-h3"><h3 data-heading="Designer Accountability" dir="auto" class="heading" id="Designer_Accountability_0">Designer Accountability</h3></div><div class="el-p"><p dir="auto"><strong>It is the designer's responsibility to code designs in ways that avoid unwanted latch inference wherever possible</strong>. This responsibility encompasses:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Proactive coding practices</strong> to prevent latch-related issues</li>
<li data-line="1" dir="auto"><strong>Complete case coverage</strong> for all possible input combinations</li>
<li data-line="2" dir="auto"><strong>Thorough synthesis verification</strong> to ensure no unwanted latches are generated</li>
<li data-line="3" dir="auto"><strong>Understanding</strong> of when latches are appropriate versus problematic</li>
</ul></div><div class="el-h2"><h2 data-heading="Best Practices for Latch-Free Design" dir="auto" class="heading" id="Best_Practices_for_Latch-Free_Design_0">Best Practices for Latch-Free Design</h2></div><div class="el-h3"><h3 data-heading="1. Default Assignments" dir="auto" class="heading" id="1._Default_Assignments_0">1. Default Assignments</h3></div><div class="el-p"><p dir="auto">Always provide default assignments before case statements or conditional blocks:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    output_signal <span class="token operator">=</span> default_value<span class="token punctuation">;</span> <span class="token comment">// Prevents latch inference</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>select<span class="token punctuation">)</span>
        <span class="token comment">// specific cases here</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Complete Case Coverage" dir="auto" class="heading" id="2._Complete_Case_Coverage_0">2. Complete Case Coverage</h3></div><div class="el-p"><p dir="auto">Ensure all possible input combinations are explicitly handled:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
    <span class="token number">2'b00</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_0<span class="token punctuation">;</span>
    <span class="token number">2'b01</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_1<span class="token punctuation">;</span>
    <span class="token number">2'b10</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_2<span class="token punctuation">;</span>
    <span class="token number">2'b11</span><span class="token punctuation">:</span> <span class="token keyword">output</span> <span class="token operator">=</span> value_3<span class="token punctuation">;</span> <span class="token comment">// All 4 combinations covered</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Default Clauses" dir="auto" class="heading" id="3._Default_Clauses_0">3. Default Clauses</h3></div><div class="el-p"><p dir="auto">Use <code>default</code> clauses to handle unexpected or don't-care states:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>select<span class="token punctuation">)</span>
    <span class="token number">3'b000</span><span class="token punctuation">:</span> result <span class="token operator">=</span> op_0<span class="token punctuation">;</span>
    <span class="token number">3'b001</span><span class="token punctuation">:</span> result <span class="token operator">=</span> op_1<span class="token punctuation">;</span>
    <span class="token number">3'b010</span><span class="token punctuation">:</span> result <span class="token operator">=</span> op_2<span class="token punctuation">;</span>
    <span class="token keyword">default</span><span class="token punctuation">:</span> result <span class="token operator">=</span> error_value<span class="token punctuation">;</span> <span class="token comment">// Catches all other cases</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="4. Verification Steps" dir="auto" class="heading" id="4._Verification_Steps_0">4. Verification Steps</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Perform synthesis checks</strong> to verify no unwanted latches are generated</li>
<li data-line="1" dir="auto"><strong>Review synthesis reports</strong> for latch warnings</li>
<li data-line="2" dir="auto"><strong>Use linting tools</strong> to catch incomplete assignments during design phase</li>
<li data-line="3" dir="auto"><strong>Simulate thoroughly</strong> to verify combinational behavior</li>
</ul></div><div class="el-h2"><h2 data-heading="Conclusion" dir="auto" class="heading" id="Conclusion_0">Conclusion</h2></div><div class="el-p"><p dir="auto">The difference between problematic latch-inferred sequential logic and efficient pure combinational logic fundamentally comes down to ensuring every possible input condition has a defined output assignment. Through careful coding practices, complete case coverage, and thorough verification, designers can create robust, predictable combinational circuits that synthesize to efficient hardware implementations without unwanted storage elements. Understanding and preventing latch inference is essential for creating reliable digital designs that behave predictably across all operating conditions and synthesis tools.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">conditionDepp</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 3; transform: translate(-4120px, 6120px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="blocking&amp;nonExamples_0">blocking&amp;nonExamples</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><span alt="blocking.png" src="verilog/img/blocking.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="blocking.png" src="verilog/img/blocking.png" target="_self"></span></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><span alt="nonBlocking.png" src="verilog/img/nonblocking.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="nonBlocking.png" src="verilog/img/nonblocking.png" target="_self"></span></td>
</tr>
<tr>
<td dir="ltr"><span alt="blockingeg.png" src="verilog/img/blockingeg.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="blockingeg.png" src="verilog/img/blockingeg.png" target="_self"></span></td>
</tr>
<tr>
<td dir="ltr"><span alt="notblockingeg.png" src="verilog/img/notblockingeg.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="notblockingeg.png" src="verilog/img/notblockingeg.png" target="_self"></span></td>
</tr>
</tbody>
</table></div><div class="el-h1"><h1 data-heading="Conclusion" dir="auto" class="heading" id="Conclusion_1">Conclusion</h1></div><div class="el-p"><p dir="auto">The non blocking assignment is the best way to model shift register.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">blocking&amp;nonExamples</div></div><div class="canvas-node" style="z-index: 4; transform: translate(-3620px, 5640px); width: 840px; height: 400px; --canvas-node-width: 840px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="blockingStatements_0">blockingStatements</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="blocking&amp;nonExamples.md" href="verilog/behavioral/blocking&amp;nonexamples.html" target="_self" rel="noopener nofollow"></a># Comprehensive Verilog Guide: Block Statements and Assignments</p></div><div class="el-h2"><h2 data-heading="Overview" dir="auto" class="heading" id="Overview_0">Overview</h2></div><div class="el-p"><p dir="auto">This guide covers two fundamental aspects of the Verilog hardware description language: <strong>block statements</strong> for organizing code execution and <strong>assignment statements</strong> for placing values onto nets and variables. Understanding these concepts is essential for effective hardware modeling and accurate simulation.</p></div><div class="el-h2"><h2 data-heading="Part I: Verilog Block Statements" dir="auto" class="heading" id="Part_I_Verilog_Block_Statements_0">Part I: Verilog Block Statements</h2></div><div class="el-h3"><h3 data-heading="Introduction to Block Statements" dir="auto" class="heading" id="Introduction_to_Block_Statements_0">Introduction to Block Statements</h3></div><div class="el-p"><p dir="auto"><strong>Verilog block statements</strong> are fundamental constructs that group two or more statements together to act as a single unit. These blocks are essential for organizing code and controlling execution flow in Verilog.</p></div><div class="el-h3"><h3 data-heading="Types of Block Statements" dir="auto" class="heading" id="Types_of_Block_Statements_0">Types of Block Statements</h3></div><div class="el-p"><p dir="auto">Verilog classifies blocks into two main types:</p></div><div class="el-h3"><h3 data-heading="1. Sequential Blocks (`begin-end`)" dir="auto" class="heading" id="1._Sequential_Blocks_(`begin-end`)_0">1. Sequential Blocks (<code>begin-end</code>)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Syntax</strong>: Uses <code>begin</code> and <code>end</code> keywords</li>
<li data-line="1" dir="auto"><strong>Execution</strong>: Statements execute sequentially.</li>
<li data-line="2" dir="auto"><strong>Timing</strong>: Each statement waits for the previous one to complete.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">begin</span>
    statement1<span class="token punctuation">;</span>
    statement2<span class="token punctuation">;</span>
    statement3<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Parallel Blocks (`fork-join`)" dir="auto" class="heading" id="2._Parallel_Blocks_(`fork-join`)_0">2. Parallel Blocks (<code>fork-join</code>)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Syntax</strong>: Uses <code>fork</code> and <code>join</code> keywords</li>
<li data-line="1" dir="auto"><strong>Execution</strong>: All statements execute concurrently at the same simulation time.</li>
<li data-line="2" dir="auto"><strong>Timing</strong>: Statements don't wait for each other.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">fork</span>
    statement1<span class="token punctuation">;</span>
    statement2<span class="token punctuation">;</span>
    statement3<span class="token punctuation">;</span>
<span class="token keyword">join</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Block Statement Examples" dir="auto" class="heading" id="Block_Statement_Examples_0">Block Statement Examples</h3></div><div class="el-h3"><h3 data-heading="Sequential Block Example" dir="auto" class="heading" id="Sequential_Block_Example_0">Sequential Block Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Execution Timeline:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Time 0</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><strong>Time 10</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto"><strong>Time 15</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto"><strong>Total execution time</strong>: 15 time units</li>
</ul></div><div class="el-h3"><h3 data-heading="Parallel Block Example" dir="auto" class="heading" id="Parallel_Block_Example_0">Parallel Block Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">fork</span>
    a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
<span class="token keyword">join</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Execution Timeline:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Time 0</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><strong>Time 5</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto"><strong>Time 10</strong>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto"><strong>Total execution time</strong>: 10 time units (longest delay)</li>
</ul></div><div class="el-h3"><h3 data-heading="Named Blocks" dir="auto" class="heading" id="Named_Blocks_0">Named Blocks</h3></div><div class="el-p"><p dir="auto">Both sequential and parallel blocks can be named for better organization and control. Named blocks provide:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Hierarchical access to variables within the block.</li>
<li data-line="1" dir="auto">The ability to disable the block using the <code>disable</code> keyword.</li>
<li data-line="2" dir="auto">Improved code organization and debugging.</li>
</ul></div><div class="el-h3"><h3 data-heading="Syntax for Named Blocks" dir="auto" class="heading" id="Syntax_for_Named_Blocks_0">Syntax for Named Blocks</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">begin</span> <span class="token punctuation">:</span> block_name
    <span class="token comment">// statements</span>
<span class="token keyword">end</span>

<span class="token keyword">fork</span> <span class="token punctuation">:</span> block_name
    <span class="token comment">// statements</span>
<span class="token keyword">join</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Part II: Verilog Assignments" dir="auto" class="heading" id="Part_II_Verilog_Assignments_0">Part II: Verilog Assignments</h2></div><div class="el-h3"><h3 data-heading="Assignment Fundamentals" dir="auto" class="heading" id="Assignment_Fundamentals_0">Assignment Fundamentals</h3></div><div class="el-p"><p dir="auto">Assignments in Verilog place values onto nets and variables during simulation and synthesis.  Every assignment consists of:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Right-hand side (RHS)</strong>: An expression evaluating to a final value.</li>
<li data-line="1" dir="auto"><strong>Left-hand side (LHS)</strong>: The net or variable receiving the value.</li>
<li data-line="2" dir="auto">Assignment operators: <code>=</code> (blocking), <code>&lt;=</code> (non-blocking), or <code>assign</code> (continuous).</li>
</ul></div><div class="el-h3"><h3 data-heading="Three Basic Types of Assignments" dir="auto" class="heading" id="Three_Basic_Types_of_Assignments_0">Three Basic Types of Assignments</h3></div><div class="el-h3"><h3 data-heading="1. Procedural Assignment" dir="auto" class="heading" id="1._Procedural_Assignment_0">1. Procedural Assignment</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Occurs within procedures (<code>always</code>, <code>initial</code>, <code>task</code>, <code>function</code>).</li>
<li data-line="1" dir="auto">Used to place values onto variables.</li>
<li data-line="2" dir="auto">Value held until the next assignment to the same variable.</li>
</ul></div><div class="el-h3"><h3 data-heading="2. Continuous Assignment" dir="auto" class="heading" id="2._Continuous_Assignment_0">2. Continuous Assignment</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Used to assign values to nets.</li>
<li data-line="1" dir="auto">Happens whenever the RHS changes.</li>
<li data-line="2" dir="auto">Models combinational logic.</li>
</ul></div><div class="el-h3"><h3 data-heading="3. Procedural Continuous Assignment" dir="auto" class="heading" id="3._Procedural_Continuous_Assignment_0">3. Procedural Continuous Assignment</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Two subtypes: <code>assign</code>/<code>deassign</code> and <code>force</code>/<code>release</code>.</li>
<li data-line="1" dir="auto">Can be applied to both nets and variables.</li>
</ul></div><div class="el-h3"><h3 data-heading="Detailed Analysis of Assignment Operators" dir="auto" class="heading" id="Detailed_Analysis_of_Assignment_Operators_0">Detailed Analysis of Assignment Operators</h3></div><div class="el-h3"><h3 data-heading="Blocking Assignment (`=`)" dir="auto" class="heading" id="Blocking_Assignment_(`=`)_0">Blocking Assignment (<code>=</code>)</h3></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_0">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">variable_name <span class="token operator">=</span> <span class="token punctuation">[</span>delay_or_event_control<span class="token punctuation">]</span> expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Characteristics" dir="auto" class="heading" id="Key_Characteristics_0">Key Characteristics</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses the <code>=</code> operator.</li>
<li data-line="1" dir="auto">Statements execute sequentially.</li>
<li data-line="2" dir="auto">The target variable is updated before the next statement executes.</li>
<li data-line="3" dir="auto">Does not block execution of statements in other procedural blocks.</li>
<li data-line="4" dir="auto">Recommended for modeling combinational logic.</li>
</ul></div><div class="el-h3"><h3 data-heading="Blocking Assignment Example" dir="auto" class="heading" id="Blocking_Assignment_Example_0">Blocking Assignment Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">20</span><span class="token punctuation">;</span>
    c <span class="token operator">=</span> <span class="token number">15</span><span class="token punctuation">;</span> <span class="token comment">// Initial values</span>
    a <span class="token operator">=</span> b <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// a becomes 35 (20 + 15)</span>
    b <span class="token operator">=</span> a <span class="token operator">+</span> <span class="token number">5</span><span class="token punctuation">;</span> <span class="token comment">// b becomes 40 (35 + 5) - uses updated 'a'</span>
    c <span class="token operator">=</span> a <span class="token operator">-</span> b<span class="token punctuation">;</span> <span class="token comment">// c becomes -5 (35 - 40) - uses updated 'a' and 'b'</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Execution Flow:</strong></p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">Initially: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto">After <code>a = b + c</code>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto">After <code>b = a + 5</code>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto">After <code>c = a - b</code>: <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
</ol></div><div class="el-h3"><h3 data-heading="Non-Blocking Assignment (`<=`)" dir="auto" class="heading" id="Non-Blocking_Assignment_(`<=`)_0">Non-Blocking Assignment (<code>&lt;=</code>)</h3></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_1">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">variable_name <span class="token operator">&lt;=</span> <span class="token punctuation">[</span>delay_or_event_control<span class="token punctuation">]</span> expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Characteristics" dir="auto" class="heading" id="Key_Characteristics_1">Key Characteristics</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Concurrent Execution:</strong> Uses the <code>&lt;=</code> operator. Non-blocking assignments schedule assignments without blocking execution of subsequent statements. The assignment to the target is scheduled for the end of the simulation cycle.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Sequential Logic Modeling:</strong> Recommended style for modeling sequential logic. Allows concurrent procedural assignment, suitable for sequential circuit design.</p>
</li>
<li data-line="4" dir="auto">
<p><strong>Synchronous Operation:</strong> Several <code>reg</code> type variables can be assigned synchronously under the control of a common clock.</p>
</li>
</ol></div><div class="el-h3"><h3 data-heading="Non-Blocking Assignment Example" dir="auto" class="heading" id="Non-Blocking_Assignment_Example_0">Non-Blocking Assignment Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">20</span><span class="token punctuation">;</span>
    c <span class="token operator">=</span> <span class="token number">15</span><span class="token punctuation">;</span> <span class="token comment">// Blocking assignments for initialization</span>
<span class="token keyword">end</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">#5</span> b <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// Non-blocking with delay</span>
    b <span class="token operator">&lt;=</span> <span class="token number">#5</span> a <span class="token operator">+</span> c<span class="token punctuation">;</span> <span class="token comment">// Non-blocking with delay</span>
    c <span class="token operator">&lt;=</span> <span class="token number">#5</span> a <span class="token operator">-</span> b<span class="token punctuation">;</span> <span class="token comment">// Non-blocking with delay</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Key Difference from Blocking Assignment:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Initially:</strong> <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>At time = 5:</strong> All assignments execute concurrently using the original values:
<ul>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> becomes 35 (using original <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="3" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> becomes 25 (using original <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="4" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> becomes -10 (using original <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
</ul>
</li>
</ul></div><div class="el-h3"><h3 data-heading="Critical Comparison: `=` vs `<=`" dir="auto" class="heading" id="Critical_Comparison_`=`_vs_`<=`_0">Critical Comparison: <code>=</code> vs <code>&lt;=</code></h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><strong>Aspect</strong></th>
<th dir="ltr"><strong>Blocking (<code>=</code>)</strong></th>
<th dir="ltr"><strong>Non-Blocking (<code>&lt;=</code>)</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Execution Order</strong></td>
<td dir="ltr">Sequential</td>
<td dir="ltr">Concurrent</td>
</tr>
<tr>
<td dir="ltr"><strong>Variable Updates</strong></td>
<td dir="ltr">Immediate</td>
<td dir="ltr">End of simulation cycle</td>
</tr>
<tr>
<td dir="ltr"><strong>Best Use Case</strong></td>
<td dir="ltr">Combinational logic</td>
<td dir="ltr">Sequential logic</td>
</tr>
<tr>
<td dir="ltr"><strong>Value Reading</strong></td>
<td dir="ltr">Uses updated values</td>
<td dir="ltr">Uses original values</td>
</tr>
<tr>
<td dir="ltr"><strong>Race Conditions</strong></td>
<td dir="ltr">Possible in sequential logic</td>
<td dir="ltr">Prevents race conditions</td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Variable Swapping Example" dir="auto" class="heading" id="Variable_Swapping_Example_0">Variable Swapping Example</h3></div><div class="el-h3"><h3 data-heading="Using Blocking Assignment (`=`)" dir="auto" class="heading" id="Using_Blocking_Assignment_(`=`)_0">Using Blocking Assignment (<code>=</code>)</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// PROBLEMATIC - doesn't swap correctly</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> b<span class="token punctuation">;</span>  <span class="token comment">// a gets value of b</span>
    b <span class="token operator">=</span> a<span class="token punctuation">;</span>  <span class="token comment">// b gets the NEW value of a (same as original b)</span>
<span class="token keyword">end</span>
<span class="token comment">// Result: Both a and b end up with original value of b</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Using Non-Blocking Assignment (`<=`)" dir="auto" class="heading" id="Using_Non-Blocking_Assignment_(`<=`)_0">Using Non-Blocking Assignment (<code>&lt;=</code>)</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// CORRECT - swaps values properly</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> b<span class="token punctuation">;</span>  <span class="token comment">// Scheduled: a will get original value of b</span>
    b <span class="token operator">&lt;=</span> a<span class="token punctuation">;</span>  <span class="token comment">// Scheduled: b will get original value of a</span>
<span class="token keyword">end</span>
<span class="token comment">// Result: Values are properly swapped</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Continuous Assignment" dir="auto" class="heading" id="Continuous_Assignment_0">Continuous Assignment</h3></div><div class="el-h3"><h3 data-heading="Characteristics" dir="auto" class="heading" id="Characteristics_0">Characteristics</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Assigns values to nets continuously.</li>
<li data-line="1" dir="auto">Updates whenever the RHS expression changes.</li>
<li data-line="2" dir="auto">Models combinational logic without gate instantiation.</li>
</ul></div><div class="el-h3"><h3 data-heading="Standard Form" dir="auto" class="heading" id="Standard_Form_0">Standard Form</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span> <span class="token comment">// a updates whenever b or c changes</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Net Declaration Assignment" dir="auto" class="heading" id="Net_Declaration_Assignment_0">Net Declaration Assignment</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> penable <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment">// Declare and assign in one statement</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Procedural Continuous Assignment" dir="auto" class="heading" id="Procedural_Continuous_Assignment_0">Procedural Continuous Assignment</h3></div><div class="el-h3"><h3 data-heading="Type 1: `assign`/`deassign`" dir="auto" class="heading" id="Type_1_`assign`/`deassign`_0">Type 1: <code>assign</code>/<code>deassign</code></h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Purpose</strong>: Override procedural assignments to variables.</li>
<li data-line="1" dir="auto"><strong>Limitations</strong>: LHS cannot be bit-select, part-select, or array reference.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> q<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">assign</span> q <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// Override any procedural assignment</span>
    <span class="token number">#10</span> <span class="token keyword">deassign</span> q<span class="token punctuation">;</span> <span class="token comment">// Release override</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Type 2: `force`/`release`" dir="auto" class="heading" id="Type_2_`force`/`release`_0">Type 2: <code>force</code>/<code>release</code></h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Purpose</strong>: Override all assignments (applicable to nets and variables).</li>
<li data-line="1" dir="auto"><strong>Enhanced capability</strong>: Can use bit-select/part-select of nets.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> o<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">force</span> o <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Override all assignments</span>
    <span class="token number">#10</span> <span class="token keyword">release</span> o<span class="token punctuation">;</span>   <span class="token comment">// Release override</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Complete Working Example" dir="auto" class="heading" id="Complete_Working_Example_0">Complete Working Example</h3></div><div class="el-h3"><h3 data-heading="Module Demonstrating Both Concepts" dir="auto" class="heading" id="Module_Demonstrating_Both_Concepts_0">Module Demonstrating Both Concepts</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> comprehensive_example<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">,</span> i3<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x1<span class="token punctuation">,</span> x2<span class="token punctuation">,</span> x3<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>     <span class="token comment">// Clock generation</span>
    <span class="token important">always</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>     <span class="token comment">// Sequential block with blocking assignments (=)</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> initialization_block
        <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"T = %0t: i1 = %0d, i2 = %0d, i3 = %0d, x1 = %0d, x2 = %0d, x3 = %0d"</span><span class="token punctuation">,</span>
                 <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">,</span> i3<span class="token punctuation">,</span> x1<span class="token punctuation">,</span> x2<span class="token punctuation">,</span> x3<span class="token punctuation">)</span><span class="token punctuation">;</span>
        i1 <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>     <span class="token comment">// Blocking assignment</span>
        i2 <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>     <span class="token comment">// Blocking assignment</span>
        <span class="token number">#4</span> i3 <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span>  <span class="token comment">// Blocking assignment with delay</span>
    <span class="token keyword">end</span>     <span class="token comment">// Parallel block with non-blocking assignments (&lt;=)</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> parallel_assignment_block
        <span class="token number">#10</span><span class="token punctuation">;</span>
        <span class="token keyword">fork</span> <span class="token punctuation">:</span> concurrent_operations
            x1 <span class="token operator">&lt;=</span> i1<span class="token punctuation">;</span>      <span class="token comment">// Non-blocking assignment</span>
            <span class="token number">#2</span> x2 <span class="token operator">&lt;=</span> i2<span class="token punctuation">;</span>   <span class="token comment">// Non-blocking assignment with delay</span>
            <span class="token number">#5</span> x3 <span class="token operator">&lt;=</span> i3<span class="token punctuation">;</span>   <span class="token comment">// Non-blocking assignment with delay</span>
        <span class="token keyword">join</span>
        <span class="token number">#15</span> x1 <span class="token operator">&lt;=</span> i1 <span class="token operator">+</span> i2<span class="token punctuation">;</span> <span class="token comment">// Sequential assignment after fork-join</span>
    <span class="token keyword">end</span>     <span class="token comment">// Sequential logic using non-blocking assignments (&lt;=)</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> clocked_logic
        <span class="token keyword">if</span> <span class="token punctuation">(</span>i1 <span class="token operator">&gt;</span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            i1 <span class="token operator">&lt;=</span> i1 <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// Non-blocking for sequential logic</span>
            i2 <span class="token operator">&lt;=</span> i2 <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// Non-blocking for sequential logic</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Essential Design Rules and Best Practices" dir="auto" class="heading" id="Essential_Design_Rules_and_Best_Practices_0">Essential Design Rules and Best Practices</h2></div><div class="el-h3"><h3 data-heading="Assignment Type Guidelines" dir="auto" class="heading" id="Assignment_Type_Guidelines_0">Assignment Type Guidelines</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><strong>Logic Type</strong></th>
<th dir="ltr"><strong>Recommended Assignment</strong></th>
<th dir="ltr"><strong>Operator</strong></th>
<th dir="ltr"><strong>Reason</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Combinational Logic</strong></td>
<td dir="ltr">Blocking</td>
<td dir="auto"><code>=</code></td>
<td dir="ltr">Sequential execution matches combinational behavior</td>
</tr>
<tr>
<td dir="ltr"><strong>Sequential Logic</strong></td>
<td dir="ltr">Non-blocking</td>
<td dir="auto"><code>&lt;=</code></td>
<td dir="ltr">Prevents race conditions, models flip-flop behavior</td>
</tr>
<tr>
<td dir="ltr"><strong>Variable Swapping</strong></td>
<td dir="ltr">Non-blocking</td>
<td dir="auto"><code>&lt;=</code></td>
<td dir="ltr">Ensures concurrent read-then-assign operation</td>
</tr>
<tr>
<td dir="ltr"><strong>Continuous Logic</strong></td>
<td dir="ltr">Continuous</td>
<td dir="ltr"><code>assign</code></td>
<td dir="ltr">Models nets and combinational circuits</td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Critical Design Rules" dir="auto" class="heading" id="Critical_Design_Rules_0">Critical Design Rules</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Don't Mix Assignment Types:</strong> Blocking (<code>=</code>) and non-blocking (<code>&lt;=</code>) assignments should not be mixed in the same <code>always</code> block. This can lead to unpredictable behavior.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Variable Assignment Restrictions:</strong> A variable cannot appear as the target of both blocking and non-blocking assignments.</p>
</li>
<li data-line="4" dir="auto">
<p><strong>Synthesis vs Simulation Differences:</strong> Verilog synthesizers ignore delays specified in procedural assignment statements. This may lead to functional mismatch between the design model and synthesized netlist.</p>
</li>
</ol></div><div class="el-h3"><h3 data-heading="Block Statement Best Practices" dir="auto" class="heading" id="Block_Statement_Best_Practices_0">Block Statement Best Practices</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Sequential blocks</strong>: Use when statements must execute in a specific order.</li>
<li data-line="1" dir="auto"><strong>Parallel blocks</strong>: Use when statements can execute simultaneously.</li>
<li data-line="2" dir="auto"><strong>Named blocks</strong>: Essential for complex designs requiring block control and organization.</li>
<li data-line="3" dir="auto"><strong>Disable capability</strong>: Use <code>disable block_name</code> for early termination when needed.</li>
</ol></div><div class="el-h3"><h3 data-heading="Legal LHS Values by Assignment Type" dir="auto" class="heading" id="Legal_LHS_Values_by_Assignment_Type_0">Legal LHS Values by Assignment Type</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr"><strong>Assignment Type</strong></th>
<th dir="ltr"><strong>Legal LHS Values</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Procedural (<code>=</code> or <code>&lt;=</code>)</strong></td>
<td dir="ltr">Variables (vector/scalar), Bit-select or part-select of vector <code>reg</code>, <code>integer</code>, <code>time</code>, Memory word, Concatenation of above</td>
</tr>
<tr>
<td dir="ltr"><strong>Continuous (<code>assign</code>)</strong></td>
<td dir="ltr">Net (vector/scalar), Bit-select or part-select of vector net, Concatenation of bit-selects and part-selects</td>
</tr>
<tr>
<td dir="ltr"><strong>Procedural Continuous</strong></td>
<td dir="ltr">Net or variable (vector/scalar), Bit-select or part-select of vector net</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Key Takeaways" dir="auto" class="heading" id="Key_Takeaways_0">Key Takeaways</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Blocking assignments (<code>=</code>)</strong> execute sequentially and are ideal for combinational logic.</li>
<li data-line="1" dir="auto"><strong>Non-blocking assignments (<code>&lt;=</code>)</strong> execute concurrently and are essential for sequential logic design, preventing race conditions.</li>
<li data-line="2" dir="auto"><strong>Block statements</strong> provide essential organization for complex procedural code.</li>
<li data-line="3" dir="auto"><strong>Continuous assignments</strong> model combinational logic at the net level.</li>
<li data-line="4" dir="auto"><strong>Named blocks</strong> enable hierarchical organization and selective control using the <code>disable</code> statement.</li>
</ul></div><div class="el-p"><p dir="auto">The choice between <code>=</code> and <code>&lt;=</code> is fundamental to correct Verilog design.  Similarly, understanding when to use sequential vs. parallel blocks is crucial for proper code organization and timing control.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">blockingStatements</div></div><div class="canvas-node" style="z-index: 5; transform: translate(-3620px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="condition_0">condition</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="conditionDepp.md" href="verilog/behavioral/conditiondepp.html" target="_self" rel="noopener nofollow"></a># Verilog Conditional Statements - Study Notes</p></div><div class="el-h2"><h2 data-heading="Overview" dir="auto" class="heading" id="Overview_1">Overview</h2></div><div class="el-p"><p dir="auto">Verilog offers several conditional constructs to control the flow of logic. This document explores the <strong>Conditional Operator</strong>, <strong>If-Else Statement</strong>, and <strong>Case Statement</strong>, along with their variations and use cases.</p></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="1. Conditional Operator" dir="auto" class="heading" id="1._Conditional_Operator_0">1. Conditional Operator</h2></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_2">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">expression <span class="token operator">?</span> true_value <span class="token punctuation">:</span> false_value
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_0">Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> out <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&lt;</span> b<span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token punctuation">(</span>x <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">)</span> <span class="token operator">?</span> y <span class="token punctuation">:</span> z <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Features" dir="auto" class="heading" id="Key_Features_0">Key Features</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Ternary operator</strong>: Evaluates a condition and returns one of two values.</li>
<li data-line="1" dir="auto"><strong>Inline usage</strong>: Ideal for concise expressions.</li>
</ul></div><div class="el-h3"><h3 data-heading="Advantages" dir="auto" class="heading" id="Advantages_0">Advantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Conciseness</strong>: Reduces code verbosity.</li>
<li data-line="1" dir="auto"><strong>Efficiency</strong>: Often faster than multi-line <code>if-else</code> constructs.</li>
</ul></div><div class="el-h3"><h3 data-heading="Disadvantages" dir="auto" class="heading" id="Disadvantages_0">Disadvantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Readability</strong>: Complex expressions may reduce clarity.</li>
<li data-line="1" dir="auto"><strong>Debugging</strong>: Harder to trace logic flow in nested conditions.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="2. If-Else Statement" dir="auto" class="heading" id="2._If-Else_Statement_0">2. If-Else Statement</h2></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_3">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">if</span> <span class="token punctuation">(</span>condition<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token comment">// true block</span>
<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token keyword">begin</span>
    <span class="token comment">// false and next condition block</span>
<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
	<span class="token comment">// both are false</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_1">Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    result <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
    result <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Features" dir="auto" class="heading" id="Key_Features_1">Key Features</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Block-based</strong>: Executes a block of code based on the condition.</li>
<li data-line="1" dir="auto"><strong>Nested support</strong>: Allows for complex decision trees.</li>
</ul></div><div class="el-h3"><h3 data-heading="Advantages" dir="auto" class="heading" id="Advantages_1">Advantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Readability</strong>: Clearly separates logic for true and false paths.</li>
<li data-line="1" dir="auto"><strong>Flexibility</strong>: Supports multiple nested conditions.</li>
</ul></div><div class="el-h3"><h3 data-heading="Disadvantages" dir="auto" class="heading" id="Disadvantages_1">Disadvantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Verbosity</strong>: Requires more code for simple conditions.</li>
<li data-line="1" dir="auto"><strong>Performance</strong>: May introduce latency in pipelined designs.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="3. Case Statement" dir="auto" class="heading" id="3._Case_Statement_0">3. Case Statement</h2></div><div class="el-h3"><h3 data-heading="Syntax" dir="auto" class="heading" id="Syntax_4">Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>expression<span class="token punctuation">)</span>
    value1<span class="token punctuation">:</span> <span class="token keyword">begin</span>
        <span class="token comment">// actions for value1</span>
    <span class="token keyword">end</span>
    value2<span class="token punctuation">:</span> <span class="token keyword">begin</span>
        <span class="token comment">// actions for value2</span>
    <span class="token keyword">end</span>
    <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        <span class="token comment">// default actions</span>
    <span class="token keyword">end</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_2">Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">case</span> <span class="token punctuation">(</span>opcode<span class="token punctuation">)</span>
    <span class="token number">4'b0000</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        ALU_op <span class="token operator">=</span> ADD<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token number">4'b0001</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        ALU_op <span class="token operator">=</span> SUB<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span>
        ALU_op <span class="token operator">=</span> NOP<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endcase</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Key Features" dir="auto" class="heading" id="Key_Features_2">Key Features</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Multiple conditions</strong>: Evaluates an expression against multiple values.</li>
<li data-line="1" dir="auto"><strong>Default clause</strong>: Handles unmatched cases.</li>
</ul></div><div class="el-h3"><h3 data-heading="Advantages" dir="auto" class="heading" id="Advantages_2">Advantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Efficiency</strong>: Optimized for parallel condition checks.</li>
<li data-line="1" dir="auto"><strong>Clarity</strong>: Groups related conditions under a single construct.</li>
</ul></div><div class="el-h3"><h3 data-heading="Disadvantages" dir="auto" class="heading" id="Disadvantages_2">Disadvantages</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Order sensitivity</strong>: Non-constant expressions require <code>priority</code> or <code>unique</code> qualifiers.</li>
<li data-line="1" dir="auto"><strong>Complexity</strong>: Overly complex cases can reduce readability.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Complete Types of Case Statements" dir="auto" class="heading" id="Complete_Types_of_Case_Statements_0">Complete Types of Case Statements</h2></div><div class="el-p"><p dir="auto">Verilog supports three variations of the <strong>Case Statement</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Case (default)</strong>  </p>
<ul>
<li data-line="1" dir="auto">Default clause is optional.</li>
<li data-line="2" dir="auto">Matches exact values.</li>
</ul>
</li>
<li data-line="4" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Casez (case with z)</strong>  </p>
<ul>
<li data-line="5" dir="auto">Treats <code>z</code> (high-impedance) as a wildcard.</li>
<li data-line="6" dir="auto">Useful for partial matches.</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Casex (case with x)</strong>  </p>
<ul>
<li data-line="9" dir="auto">Treats <code>x</code> (unknown) as a wildcard.</li>
<li data-line="10" dir="auto">More flexible than <code>casez</code>.</li>
</ul>
</li>
</ol></div><div class="el-hr"><hr></div><div class="el-h3"><h3 data-heading="Comparison Table" dir="auto" class="heading" id="Comparison_Table_0">Comparison Table</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Statement Type</th>
<th dir="ltr">Ignores <code>x</code></th>
<th dir="ltr">Ignores <code>z</code></th>
<th dir="ltr">Synthesis Safe</th>
<th dir="ltr">Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>case</strong></td>
<td dir="ltr">No</td>
<td dir="ltr">No</td>
<td dir="ltr">Yes</td>
<td dir="ltr">Matches exact values.</td>
</tr>
<tr>
<td dir="ltr"><strong>casez</strong></td>
<td dir="ltr">No</td>
<td dir="ltr">Yes</td>
<td dir="ltr">No</td>
<td dir="ltr">Treats <code>z</code> as wildcard.</td>
</tr>
<tr>
<td dir="ltr"><strong>casex</strong></td>
<td dir="ltr">Yes</td>
<td dir="ltr">Yes</td>
<td dir="ltr">No</td>
<td dir="ltr">Treats <code>x</code> and <code>z</code> as wildcards.</td>
</tr>
</tbody>
</table></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Recommendations" dir="auto" class="heading" id="Recommendations_0">Recommendations</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Use <code>case</code></strong> for simple, non-ambiguous conditions.</li>
<li data-line="1" dir="auto"><strong>Use <code>casez</code></strong> when <code>z</code> values are expected in input.</li>
<li data-line="2" dir="auto"><strong>Use <code>casex</code></strong> for robustness in handling unknowns (<code>x</code> or <code>z</code>).</li>
<li data-line="3" dir="auto"><strong>Avoid nested <code>if-else</code></strong> for complex logic; prefer <code>case</code> for clarity.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Key Concepts" dir="auto" class="heading" id="Key_Concepts_0">Key Concepts</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Conditional Operator</strong>: <code>$a &lt; b$ ? $x \% 2$ ? $y$ : $z$ : $0$</code>  </li>
<li data-line="1" dir="auto"><strong>Case Statements</strong>: <code>$case$</code>, <code>$casez$</code>, <code>$casex$</code> for different matching behaviors.</li>
<li data-line="2" dir="auto"><strong>Synthesis Considerations</strong>: Ensure cases are fully specified to avoid unintended behavior.</li>
</ul></div><div class="el-hr"><hr></div><div class="el-h2"><h2 data-heading="Conclusion" dir="auto" class="heading" id="Conclusion_2">Conclusion</h2></div><div class="el-p"><p dir="auto">Understanding the <strong>Conditional Operator</strong>, <strong>If-Else Statement</strong>, and <strong>Case Statement</strong> is essential for effective Verilog design. Each construct has its strengths and use cases, and selecting the right one depends on the specific requirements of the logic flow. Always prioritize <strong>readability</strong>, <strong>clarity</strong>, and <strong>synthesis safety</strong> when implementing control structures.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">condition</div></div><div class="canvas-node" style="z-index: 6; transform: translate(-3180px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="loops_0">loops</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">Here's the formatted version of your Verilog loop statements document:</p></div><div class="el-h1"><h1 data-heading="Verilog Loop Statements" dir="auto" class="heading" id="Verilog_Loop_Statements_0">Verilog Loop Statements</h1></div><div class="el-p"><p dir="auto">Verilog provides four essential loop constructs for repeated execution of statements. Each serves specific purposes in digital design and verification. Here's a comprehensive guide with practical examples for each loop type.</p></div><div class="el-h2"><h2 data-heading="1. Forever Loop" dir="auto" class="heading" id="1._Forever_Loop_0">1. Forever Loop</h2></div><div class="el-p"><p dir="auto">The <strong>forever loop</strong> executes continuously until the simulation ends or a <code>$finish</code> statement is encountered.</p></div><div class="el-h3"><h3 data-heading="Basic Syntax" dir="auto" class="heading" id="Basic_Syntax_0">Basic Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">forever</span> <span class="token punctuation">[</span>statement<span class="token punctuation">]</span>
<span class="token keyword">forever</span> <span class="token keyword">begin</span>
    <span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Critical Timing Considerations" dir="auto" class="heading" id="Critical_Timing_Considerations_0">Critical Timing Considerations</h3></div><div class="el-p"><p dir="auto">⚠️ <strong>Critical Warning:</strong> If no delay is specified in a forever loop, the simulator will execute the statement indefinitely without advancing simulation time. This prevents the rest of the design from being executed and causes simulation hangs.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// DANGEROUS - Will hang simulation</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">forever</span> data <span class="token operator">=</span> data <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment">// No timing delay - infinite loop at time 0</span>
<span class="token keyword">end</span>

<span class="token comment">// CORRECT - Includes timing delay</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">forever</span> <span class="token keyword">begin</span>
        <span class="token number">#10</span><span class="token punctuation">;</span> <span class="token comment">// Essential timing delay</span>
        data <span class="token operator">=</span> data <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Examples" dir="auto" class="heading" id="Examples_0">Examples</h3></div><div class="el-p"><p dir="auto"><strong>Simple Forever Loop with Clock Generation:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Clock generation</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#10</span> clk <span class="token operator">=</span>  clk<span class="token punctuation">;</span> <span class="token comment">// Toggle every 10 time units</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Forever Loop with Event-Based Control:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Continuous monitoring with proper event control</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">forever</span> <span class="token keyword">begin</span>
        @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Wait for clock edge</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Time: $time, Data: %h"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> data_bus<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>reset<span class="token punctuation">)</span> <span class="token keyword">begin</span>
            <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Reset detected, stopping simulation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="2. Repeat Loop" dir="auto" class="heading" id="2._Repeat_Loop_0">2. Repeat Loop</h2></div><div class="el-p"><p dir="auto">The <strong>repeat loop</strong> executes a fixed number of iterations, making it ideal for deterministic operations.</p></div><div class="el-h3"><h3 data-heading="Basic Syntax" dir="auto" class="heading" id="Basic_Syntax_1">Basic Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token punctuation">[</span>num_of_times<span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
<span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token punctuation">[</span>num_of_times<span class="token punctuation">]</span><span class="token punctuation">)</span> @ <span class="token punctuation">(</span><span class="token punctuation">[</span>some_event<span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Loop Count Evaluation" dir="auto" class="heading" id="Loop_Count_Evaluation_0">Loop Count Evaluation</h3></div><div class="el-p"><p dir="auto"><strong>Important:</strong> The repeat loop expression is evaluated only once at the beginning of the loop. Even if the variable or signal used for the count changes during loop execution, the number of iterations remains fixed.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Loop count evaluated only at start</span>
<span class="token keyword">integer</span> loop_var <span class="token operator">=</span> <span class="token number">5</span><span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">repeat</span> <span class="token punctuation">(</span>loop_var<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Iteration, loop_var = %0d"</span><span class="token punctuation">,</span> loop_var<span class="token punctuation">)</span><span class="token punctuation">;</span>
        loop_var <span class="token operator">=</span> loop_var <span class="token operator">+</span> <span class="token number">10</span><span class="token punctuation">;</span> <span class="token comment">// This change doesn't affect loop count</span>
        <span class="token number">#5</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token comment">// Will execute exactly 5 times, not affected by loop_var changes</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Examples" dir="auto" class="heading" id="Examples_1">Examples</h3></div><div class="el-p"><p dir="auto"><strong>Basic Repeat Loop:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Send 8 data packets</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token number">8</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        data_out <span class="token operator">=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
        <span class="token number">#5</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Packet %0d sent: %h"</span><span class="token punctuation">,</span> packet_count<span class="token punctuation">,</span> data_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
        packet_count <span class="token operator">=</span> packet_count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Event-Synchronized Repeat Loop:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Wait for 16 clock edges</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        shift_reg <span class="token operator">=</span> <span class="token operator">{</span>shift_reg<span class="token punctuation">[</span><span class="token number">14</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> serial_in<span class="token operator">}</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Shift register: %b"</span><span class="token punctuation">,</span> shift_reg<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Special Behavior with X/Z Values:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// X or Z treated as zero iterations</span>
<span class="token keyword">integer</span> loop_count<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    loop_count <span class="token operator">=</span> <span class="token number">1'bx</span><span class="token punctuation">;</span> <span class="token comment">// X value</span>
    <span class="token keyword">repeat</span> <span class="token punctuation">(</span>loop_count<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"This will never execute"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Loop completed - no iterations performed"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="3. While Loop" dir="auto" class="heading" id="3._While_Loop_0">3. While Loop</h2></div><div class="el-p"><p dir="auto">The <strong>while loop</strong> continues execution as long as the specified condition remains true.</p></div><div class="el-h3"><h3 data-heading="Basic Syntax" dir="auto" class="heading" id="Basic_Syntax_2">Basic Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">while</span> <span class="token punctuation">(</span>expression<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Examples" dir="auto" class="heading" id="Examples_2">Examples</h3></div><div class="el-p"><p dir="auto"><strong>Counter-Based While Loop:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Count down from 15 to 0</span>
<span class="token keyword">integer</span> counter<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    counter <span class="token operator">=</span> <span class="token number">15</span><span class="token punctuation">;</span>
    <span class="token keyword">while</span> <span class="token punctuation">(</span>counter <span class="token operator">&gt;=</span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Counter value: %0d"</span><span class="token punctuation">,</span> counter<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span>
        counter <span class="token operator">=</span> counter <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Countdown complete"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Condition-Based While Loop:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Wait until ready signal is asserted</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">while</span> <span class="token punctuation">(</span><span class="token operator">!</span>ready<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Waiting for ready signal..."</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Ready signal detected, proceeding"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="4. For Loop" dir="auto" class="heading" id="4._For_Loop_0">4. For Loop</h2></div><div class="el-p"><p dir="auto">The <strong>for loop</strong> provides structured iteration control with initialization, condition checking, and increment operations.</p></div><div class="el-h3"><h3 data-heading="Basic Syntax" dir="auto" class="heading" id="Basic_Syntax_3">Basic Syntax</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">for</span> <span class="token punctuation">(</span>initial_assignment<span class="token punctuation">;</span> condition<span class="token punctuation">;</span> increment_variable<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Examples" dir="auto" class="heading" id="Examples_3">Examples</h3></div><div class="el-p"><p dir="auto"><strong>Basic For Loop:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Initialize memory array</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> memory <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">63</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">integer</span> i<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">64</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        memory<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">=</span> i <span class="token operator">*</span> <span class="token number">2</span><span class="token punctuation">;</span> <span class="token comment">// Store even numbers</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"memory[%0d] = %0d"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> memory<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Nested For Loops:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Initialize 2D array</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> matrix <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">integer</span> row<span class="token punctuation">,</span> col<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>row <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> row <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> row <span class="token operator">=</span> row <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">for</span> <span class="token punctuation">(</span>col <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> col <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> col <span class="token operator">=</span> col <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            matrix<span class="token punctuation">[</span>row<span class="token punctuation">]</span><span class="token punctuation">[</span>col<span class="token punctuation">]</span> <span class="token operator">=</span> row <span class="token operator">+</span> col<span class="token punctuation">;</span>
            <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"matrix[%0d][%0d] = %0d"</span><span class="token punctuation">,</span> row<span class="token punctuation">,</span> col<span class="token punctuation">,</span> matrix<span class="token punctuation">[</span>row<span class="token punctuation">]</span><span class="token punctuation">[</span>col<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Event Expressions in Loops" dir="auto" class="heading" id="Event_Expressions_in_Loops_0">Event Expressions in Loops</h2></div><div class="el-p"><p dir="auto">Event expressions are crucial for proper timing control in loops, especially with forever and while loops.</p></div><div class="el-h3"><h3 data-heading="Event Expression Types" dir="auto" class="heading" id="Event_Expression_Types_0">Event Expression Types</h3></div><div class="el-p"><p dir="auto">The event expression specifies the event required to resume execution of the procedural block:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Change of signal value</strong> - Any transition</li>
<li data-line="1" dir="auto"><strong>Edge detection</strong> - Positive edge (posedge) or negative edge (negedge)</li>
<li data-line="2" dir="auto"><strong>Multiple events</strong> - List of events separated by "or" or comma</li>
</ol></div><div class="el-h3"><h3 data-heading="Edge Detection Details" dir="auto" class="heading" id="Edge_Detection_Details_0">Edge Detection Details</h3></div><div class="el-p"><p dir="auto">A <strong>posedge</strong> (positive edge) occurs on any transition from <code>{0, x, z}</code> to <code>1</code> and from <code>0</code> to <code>{z, x}</code>.</p></div><div class="el-h3"><h3 data-heading="Event Expression Examples" dir="auto" class="heading" id="Event_Expression_Examples_0">Event Expression Examples</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Basic signal change</span>
@ <span class="token punctuation">(</span>in<span class="token punctuation">)</span> <span class="token comment">// "in" changes</span>

<span class="token comment">// Multiple signal monitoring</span>
@ <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> c<span class="token punctuation">)</span> <span class="token comment">// any of "a", "b", "c" changes</span>

<span class="token comment">// Clock edge detection</span>
@ <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token comment">// positive edge of "clk"</span>

<span class="token comment">// Multiple edge conditions</span>
@ <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> reset<span class="token punctuation">)</span> <span class="token comment">// positive edge of "clk" or</span>
                                 <span class="token comment">// negative edge of "reset"</span>

<span class="token comment">// Any variable change (not recommended for synthesis)</span>
@ <span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token comment">// any variable changes</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices_4">Best Practices</h2></div><div class="el-h3"><h3 data-heading="1. Always Include Timing Control" dir="auto" class="heading" id="1._Always_Include_Timing_Control_0">1. Always Include Timing Control</h3></div><div class="el-p"><p dir="auto">Prevent simulation hangs by including proper timing delays or event triggers:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good practice - includes timing delay</span>
<span class="token keyword">forever</span> <span class="token keyword">begin</span>
    <span class="token number">#100</span><span class="token punctuation">;</span> <span class="token comment">// Wait 100 time units</span>
    <span class="token function">check_status</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>

<span class="token comment">// Good practice - includes event control</span>
<span class="token keyword">forever</span> <span class="token keyword">begin</span>
    @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>simulation_complete<span class="token punctuation">)</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
    <span class="token function">monitor_signals</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Use Begin-End Blocks" dir="auto" class="heading" id="2._Use_Begin-End_Blocks_0">2. Use Begin-End Blocks</h3></div><div class="el-p"><p dir="auto">Always use <code>begin-end</code> blocks for multiple statements:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good practice</span>
<span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">10</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    data<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">=</span> i<span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Initialized data[%0d]"</span><span class="token punctuation">,</span> i<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Initialize Loop Variables Properly" dir="auto" class="heading" id="3._Initialize_Loop_Variables_Properly_0">3. Initialize Loop Variables Properly</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good practice</span>
<span class="token keyword">integer</span> count <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">while</span> <span class="token punctuation">(</span>count <span class="token operator">&lt;</span> <span class="token number">100</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token function">process_data</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    count <span class="token operator">=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="4. Handle Edge Cases" dir="auto" class="heading" id="4._Handle_Edge_Cases_0">4. Handle Edge Cases</h3></div><div class="el-p"><p dir="auto">Include bounds checking and error handling:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good practice with bounds checking</span>
<span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token punctuation">(</span>i <span class="token operator">&lt;</span> ARRAY_SIZE<span class="token punctuation">)</span> <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span>data<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">!=</span> END_MARKER<span class="token punctuation">)</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>i <span class="token operator">&gt;=</span> ARRAY_SIZE <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Warning: Approaching array boundary"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token function">process_element</span><span class="token punctuation">(</span>data<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">These loop constructs provide powerful control mechanisms for Verilog designs, enabling efficient implementation of repetitive operations in both synthesis and simulation contexts. Remember that proper timing control is essential to prevent simulation hangs, especially with forever loops.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">loops</div></div><div class="canvas-node" style="z-index: 44; transform: translate(-1400px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="function_0">function</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Functions in Verilog" dir="auto" class="heading" id="Functions_in_Verilog_0">Functions in Verilog</h1></div><div class="el-p"><p dir="auto"><strong>Functions in Verilog are reusable sections of code</strong> that allow digital designers to write more maintainable and modular designs. They are subprograms that take one or more input values, perform calculations, and return a single output value.</p></div><div class="el-h2"><h2 data-heading="Function Syntax and Declaration" dir="auto" class="heading" id="Function_Syntax_and_Declaration_0">Function Syntax and Declaration</h2></div><div class="el-p"><p dir="auto">Verilog functions can be declared using two different syntax styles:</p></div><div class="el-h3"><h3 data-heading="Style 1: Inline Arguments" dir="auto" class="heading" id="Style_1_Inline_Arguments_0">Style 1: Inline Arguments</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">function</span> <span class="token operator">&lt;</span>return_type<span class="token operator">&gt;</span> <span class="token operator">&lt;</span>function_name<span class="token operator">&gt;</span> <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token operator">&lt;</span>arguments<span class="token operator">&gt;</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Declaration of local variables</span>
    <span class="token keyword">begin</span>
        <span class="token comment">// function code</span>
    <span class="token keyword">end</span>
<span class="token keyword">endfunction</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Style 2: Arguments in Body" dir="auto" class="heading" id="Style_2_Arguments_in_Body_0">Style 2: Arguments in Body</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">function</span> <span class="token operator">&lt;</span>return_type<span class="token operator">&gt;</span> <span class="token operator">&lt;</span>function_name<span class="token operator">&gt;</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token operator">&lt;</span>arguments<span class="token operator">&gt;</span><span class="token punctuation">;</span>
    <span class="token comment">// Declaration of local variables</span>
    <span class="token keyword">begin</span>
        <span class="token comment">// function code</span>
    <span class="token keyword">end</span>
<span class="token keyword">endfunction</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The return type defaults to one bit unless explicitly defined otherwise.</p></div><div class="el-h2"><h2 data-heading="Key Rules and Characteristics" dir="auto" class="heading" id="Key_Rules_and_Characteristics_0">Key Rules and Characteristics</h2></div><div class="el-p"><p dir="auto">Verilog functions have specific rules that distinguish them from other constructs:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Rule</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Input/Output</strong></td>
<td dir="ltr">Functions can have any number of inputs but only one output (return value).</td>
</tr>
<tr>
<td dir="ltr"><strong>Time Delay</strong></td>
<td dir="ltr">Functions cannot contain any time delays (# delay, posedge, negedge).</td>
</tr>
<tr>
<td dir="ltr"><strong>Execution</strong></td>
<td dir="ltr">Functions execute immediately with zero time delay.</td>
</tr>
<tr>
<td dir="ltr"><strong>Purpose</strong></td>
<td dir="ltr">Functions are used for creating combinational logic and are synthesizable.</td>
</tr>
<tr>
<td dir="ltr"><strong>Calling</strong></td>
<td dir="ltr">Functions can call other functions but cannot call tasks.</td>
</tr>
<tr>
<td dir="ltr"><strong>Variables</strong></td>
<td dir="ltr">Local variables declared inside a function are local to that function.</td>
</tr>
<tr>
<td dir="ltr"><strong>Assignment</strong></td>
<td dir="ltr">Non-blocking assignments are illegal within functions.</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Basic Function Example" dir="auto" class="heading" id="Basic_Function_Example_0">Basic Function Example</h2></div><div class="el-p"><p dir="auto">Here's a simple example of a function that adds two integers:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> function_example<span class="token punctuation">;</span>
    <span class="token comment">// Function declaration</span>
    <span class="token keyword">function</span> <span class="token keyword">integer</span> add_two_numbers<span class="token punctuation">;</span>
        <span class="token keyword">input</span> <span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
        <span class="token keyword">begin</span>
            add_two_numbers <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">endfunction</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token keyword">integer</span> result<span class="token punctuation">;</span>
        result <span class="token operator">=</span> <span class="token function">add_two_numbers</span><span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">,</span> <span class="token number">3</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Result: %d"</span><span class="token punctuation">,</span> result<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Automatic Functions" dir="auto" class="heading" id="Automatic_Functions_0">Automatic Functions</h2></div><div class="el-p"><p dir="auto">Functions can be declared as <strong>automatic</strong> to enable recursion and handle concurrent calls safely. This is particularly useful for recursive algorithms:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">function</span> <span class="token keyword">automatic</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> factorial<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i_Num<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>i_Num <span class="token operator">==</span> <span class="token number">1</span><span class="token punctuation">)</span> 
            factorial <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> 
            factorial <span class="token operator">=</span> i_Num <span class="token operator">*</span> <span class="token function">factorial</span><span class="token punctuation">(</span>i_Num<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endfunction</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <code>automatic</code> keyword allows the simulator to dynamically allocate memory for each function call, enabling proper recursion support.</p></div><div class="el-h2"><h2 data-heading="Practical Example: Adder Function" dir="auto" class="heading" id="Practical_Example_Adder_Function_0">Practical Example: Adder Function</h2></div><div class="el-p"><p dir="auto">A more practical example shows a function used in a 4-bit adder:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">function</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ADD<span class="token punctuation">;</span>
    <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> CIN<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> S<span class="token punctuation">,</span> COUT<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
        S <span class="token operator">=</span> A <span class="token operator">^</span> B <span class="token operator">^</span> CIN<span class="token punctuation">;</span>
        COUT <span class="token operator">=</span> <span class="token punctuation">(</span>A<span class="token operator">&amp;</span>B<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>A<span class="token operator">&amp;</span>CIN<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>B<span class="token operator">&amp;</span>CIN<span class="token punctuation">)</span><span class="token punctuation">;</span>
        ADD <span class="token operator">=</span> <span class="token operator">{</span>COUT<span class="token punctuation">,</span> S<span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endfunction</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This function can be called multiple times within the same module to implement a complete adder circuit.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">function</div></div><div class="canvas-node" style="z-index: 45; transform: translate(-960px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="task_0">task</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Tasks in Verilog" dir="auto" class="heading" id="Tasks_in_Verilog_0">Tasks in Verilog</h1></div><div class="el-p"><p dir="auto">Tasks in Verilog are reusable subroutines that allow digital designers to write more modular and maintainable code. Unlike functions, tasks are particularly powerful for testbench development and can handle timing-sensitive operations.</p></div><div class="el-h2"><h2 data-heading="Task Characteristics and Syntax" dir="auto" class="heading" id="Task_Characteristics_and_Syntax_0">Task Characteristics and Syntax</h2></div><div class="el-p"><p dir="auto">Tasks are declared using the <code>task</code> and <code>endtask</code> keywords and can be defined in two syntax styles:</p></div><div class="el-h3"><h3 data-heading="Style 1: Inline Arguments" dir="auto" class="heading" id="Style_1_Inline_Arguments_1">Style 1: Inline Arguments</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">task</span> <span class="token operator">&lt;</span>task_name<span class="token operator">&gt;</span> <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token operator">&lt;</span>port_list<span class="token operator">&gt;</span><span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token operator">&lt;</span>port_list<span class="token operator">&gt;</span><span class="token punctuation">,</span> <span class="token keyword">inout</span> <span class="token operator">&lt;</span>port_list<span class="token operator">&gt;</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// task code</span>
<span class="token keyword">endtask</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Style 2: Arguments in Body" dir="auto" class="heading" id="Style_2_Arguments_in_Body_1">Style 2: Arguments in Body</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">task</span> <span class="token operator">&lt;</span>task_name<span class="token operator">&gt;</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token operator">&lt;</span>port_list<span class="token operator">&gt;</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token operator">&lt;</span>port_list<span class="token operator">&gt;</span><span class="token punctuation">;</span>
    <span class="token keyword">inout</span> <span class="token operator">&lt;</span>port_list<span class="token operator">&gt;</span><span class="token punctuation">;</span>
    <span class="token comment">// task code</span>
<span class="token keyword">endtask</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Key Features of Tasks" dir="auto" class="heading" id="Key_Features_of_Tasks_0">Key Features of Tasks</h2></div><div class="el-p"><p dir="auto">Tasks have several distinctive characteristics that make them suitable for specific use cases:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Multiple Outputs</strong>: Tasks can have any number of input, output, and inout arguments.</li>
<li data-line="1" dir="auto"><strong>Time Delays</strong>: Tasks can include timing delays, event control, and timing control statements.</li>
<li data-line="2" dir="auto"><strong>Non-Zero Execution Time</strong>: Tasks may execute in non-zero simulation time.</li>
<li data-line="3" dir="auto"><strong>Flexible Arguments</strong>: Tasks can have zero or more arguments of any type.</li>
<li data-line="4" dir="auto"><strong>No Return Value</strong>: Tasks don't return values directly but pass results through output/inout arguments.</li>
</ul></div><div class="el-h2"><h2 data-heading="Basic Task Example" dir="auto" class="heading" id="Basic_Task_Example_0">Basic Task Example</h2></div><div class="el-p"><p dir="auto">Here's a simple task example that demonstrates timing delays:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> task_example<span class="token punctuation">;</span>
    <span class="token keyword">task</span> <span class="token function">compare</span><span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token keyword">int</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> done<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token function">if</span><span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span> <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a is greater than b"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span>a <span class="token operator">&lt;</span> b<span class="token punctuation">)</span> <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a is less than b"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a is equal to b"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token number">#10</span><span class="token punctuation">;</span> <span class="token comment">// Time delay - allowed in tasks</span>
        done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">endtask</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token keyword">bit</span> done<span class="token punctuation">;</span>
        <span class="token function">compare</span><span class="token punctuation">(</span><span class="token number">10</span><span class="token punctuation">,</span> <span class="token number">5</span><span class="token punctuation">,</span> done<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token function">if</span><span class="token punctuation">(</span>done<span class="token punctuation">)</span> <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"comparison completed at time = %0t"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Key Differences Between Tasks and Functions" dir="auto" class="heading" id="Key_Differences_Between_Tasks_and_Functions_0">Key Differences Between Tasks and Functions</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Aspect</th>
<th dir="ltr">Tasks</th>
<th dir="ltr">Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Return Value</strong></td>
<td dir="ltr">No return value; uses output/inout arguments</td>
<td dir="ltr">Returns a single value</td>
</tr>
<tr>
<td dir="ltr"><strong>Execution Time</strong></td>
<td dir="ltr">Can execute in non-zero simulation time</td>
<td dir="ltr">Execute in zero simulation time</td>
</tr>
<tr>
<td dir="ltr"><strong>Timing Controls</strong></td>
<td dir="ltr">Can contain delays, posedge, negedge, wait statements</td>
<td dir="ltr">Contains any timing control statements</td>
</tr>
<tr>
<td dir="ltr"><strong>Arguments</strong></td>
<td dir="ltr">Can have zero or more inputs, outputs, inouts</td>
<td dir="ltr">Have at least one input; only input arguments allowed</td>
</tr>
<tr>
<td dir="ltr"><strong>Calling Method</strong></td>
<td dir="ltr">Called as standalone statements</td>
<td dir="ltr">As operands in expressions</td>
</tr>
<tr>
<td dir="ltr"><strong>Calling Capability</strong></td>
<td dir="ltr">Can call other tasks and functions</td>
<td dir="ltr">Call other functions but not tasks</td>
</tr>
<tr>
<td dir="ltr"><strong>Assignment Types</strong></td>
<td dir="ltr">Can use both blocking and non-blocking assignments</td>
<td dir="ltr">Blocking assignments allowed</td>
</tr>
<tr>
<td dir="ltr"><strong>Use Cases</strong></td>
<td dir="ltr">Interface protocols, testbenches, sequential operations</td>
<td dir="ltr">Combinational logic, mathematical computations</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Practical Applications" dir="auto" class="heading" id="Practical_Applications_0">Practical Applications</h2></div><div class="el-p"><p dir="auto">Tasks are ideal for:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Testbench Operations</strong>: Driving complex interface protocols like SPI, I2C, or memory interfaces.</li>
<li data-line="1" dir="auto"><strong>Sequential Operations</strong>: Operations that require specific timing relationships</li>
<li data-line="2" dir="auto"><strong>Multiple Outputs</strong>: When you need to return multiple values from a procedure.</li>
<li data-line="3" dir="auto"><strong>Time-Sensitive Code</strong>: Any code that needs to model real hardware timing.</li>
</ul></div><div class="el-p"><p dir="auto">Functions are better for:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Combinational Logic</strong>: Pure computational tasks without timing requirements.</li>
<li data-line="1" dir="auto"><strong>Single Value Calculations</strong>: Mathematical operations, data conversions</li>
<li data-line="2" dir="auto"><strong>Expression Usage</strong>: When the result needs to be used directly in assignments or expressions</li>
</ul></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">task</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 46; transform: translate(-520px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="parameter_0">parameter</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="notUseDefparamm.md" href="verilog/other/notusedefparamm.html" target="_self" rel="noopener nofollow"></a>## User-Defined Parameters in Verilog</p></div><div class="el-h3"><h3 data-heading="What is a Parameter? (Simple Explanation)" dir="auto" class="heading" id="What_is_a_Parameter?_(Simple_Explanation)_0">What is a Parameter? (Simple Explanation)</h3></div><div class="el-p"><p dir="auto">A <strong>parameter</strong> in Verilog is like a <em>named constant</em> you create. Think of it as a special variable whose value does not change during simulation. You use parameters to make your Verilog modules more <strong>flexible</strong> and <strong>reusable</strong> because you can change the module's behavior just by changing the parameter value during instantiation—without changing the code itself.</p></div><div class="el-h3"><h3 data-heading="How Do You Define a Parameter?" dir="auto" class="heading" id="How_Do_You_Define_a_Parameter?_0">How Do You Define a Parameter?</h3></div><div class="el-p"><p dir="auto">To create a parameter, use the <code>parameter</code> keyword, followed by a name and a value:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">parameter</span> DATA_WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This sets up a constant called <code>DATA_WIDTH</code> with the value <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c38"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</p></div><div class="el-h3"><h3 data-heading="Where Do You Use Parameters?" dir="auto" class="heading" id="Where_Do_You_Use_Parameters?_0">Where Do You Use Parameters?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Module configuration:</strong> Such as setting data bus widths, address sizes, or timing constants.</li>
<li data-line="1" dir="auto"><strong>Design reusability:</strong> You can use the same module in different places with different settings.</li>
</ul></div><div class="el-h3"><h3 data-heading="Types of Parameters" dir="auto" class="heading" id="Types_of_Parameters_0">Types of Parameters</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Local Parameter (<code>localparam</code>):</strong> Only accessible within the module or block where it's defined.</li>
<li data-line="1" dir="auto"><strong>Global Parameter:</strong> Accessible throughout the module hierarchy when passed during instantiation.</li>
</ul></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Parameter Type</th>
<th dir="ltr">Scope</th>
<th dir="ltr">Usage Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">parameter</td>
<td dir="ltr">Module/global</td>
<td dir="ltr"><code>parameter WIDTH = 8;</code></td>
</tr>
<tr>
<td dir="ltr">localparam</td>
<td dir="ltr">Local to module/block</td>
<td dir="ltr"><code>localparam MIN_DELAY = 2;</code></td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Assigning/Overriding Parameters" dir="auto" class="heading" id="Assigning/Overriding_Parameters_0">Assigning/Overriding Parameters</h3></div><div class="el-p"><p dir="auto">Parameters can be assigned a value when <strong>instantiating</strong> a module. There are two ways:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Named Association:</strong></li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">mymodule #<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">WIDTH</span><span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> <span class="token punctuation">)</span> u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ol"><ol start="2">
<li data-line="0" dir="auto"><strong>Positional Association:</strong></li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">mymodule #<span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">You can also use the legacy <code>defparam</code> keyword to override a parameter, but this is less preferred for modern code.</p></div><div class="el-h3"><h3 data-heading="Examples for Each Abstraction Level" dir="auto" class="heading" id="Examples_for_Each_Abstraction_Level_0">Examples for Each Abstraction Level</h3></div><div class="el-h4"><h4 data-heading="Gate Level Example (not common, but possible for simple logic):" dir="auto" class="heading" id="Gate_Level_Example_(not_common,_but_possible_for_simple_logic)_0">Gate Level Example (not common, but possible for simple logic):</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// AND Gate Instance Using Parameters</span>
<span class="token keyword">module</span> and_gate #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> y <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Dataflow style due to simplicity</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><em>You see, the parameter <code>WIDTH</code> decides how many AND gates are created.</em></p></div><div class="el-h4"><h4 data-heading="Dataflow Level:" dir="auto" class="heading" id="Dataflow_Level_1">Dataflow Level:</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> adder #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">)</span> <span class="token punctuation">(</span> <span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> sum <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><em>Here, parameter <code>WIDTH</code> lets you create an adder of any size.</em></p></div><div class="el-h4"><h4 data-heading="Behavioral Level:" dir="auto" class="heading" id="Behavioral_Level_1">Behavioral Level:</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> counter #<span class="token punctuation">(</span><span class="token keyword">parameter</span> MAX_COUNT <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">)</span> <span class="token punctuation">(</span> <span class="token keyword">input</span> clk<span class="token punctuation">,</span> rst<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token kernel-function property">$clog2</span><span class="token punctuation">(</span>MAX_COUNT<span class="token punctuation">)</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">posedge</span> rst<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>rst<span class="token punctuation">)</span>
            count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>count <span class="token operator">&lt;</span> MAX_COUNT<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span>
            count <span class="token operator">&lt;=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            count <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><em>At this level, parameters let you control more complex behaviors, like count range.</em></p></div><div class="el-h3"><h3 data-heading="Key Keywords (With Simple Explanation)" dir="auto" class="heading" id="Key_Keywords_(With_Simple_Explanation)_0">Key Keywords (With Simple Explanation)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>parameter</code>: Declares a named constant at the module level.</li>
<li data-line="1" dir="auto"><code>localparam</code>: Declares a constant that cannot be overridden outside the module.</li>
<li data-line="2" dir="auto"><code>defparam</code>: Old way to override a parameter’s value from outside (not recommended anymore).</li>
<li data-line="3" dir="auto"><code>#(...)</code>: Syntax for parameter passing during module instantiation.</li>
</ul></div><div class="el-h3"><h3 data-heading="Why Use Parameters?" dir="auto" class="heading" id="Why_Use_Parameters?_0">Why Use Parameters?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Reusability:</strong> Same module, different sizes/behaviors.</li>
<li data-line="1" dir="auto"><strong>Maintainability:</strong> Change a value in one place only.</li>
<li data-line="2" dir="auto"><strong>Scalability:</strong> Eases building designs that must handle variable widths.</li>
</ul></div><div class="el-h3"><h3 data-heading="Real-World Example" dir="auto" class="heading" id="Real-World_Example_0">Real-World Example</h3></div><div class="el-p"><p dir="auto">Let's say you want to create two adders: one for <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c38"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit numbers, another for <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit numbers. Instead of writing two new modules, you write one <strong>parameterized adder</strong> and then "customize" it when you use it, like this:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">adder #<span class="token punctuation">(</span><span class="token number">8</span><span class="token punctuation">)</span> adder8 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a8<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b8<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum8<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
adder #<span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span> <span class="token function">adder16</span><span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a16<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b16<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum16<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This saves coding time and helps avoid errors.</p></div><div class="el-p"><p dir="auto"><strong>Summary</strong>: User-defined parameters in Verilog are a key feature for creating flexible, scalable, and reusable digital designs. They let you control constants such as widths, delays, or ranges directly at the module level, and adjust these easily during instantiation without changing the code structure.</p></div><div class="el-p"><p dir="auto">If you need more code examples or want to understand parameter usage in a specific scenario, let me know!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">parameter</div></div><div class="canvas-node" style="z-index: 21; transform: translate(40px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="notUseDefparamm_0">notUseDefparamm</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h2"><h2 data-heading="The `defparam` Statement in Verilog" dir="auto" class="heading" id="The_`defparam`_Statement_in_Verilog_0">The <code>defparam</code> Statement in Verilog</h2></div><div class="el-p"><p dir="auto">The <code>defparam</code> statement in Verilog is <strong>no longer recommended</strong> due to several important problems related to code safety, maintainability, and tool compatibility:</p></div><div class="el-h2"><h2 data-heading="Key Reasons Why `defparam` Is Deprecated" dir="auto" class="heading" id="Key_Reasons_Why_`defparam`_Is_Deprecated_0">Key Reasons Why <code>defparam</code> Is Deprecated</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">
<p><strong>Unpredictable behavior:</strong> <code>defparam</code> lets you override parameters anywhere in your code, even from different files or different levels in the design hierarchy. This makes it hard to track what value a parameter really has, especially in large projects. You could unintentionally change a parameter in many places, leading to confusion and bugs.</p>
</li>
<li data-line="2" dir="auto">
<p><strong>Difficult for tools to process:</strong> For software tools (like compilers and synthesis tools), supporting <code>defparam</code> means that they can't know the value of any parameter until they've read all your files (since something could override it at the very end). This complicates building reliable, predictable EDA tools.</p>
</li>
<li data-line="4" dir="auto">
<p><strong>Error-prone in big projects:</strong> In modern, complex VLSI designs with thousands of modules, using <code>defparam</code> can lead to mistakes and maintenance headaches. If you change the hierarchy or move modules around, you might break a <code>defparam</code> or accidentally override something you didn't intend to.</p>
</li>
<li data-line="6" dir="auto">
<p><strong>Unsynthesizable:</strong> Many synthesis tools don't support <code>defparam</code> at all, since it wasn't included in the official Verilog synthesis standard. This makes your code <strong>non-portable</strong> and may cause errors if you try to implement your design on a real chip.</p>
</li>
<li data-line="8" dir="auto">
<p><strong>Better alternatives exist:</strong> Verilog-2001 (and SystemVerilog) introduced <strong>named parameter override</strong> syntax during module instantiation, which is clearer and safer:</p>
<pre class="language-verilog" tabindex="0"><code data-line="9" class="language-verilog is-loaded">mymodule #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">WIDTH</span><span class="token punctuation">(</span><span class="token number">16</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
<p>This way, overrides are done at the point of instantiation and are easy to read, maintain, and tool-support.</p>
</li>
</ul></div><div class="el-h2"><h2 data-heading="In Summary" dir="auto" class="heading" id="In_Summary_0">In Summary</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Using <code>defparam</code> is considered a <strong>bad coding practice</strong>.</li>
<li data-line="1" dir="auto">Most modern code, companies, and the SystemVerilog standards group <strong>strongly discourage</strong> its use.</li>
<li data-line="2" dir="auto">Always use parameter override syntax (<code>#(...)</code>) introduced in Verilog-2001 for safer, more maintainable, and synthesizable designs.</li>
</ul></div><div class="el-p"><p dir="auto">If you need a demonstration or example showing the difference, just ask!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">notUseDefparamm</div></div><div class="canvas-node" style="z-index: 7; transform: translate(-4820px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="decoderMuxWithAssignment_0">decoderMuxWithAssignment</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Description Styles in Verilog" dir="auto" class="heading" id="Description_Styles_in_Verilog_0">Description Styles in Verilog</h1></div><div class="el-p"><p dir="auto">Verilog provides multiple abstraction levels for describing digital circuits, with Data Flow and Behavioral modeling being two primary description styles that offer different approaches to circuit design.</p></div><div class="el-h2"><h2 data-heading="Data Flow Modeling" dir="auto" class="heading" id="Data_Flow_Modeling_0">Data Flow Modeling</h2></div><div class="el-p"><p dir="auto">Data flow modeling represents circuits at a medium level of abstraction by describing how data flows between registers and how it is processed. This style uses continuous assignments to model combinational logic circuits.</p></div><div class="el-h2"><h2 data-heading="Continuous Assignment Characteristics" dir="auto" class="heading" id="Continuous_Assignment_Characteristics_0">Continuous Assignment Characteristics</h2></div><div class="el-p"><p dir="auto"><strong>Syntax and Usage:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Identified by the <code>assign</code> keyword</li>
<li data-line="1" dir="auto">Forms a static binding between the left-hand side (LHS) net and the right-hand side (RHS) expression</li>
<li data-line="2" dir="auto">The assignment is continuously active, meaning it updates whenever any signal in the RHS expression changes.</li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> out <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>        <span class="token comment">// Basic AND gate</span>
<span class="token keyword">assign</span> result <span class="token operator">=</span> sel <span class="token operator">?</span> a <span class="token punctuation">:</span> b<span class="token punctuation">;</span> <span class="token comment">// 2-to-1 MUX</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Key Rules:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The LHS must be a vector or scalar net (wire), not a register.</li>
<li data-line="1" dir="auto">The RHS can contain registers, nets, or function calls.</li>
<li data-line="2" dir="auto">Multiple <code>assign</code> statements can exist in a module and execute concurrently.</li>
</ul></div><div class="el-h2"><h2 data-heading="Hardware Generation Patterns" dir="auto" class="heading" id="Hardware_Generation_Patterns_0">Hardware Generation Patterns</h2></div><div class="el-p"><p dir="auto"><strong>MUX Generation:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Variable index on RHS: <code>assign out = data[select];</code> generates a multiplexer</li>
<li data-line="1" dir="auto">Conditional operator: <code>assign f = sel ? a : b;</code> creates a 2-to-1 MUX</li>
<li data-line="2" dir="auto">Constant index: <code>assign out = data[2];</code> generates only a wire connection</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Decoder Generation:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Variable index on LHS: <code>assign out[select] = in;</code> generates a decoder</li>
<li data-line="1" dir="auto">Constant index on LHS: <code>assign out[5] = in;</code> creates a simple wire connection</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Sequential Elements:</strong><br>
While primarily used for combinational circuits, continuous assignments can model some sequential elements like latches:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> Q <span class="token operator">=</span> En <span class="token operator">?</span> D <span class="token punctuation">:</span> Q<span class="token punctuation">;</span>  <span class="token comment">// D-type latch</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">decoderMuxWithAssignment</div></div><div class="canvas-node" style="z-index: 8; transform: translate(-3620px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="always_0">always</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">An <strong>always</strong> block is one of the <strong>procedural</strong> blocks in Verilog. Statements inside an <strong>always</strong> block are executed sequentially.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">event</span><span class="token punctuation">)</span>
	<span class="token punctuation">[</span>statement<span class="token punctuation">]</span>

<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">event</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Understanding the `always` Block" dir="auto" class="heading" id="Understanding_the_`always`_Block_0">Understanding the <code>always</code> Block</h2></div><div class="el-p"><p dir="auto">The <strong>always</strong> block is executed at some particular <strong>event</strong>. The <strong>event</strong> is defined by a <strong>sensitivity list</strong>.</p></div><div class="el-p"><p dir="auto">A <strong>sensitivity list</strong> is the expression that defines when the <strong>always</strong> block should be executed and is specified after the <code>@</code> operator within parentheses <code>( )</code>. This list may contain either one or a group of signals whose value change will execute the <strong>always</strong> block.</p></div><div class="el-p"><p dir="auto">In the code shown below, all statements inside the <strong>always</strong> block get executed whenever the value of signals <code>a</code> or <code>b</code> change.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Execute always block whenever value of "a" or "b" change</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Timing Control and Continuous Execution" dir="auto" class="heading" id="Timing_Control_and_Continuous_Execution_0">Timing Control and Continuous Execution</h3></div><div class="el-p"><p dir="auto">An <strong>always</strong> block can be used to realize <strong>combinational</strong> or <strong>sequential</strong> elements. A <strong>sequential</strong> element like <strong>flip flop</strong> becomes active when it is provided with a <strong>clock</strong> and <strong>reset</strong>. Similarly, a <strong>combinational</strong> block becomes active when one of its input values change. These hardware blocks are all working <strong>concurrently</strong> independent of each other. The connection between each is what determines the flow of data. To model this behavior, an <strong>always</strong> block is made as a <strong>continuous process</strong> that gets triggered and performs some action when a signal within the <strong>sensitivity list</strong> becomes active.</p></div><div class="el-p"><p dir="auto">In the following example, all statements within the <strong>always</strong> block get executed at every <strong>positive edge</strong> of the signal <code>clk</code>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Execute always block at positive edge of signal "clk"</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <strong>always</strong> block repeats continuously throughout the duration of a <strong>simulation</strong>. The <strong>sensitivity list</strong> brings along a certain sense of timing i.e. whenever any signal in the <strong>sensitivity list</strong> changes, the <strong>always</strong> block is triggered. If there are no timing control statements within an <strong>always</strong> block, the <strong>simulation</strong> will hang because of a zero-delay infinite loop!</p></div><div class="el-p"><p dir="auto">The example shown below is an <strong>always</strong> block that attempts to invert the value of the signal <code>clk</code>. The statement is executed after every <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> <strong>time units</strong>. Hence, it executes forever because of the absence of a delay in the statement.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// always block is started at time 0 units</span>
<span class="token comment">// But when is it supposed to be repeated ?</span>
<span class="token comment">// There is no time control, and hence it will stay and</span>
<span class="token comment">// be repeated at 0 time units only. This continues</span>
<span class="token comment">// in a loop and simulation will hang !</span>
<span class="token important">always</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Even if the <strong>sensitivity list</strong> is empty, there should be some other form of <strong>time delay</strong>. <strong>Simulation</strong> time is advanced by a <strong>delay statement</strong> within the <strong>always</strong> construct as shown below. Now, the clock inversion is done after every <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> <strong>time units</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always</span> <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Note</strong>: Explicit <strong>delays</strong> are not <strong>synthesizable</strong> into logic gates!</p></div><div class="el-p"><p dir="auto">Hence real Verilog design code always require a <strong>sensitivity list</strong>.</p></div><div class="el-h2"><h2 data-heading="`always` Block for Sequential Logic: T Flip-Flop Example" dir="auto" class="heading" id="`always`_Block_for_Sequential_Logic_T_Flip-Flop_Example_0"><code>always</code> Block for Sequential Logic: T Flip-Flop Example</h2></div><div class="el-p"><p dir="auto">The code shown below defines a <strong>module</strong> called <code>tff</code> that accepts a data <strong>input</strong>, <strong>clock</strong> and active-low <strong>reset</strong>. The <strong>output</strong> gets inverted whenever <code>d</code> is found to be <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> at the <strong>positive edge</strong> of <strong>clock</strong>. Here, the <strong>always</strong> block is triggered either at the <strong>positive edge</strong> of <code>clk</code> or the <strong>negative edge</strong> of <code>rstn</code>.</p></div><div class="el-p"><p dir="auto">The following events happen at the <strong>positive edge</strong> of <strong>clock</strong> and are repeated for all <strong>positive edges</strong> of <strong>clock</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">First <code>if</code> block checks value of active-low <strong>reset</strong> <code>rstn</code>.</li>
<li data-line="1" dir="auto">If <code>rstn</code> is zero, then <strong>output</strong> <code>q</code> should be <strong>reset</strong> to default value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="2" dir="auto">If <code>rstn</code> is one, then it means <strong>reset</strong> is not applied and should follow default behavior.</li>
<li data-line="3" dir="auto">If the previous step is false:</li>
<li data-line="4" dir="auto">Check value of <code>d</code> and if it is found to be one, then invert value of <code>q</code>.</li>
<li data-line="5" dir="auto">If <code>d</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then maintain value of <code>q</code>.</li>
</ol></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tff <span class="token punctuation">(</span><span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rstn<span class="token punctuation">,</span>	<span class="token keyword">output</span> <span class="token keyword">reg</span> 	q<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rstn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
			q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			<span class="token keyword">if</span> <span class="token punctuation">(</span>d<span class="token punctuation">)</span>
				q <span class="token operator">&lt;=</span> <span class="token operator">~</span>q<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				q <span class="token operator">&lt;=</span> q<span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The following events happen at <strong>negative edge</strong> of <code>rstn</code> and happen at all such occurrences:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">First <code>if</code> block checks value of active-low <strong>reset</strong> <code>rstn</code>. At <strong>negative edge</strong> of the signal, its value is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="1" dir="auto">If value of <code>rstn</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then it means <strong>reset</strong> is applied and <strong>output</strong> should be <strong>reset</strong> to default value of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>.</li>
<li data-line="2" dir="auto">The case where value of <code>rstn</code> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> is not considered because the current <strong>event</strong> is <strong>negative edge</strong> of the <code>rstn</code>.</li>
</ol></div><div class="el-h2"><h2 data-heading="`always` Block for Combinational Logic Example" dir="auto" class="heading" id="`always`_Block_for_Combinational_Logic_Example_0"><code>always</code> Block for Combinational Logic Example</h2></div><div class="el-p"><p dir="auto">An <strong>always</strong> block can also be used in the design of <strong>combinational</strong> blocks. For example the following digital circuit represents a combination of three different logic gates that provide a certain <strong>output</strong> at signal <code>o</code>.</p></div><div class="el-p"><p dir="auto"><span alt="assign-combo.png" src="verilog/img/img/assign-combo.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="assign-combo.png" src="verilog/img/img/assign-combo.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The code shown below is a <strong>module</strong> with four <strong>input</strong> ports and a single <strong>output</strong> port called <code>o</code>. The <strong>always</strong> block is triggered whenever any of the signals in the <strong>sensitivity list</strong> changes in value. <strong>Output</strong> signal is declared as type <strong><code>reg</code></strong> in the <strong>module</strong> port list because it is used in a <strong>procedural block</strong>. All signals used in a <strong>procedural block</strong> should be declared as type <strong><code>reg</code></strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> combo <span class="token punctuation">(</span>	<span class="token keyword">input</span> 	a<span class="token punctuation">,</span>
      			<span class="token keyword">input</span>	b<span class="token punctuation">,</span>
              	<span class="token keyword">input</span>	c<span class="token punctuation">,</span>
              	<span class="token keyword">input</span>	d<span class="token punctuation">,</span>
  	            <span class="token keyword">output</span> <span class="token keyword">reg</span> o<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    o <span class="token operator">&lt;=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>c<span class="token operator">^</span>d<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">See that the signal <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> whenever the <strong>combinational expression</strong> on the RHS becomes true. Similarly <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> when RHS is false.</p></div><div class="el-p"><p dir="auto">Simulation Output<br>
<img alt="combo-gates-wave" src="https://www.chipverify.com/images/verilog/assign-combo-wave.PNG" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-h2"><h2 data-heading="Synthesis Guidelines for `always` Blocks" dir="auto" class="heading" id="Synthesis_Guidelines_for_`always`_Blocks_0">Synthesis Guidelines for <code>always</code> Blocks</h2></div><div class="el-p"><p dir="auto">It is possible for an <strong>always</strong> block to not be <strong>synthesis friendly</strong>, if it does not follow one of the following templates.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Template #1: Use for combinational logic, all inputs mentioned in</span>
<span class="token comment">// sensitivity list ensures that it infers a combo block</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>all_inputs<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token comment">// Combinational logic</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #2: Use of a if condition without else can cause a latch</span>
<span class="token comment">// because the previous value has to be held since new value is not</span>
<span class="token comment">// defined by a missing else clause</span>
<span class="token important">always @</span> <span class="token punctuation">(</span>all_inputs<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token comment">// latch value assignments</span>
	<span class="token keyword">end</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #3: Use clock in sensitivity list for sequential elements</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token comment">// behavior to do at posedge clock</span>
<span class="token keyword">end</span>

<span class="token comment">// Template #4: Use clock and async reset in sensitivity list</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> resetn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> resetn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token comment">// behavior to do during reset</span>
	<span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
		<span class="token comment">// behavior when not in reset</span>
	<span class="token keyword">end</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">always</div></div><div class="canvas-node" style="z-index: 9; transform: translate(-3180px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Initial_0">Initial</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">A set of Verilog statements are usually executed sequentially in a simulation. These statements are placed inside a <em>procedural</em> block. There are mainly two types of <em>procedural</em> blocks in Verilog - <strong>initial</strong> and <strong>always</strong>.</p></div><div class="el-h2"><h2 data-heading="The `initial` Block" dir="auto" class="heading" id="The_`initial`_Block_0">The <code>initial</code> Block</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span>
	<span class="token punctuation">[</span>single statement<span class="token punctuation">]</span>

<span class="token keyword">initial</span> <span class="token keyword">begin</span>
	<span class="token punctuation">[</span>multiple statements<span class="token punctuation">]</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">An <code>initial</code> block is not <a data-tooltip-position="top" aria-label="https://www.chipverify.com/verilog/asic-soc-chip-design-flow" rel="noopener nofollow" class="external-link is-unresolved" href="https://www.chipverify.com/verilog/asic-soc-chip-design-flow" target="_self"><strong>synthesizable</strong></a> and hence cannot be converted into a hardware schematic with digital elements. Hence <code>initial</code> blocks do not serve much purpose than to be used in simulations. These blocks are primarily used to initialize variables and drive design ports with specific values.</p></div><div class="el-h3"><h3 data-heading="Characteristics and Usage" dir="auto" class="heading" id="Characteristics_and_Usage_0">Characteristics and Usage</h3></div><div class="el-p"><p dir="auto">An <code>initial</code> block is started at the beginning of a simulation at <strong>time 0 unit</strong>. This block will be <strong>executed only once</strong> during the entire simulation. Execution of an <code>initial</code> block finishes once all the statements within the block are executed.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-initial-block" src="https://www.chipverify.com/images/verilog/initial-flash-1.PNG" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-p"><p dir="auto">The image shown above has a <code>module</code> called <code>behave</code> which has two internal signals called <code>a</code> and <code>b</code>. The <code>initial</code> block has only one statement and hence it is not necessary to place the statement within <code>begin</code> and <code>end</code>. This statement assigns the value <code>2'b10</code> to <code>a</code> when the <code>initial</code> block is started at time <strong>0 units</strong>.</p></div><div class="el-p"><p dir="auto">The code shown below has an additional statement that assigns some value to the signal <code>b</code>. However this happens only after <strong>10 time units</strong> from execution of previous statement. This means that <code>a</code> is assigned first with the given value and then after <strong>10 time units</strong>, <code>b</code> is assigned to <code>0</code>.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-initial-block-begin-end" src="https://www.chipverify.com/images/verilog/initial-flash-3.png" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-h2"><h2 data-heading="Multiple `initial` Blocks" dir="auto" class="heading" id="Multiple_`initial`_Blocks_0">Multiple <code>initial</code> Blocks</h2></div><div class="el-p"><p dir="auto">There are <strong>no limits</strong> to the number of <code>initial</code> blocks that can be defined inside a module.</p></div><div class="el-p"><p dir="auto">The code shown below has <em>three</em> <code>initial</code> blocks all of which are <strong>started at the same time and run in parallel</strong>. However, depending on the statements and the delays within each <code>initial</code> block, the time taken to finish the block may vary.</p></div><div class="el-p"><p dir="auto"><img alt="verilog-multiple-initial-blocks" src="https://www.chipverify.com/images/verilog/initial-flash-2.PNG" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-p"><p dir="auto">In this example, the first block has a delay of <strong>20 units</strong>, while the second has a total delay of <strong>50 units</strong> (<code>10 + 40</code>) and the last block has a delay of <strong>60 units</strong>. Hence the simulation takes <strong>60 time units</strong> to complete since there is at least one <code>initial</code> block still running until <strong>60 time units</strong>.</p></div><div class="el-h2"><h2 data-heading="Terminating Simulation with `$finish`" dir="auto" class="heading" id="Terminating_Simulation_with_`$finish`_0">Terminating Simulation with <code>$finish</code></h2></div><div class="el-p"><p dir="auto"><code>$finish</code> is a Verilog system task that tells the simulator to <strong>terminate the current simulation</strong>.</p></div><div class="el-p"><p dir="auto">If the last block had a delay of <strong>30 time units</strong> like shown below, the simulation would have ended at <strong>30 time units</strong> thereby <strong>killing all the other <code>initial</code> blocks</strong> that are active at that time.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">initial</span> <span class="token keyword">begin</span>
	<span class="token number">#30</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Synthesizability of `initial` Blocks" dir="auto" class="heading" id="Synthesizability_of_`initial`_Blocks_0">Synthesizability of <code>initial</code> Blocks</h2></div><div class="el-p"><p dir="auto">An <code>initial</code> block is <strong>not synthesizable</strong>.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Initial</div></div><div class="canvas-node" data-text-align="center" style="z-index: 22; transform: translate(-450px, 4430px); width: 260px; height: 80px; --canvas-node-width: 260px; --canvas-node-height: 80px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 28px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Other" dir="auto" class="heading" id="Other_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Other</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" data-text-align="center" style="z-index: 10; transform: translate(-3567px, 4420px); width: 295px; height: 80px; --canvas-node-width: 295px; --canvas-node-height: 80px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 28px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Behavioral" dir="auto" class="heading" id="Behavioral_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Behavioral</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 32; transform: translate(-1220px, 2380px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Operators_Precedence_0">Operators Precedence</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="modelingStyles.md" href="verilog/start/modelingstyles.html" target="_self" rel="noopener nofollow"></a><br>
Verilog provides a comprehensive set of operators for digital design and hardware description. Here's a complete overview of all operator categories with practical examples.</p></div><div class="el-h2"><h2 data-heading="Arithmetic Operators" dir="auto" class="heading" id="Arithmetic_Operators_0">Arithmetic Operators</h2></div><div class="el-p"><p dir="auto">Verilog arithmetic operators perform mathematical operations on operands.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
<th dir="ltr">Operands</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">+</td>
<td dir="ltr">Addition</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">-</td>
<td dir="ltr">Subtraction</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">*</td>
<td dir="ltr">Multiplication</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">/</td>
<td dir="ltr">Division</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">%</td>
<td dir="ltr">Modulus</td>
<td dir="auto">2</td>
</tr>
<tr>
<td dir="auto">**</td>
<td dir="ltr">Exponentiation</td>
<td dir="auto">2</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> arithmetic_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span>  <span class="token comment">// 6 in hex</span>
    i2 <span class="token operator">=</span> <span class="token number">4'h2</span><span class="token punctuation">;</span>  <span class="token comment">// 2 in hex</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Add: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">+</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 8</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Sub: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">-</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 4</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Mul: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">*</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: c (12 in hex)</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Div: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">/</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 3</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Pow: %0h"</span><span class="token punctuation">,</span> i2 <span class="token operator">**</span> <span class="token number">3</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 8</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Mod: %0h"</span><span class="token punctuation">,</span> i1 <span class="token operator">%</span> i2<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 0</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Relational Operators" dir="auto" class="heading" id="Relational_Operators_0">Relational Operators</h2></div><div class="el-p"><p dir="auto">Relational operators compare two operands and return 1 (true) or 0 (false).</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&gt;</td>
<td dir="ltr">Greater than</td>
</tr>
<tr>
<td dir="auto">&gt;=</td>
<td dir="ltr">Greater than or equal</td>
</tr>
<tr>
<td dir="auto">&lt;</td>
<td dir="ltr">Less than</td>
</tr>
<tr>
<td dir="auto">&lt;=</td>
<td dir="ltr">Less than or equal</td>
</tr>
<tr>
<td dir="auto">==</td>
<td dir="ltr">Equal to</td>
</tr>
<tr>
<td dir="auto">!=</td>
<td dir="ltr">Not equal to</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> relational_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span> i2 <span class="token operator">=</span> <span class="token number">4'h2</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &gt; i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&gt;</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &gt;= i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&gt;=</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &lt; i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&lt;</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"i1 &lt;= i2: %h"</span><span class="token punctuation">,</span> i1<span class="token operator">&lt;=</span>i2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Output: 0</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Case Equality Operators" dir="auto" class="heading" id="Case_Equality_Operators_0">Case Equality Operators</h2></div><div class="el-p"><p dir="auto">Verilog has <strong>four equality operators</strong>:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Name</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">==</td>
<td dir="ltr">Logical equality</td>
<td dir="ltr">Returns X if either operand contains X or Z</td>
</tr>
<tr>
<td dir="auto">!=</td>
<td dir="ltr">Logical inequality</td>
<td dir="ltr">Returns X if either operand contains X or Z</td>
</tr>
<tr>
<td dir="auto">===</td>
<td dir="ltr">Case equality</td>
<td dir="ltr">Compares X and Z as distinct values</td>
</tr>
<tr>
<td dir="auto">!==</td>
<td dir="ltr">Case inequality</td>
<td dir="ltr">Compares X and Z as distinct values</td>
</tr>
</tbody>
</table></div><div class="el-h3"><h3 data-heading="Key Differences with Examples" dir="auto" class="heading" id="Key_Differences_with_Examples_0">Key Differences with Examples</h3></div><div class="el-p"><p dir="auto"><strong>Logical Equality (<code>==</code>, <code>!=</code>):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> logical_equality<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">==</span> b<span class="token punctuation">)</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Not equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// This will execute because of X</span>
    <span class="token comment">// Result of (a == b) is X (unknown), treated as false in if condition</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Case Equality (<code>===</code>, <code>!==</code>):</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> case_equality<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">===</span> b<span class="token punctuation">)</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Case equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// This WILL execute</span>
    <span class="token keyword">else</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Case not equal"</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// This will NOT execute</span>
    <span class="token comment">// X and Z values are compared bit-by-bit as distinct values</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Logical Operators" dir="auto" class="heading" id="Logical_Operators_0">Logical Operators</h2></div><div class="el-p"><p dir="auto">Logical operators work with Boolean expressions and are used to combine conditions.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&amp;&amp;</td>
<td dir="ltr">Logical AND</td>
</tr>
<tr>
<td dir="auto">|</td>
<td dir="ltr">Logical OR</td>
</tr>
<tr>
<td dir="auto">!</td>
<td dir="ltr">Logical NOT</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Logical operators return 1 (true) or 0 (false)</span>
result <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;&amp;</span> <span class="token punctuation">(</span>c <span class="token operator">&lt;</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Both conditions must be true</span>
result <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">==</span> b<span class="token punctuation">)</span> <span class="token operator">||</span> <span class="token punctuation">(</span>c <span class="token operator">==</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Either condition can be true</span>
result <span class="token operator">=</span> <span class="token operator">!</span><span class="token punctuation">(</span>a <span class="token operator">&gt;</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>             <span class="token comment">// Negation of the condition</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Bitwise Operators" dir="auto" class="heading" id="Bitwise_Operators_0">Bitwise Operators</h2></div><div class="el-p"><p dir="auto">Bitwise operators perform bit-by-bit operations on operands.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&amp;</td>
<td dir="ltr">Bitwise AND</td>
</tr>
<tr>
<td dir="auto">|</td>
<td dir="ltr">Bitwise OR</td>
</tr>
<tr>
<td dir="auto">^</td>
<td dir="ltr">Bitwise XOR</td>
</tr>
<tr>
<td dir="auto">~&amp;</td>
<td dir="ltr">Bitwise NAND</td>
</tr>
<tr>
<td dir="auto">~|</td>
<td dir="ltr">Bitwise NOR</td>
</tr>
<tr>
<td dir="auto">~^</td>
<td dir="ltr">Bitwise XNOR</td>
</tr>
<tr>
<td dir="auto">~</td>
<td dir="ltr">Bitwise NOT</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> b <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> c <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>  <span class="token comment">// Result: 4'b1000</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Reduction Operators" dir="auto" class="heading" id="Reduction_Operators_0">Reduction Operators</h2></div><div class="el-p"><p dir="auto">Reduction operators take a multi-bit input and produce a single-bit output by performing the operation across all bits.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&amp;</td>
<td dir="ltr">Reduction AND</td>
</tr>
<tr>
<td dir="auto">|</td>
<td dir="ltr">Reduction OR</td>
</tr>
<tr>
<td dir="auto">^</td>
<td dir="ltr">Reduction XOR</td>
</tr>
<tr>
<td dir="auto">~&amp;</td>
<td dir="ltr">Reduction NAND</td>
</tr>
<tr>
<td dir="auto">~|</td>
<td dir="ltr">Reduction NOR</td>
</tr>
<tr>
<td dir="auto">~^</td>
<td dir="ltr">Reduction XNOR</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">reduction_operators</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> r_C<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"AND Reduction of 4'b1101 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">&amp;</span><span class="token number">4'b1101</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"AND Reduction of 4'b1111 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">&amp;</span><span class="token number">4'b1111</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"OR Reduction of 4'b1101 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">|</span><span class="token number">4'b1101</span><span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"OR Reduction of 4'b0000 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">|</span><span class="token number">4'b0000</span><span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Output: 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"XOR Reduction of 4'b1101 is: %b"</span><span class="token punctuation">,</span> <span class="token operator">^</span><span class="token number">4'b1101</span><span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 1</span>
    r_C <span class="token operator">=</span> <span class="token operator">|</span><span class="token number">4'b0010</span><span class="token punctuation">;</span>  <span class="token comment">// Store reduction result</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Stored reduction result: %b"</span><span class="token punctuation">,</span> r_C<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// Output: 1</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Shift Operators" dir="auto" class="heading" id="Shift_Operators_0">Shift Operators</h2></div><div class="el-p"><p dir="auto">Shift operators move bits left or right by a specified number of positions.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">&lt;&lt;</td>
<td dir="ltr">Logical left shift</td>
</tr>
<tr>
<td dir="auto">&gt;&gt;</td>
<td dir="ltr">Logical right shift</td>
</tr>
<tr>
<td dir="auto">&lt;&lt;&lt;</td>
<td dir="ltr">Arithmetic left shift</td>
</tr>
<tr>
<td dir="auto">&gt;&gt;&gt;</td>
<td dir="ltr">Arithmetic right shift</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> shift_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> o1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i2<span class="token punctuation">,</span> o2<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token comment">// Logical shift</span>
    i1 <span class="token operator">=</span> <span class="token number">8'b1111_0000</span><span class="token punctuation">;</span>
    o1 <span class="token operator">=</span> i1 <span class="token operator">&gt;&gt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 00011110</span>
    o1 <span class="token operator">=</span> i1 <span class="token operator">&lt;&lt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 00011110</span>
    <span class="token comment">// Arithmetic shift (preserves sign bit)</span>
    i2 <span class="token operator">=</span> <span class="token number">8'b1111_0000</span><span class="token punctuation">;</span>
    o2 <span class="token operator">=</span> i2 <span class="token operator">&gt;&gt;&gt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 01111110</span>
    o2 <span class="token operator">=</span> i2 <span class="token operator">&lt;&lt;&lt;</span> <span class="token number">3</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 10000000</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Conditional Operator" dir="auto" class="heading" id="Conditional_Operator_0">Conditional Operator</h2></div><div class="el-p"><p dir="auto">The conditional or ternary  operator provides a compact way to select between two values.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Operator</th>
<th dir="ltr">Description</th>
<th dir="ltr">Operands</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto">?:</td>
<td dir="ltr">Conditional</td>
<td dir="auto">3</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Syntax:</strong> <code>result = condition ? true_expression : false_expression</code></p></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> conditional_op<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> i1<span class="token punctuation">,</span> i2<span class="token punctuation">,</span> result<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span> i2 <span class="token operator">=</span> <span class="token number">4'h2</span><span class="token punctuation">;</span>
    result <span class="token operator">=</span> <span class="token punctuation">(</span>i1 <span class="token operator">&gt;</span> i2<span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 1</span>
    i1 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span> i2 <span class="token operator">=</span> <span class="token number">4'h6</span><span class="token punctuation">;</span>
    result <span class="token operator">=</span> <span class="token punctuation">(</span>i1 <span class="token operator">&gt;</span> i2<span class="token punctuation">)</span> <span class="token operator">?</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 0</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Concatenation and Replication" dir="auto" class="heading" id="Concatenation_and_Replication_0">Concatenation and Replication</h2></div><div class="el-p"><p dir="auto"><strong>Concatenation operator <code>{}</code>:</strong> Joins multiple signals together</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> result <span class="token operator">=</span> <span class="token operator">{</span>a<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">;</span>  <span class="token comment">// Combine two 4-bit values</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Replication operator <code>{n{value}}</code>:</strong> Creates multiple copies</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> result <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">4</span><span class="token operator">{</span><span class="token number">2'b10</span><span class="token operator">}}</span><span class="token punctuation">;</span>  <span class="token comment">// Result: 8'b10101010</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">These operators form the foundation of Verilog hardware description and are essential for digital system design, providing the building blocks for complex logic implementations and arithmetic operations.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Operators Precedence</div></div><div class="canvas-node" style="z-index: 33; transform: translate(-1220px, 1880px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Driving_Strengths_0">Driving Strengths</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Operators Precedence.md" href="verilog/data-type-&amp;-operations/operators-precedence.html" target="_self" rel="noopener nofollow"></a><br>
In <strong>Verilog</strong>, the <strong>strength</strong> of driving a net refers to the relative power or capability of a driver to influence the value of a net.</p></div><div class="el-h2"><h2 data-heading="Types of Strengths" dir="auto" class="heading" id="Types_of_Strengths_0">Types of Strengths</h2></div><div class="el-p"><p dir="auto">Two types of <strong>strengths</strong> can be specified in a net declaration:</p></div><div class="el-h3"><h3 data-heading="Charge Strength" dir="auto" class="heading" id="Charge_Strength_0">Charge Strength</h3></div><div class="el-p"><p dir="auto"><strong>Charge strength</strong> is specifically used with <strong><code>trireg</code></strong> nets to model charge storage. It indicates the relative size of the capacitance associated with the net indicated by either <strong><code>small</code></strong>, <strong><code>medium</code></strong>, or <strong><code>large</code></strong>.</p></div><div class="el-p"><p dir="auto">This strength determines how quickly a charge can decay on the net when it is not actively driven, allowing for more accurate simulation of real-world behavior in circuits that involve capacitive elements. The default charge strength of a <strong><code>trireg</code></strong> net is <strong><code>medium</code></strong>.</p></div><div class="el-p"><p dir="auto">The simulation time for charge decay should be defined in the delay specification for the <strong><code>trireg</code></strong> net.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">trireg</span>                          a_net<span class="token punctuation">;</span>    <span class="token comment">// strength medium by default</span>
<span class="token keyword">trireg</span>   <span class="token punctuation">(</span><span class="token keyword">medium</span><span class="token punctuation">)</span> #<span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">0</span><span class="token punctuation">,</span> <span class="token number">100</span><span class="token punctuation">)</span>  cap1<span class="token punctuation">;</span>     <span class="token comment">// strength medium, charge decay time of 100 time units</span>
<span class="token keyword">trireg</span>   <span class="token punctuation">(</span><span class="token keyword">large</span><span class="token punctuation">)</span>  <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>         cap2<span class="token punctuation">;</span>     <span class="token comment">// strength large, no decay time</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Drive Strength" dir="auto" class="heading" id="Drive_Strength_0">Drive Strength</h3></div><div class="el-p"><p dir="auto"><strong>Drive strength</strong> refers to the capability of a driver to influence the value of a net. It indicates how strongly a signal is driven on the output terminals of a gate or net.</p></div><div class="el-p"><p dir="auto"><strong>Drive strength</strong> is crucial in resolving conflicts when multiple drivers attempt to control a net. The net will take on the value from the strongest driver, and if there are conflicting values from drivers of the same strength, the result will be unknown (x).</p></div><div class="el-p"><p dir="auto">When using the <strong><code>assign</code></strong> statement, you can specify the driving strength explicitly. The syntax for this is:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span>  <span class="token punctuation">(</span>strength1<span class="token punctuation">,</span> strength0<span class="token punctuation">)</span> net <span class="token operator">=</span> expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>strength1</code></strong>: The strength when the net is driven to logic <strong><code>1</code></strong>.</li>
<li data-line="1" dir="auto"><strong><code>strength0</code></strong>: The strength when the net is driven to logic <strong><code>0</code></strong>.</li>
</ul></div><div class="el-p"><p dir="auto">If no strengths are specified, the default drive strength is typically <strong><code>strong</code></strong>, which means that the net will take on the value from a strong driver if multiple drivers are present.</p></div><div class="el-p"><p dir="auto">If multiple drivers with different strengths attempt to drive a net, the net will take on the value of the strongest driver. If two or more drivers have the same strength but different values, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> out<span class="token punctuation">;</span>

<span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> out <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span> <span class="token comment">// Drives 'out' with strong1 when true</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">In this example, if <code>a &amp; b</code> evaluates to <strong><code>1</code></strong>, <code>out</code> will be driven with a strong signal; if it evaluates to <strong><code>0</code></strong>, it will be driven weakly.</p></div><div class="el-h2"><h2 data-heading="Specific Drive Strengths" dir="auto" class="heading" id="Specific_Drive_Strengths_0">Specific Drive Strengths</h2></div><div class="el-h3"><h3 data-heading="`supply0` and `supply1`" dir="auto" class="heading" id="`supply0`_and_`supply1`_0"><code>supply0</code> and <code>supply1</code></h3></div><div class="el-p"><p dir="auto">The <strong><code>supply0</code></strong> net is a net that is always driven to a logic low (<strong><code>0</code></strong>) value. It is typically used to represent a ground connection or a negative power supply in a circuit. When connected to other components, it ensures that those components see a consistent low voltage level. If no other driver is present, the value of a <strong><code>supply0</code></strong> net remains <strong><code>0</code></strong>. It can be used in simulations to model scenarios where certain parts of the circuit are grounded.</p></div><div class="el-p"><p dir="auto">The <strong><code>supply1</code></strong> net is a net that is always driven to a logic high (<strong><code>1</code></strong>) value. It represents a positive power supply connection, ensuring that connected components receive a consistent high voltage level. Similar to <strong><code>supply0</code></strong>, if no other driver is present, the value of a <strong><code>supply1</code></strong> net remains <strong><code>1</code></strong>. This is useful for modeling scenarios where certain parts of the circuit are powered.</p></div><div class="el-h3"><h3 data-heading="`strong0` and `strong1`" dir="auto" class="heading" id="`strong0`_and_`strong1`_0"><code>strong0</code> and <code>strong1</code></h3></div><div class="el-p"><p dir="auto">The <strong><code>strong0</code></strong> keyword indicates that the driver will actively drive the net to a logic low (<strong><code>0</code></strong>) with <strong><code>strong</code></strong> strength. When a net is assigned a value using <strong><code>strong0</code></strong>, it signifies that the driver has a robust capability to pull the net down to <strong><code>0</code></strong>, overriding weaker drivers.</p></div><div class="el-p"><p dir="auto">The <strong><code>strong1</code></strong> keyword signifies that the driver will actively drive the net to a logic high (<strong><code>1</code></strong>) with <strong><code>strong</code></strong> strength. When a net is assigned a value using <strong><code>strong1</code></strong>, it indicates that the driver can effectively pull the net up to <strong><code>1</code></strong>, overpowering any weaker drivers.</p></div><div class="el-p"><p dir="auto">If multiple drivers are connected to the same net, the net will take on the value from the strongest driver. If there are conflicting values from drivers of equal strength, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span>    <span class="token comment">// Drives my_net high with strong strength</span>
<span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">strong0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> another_signal<span class="token punctuation">;</span> <span class="token comment">// Drives my_net low with strong strength</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="`pull0` and `pull1`" dir="auto" class="heading" id="`pull0`_and_`pull1`_0"><code>pull0</code> and <code>pull1</code></h3></div><div class="el-p"><p dir="auto">The <strong><code>pull0</code></strong> strength indicates that a net has a resistive pull-down device connected to it. When a net is assigned the <strong><code>pull0</code></strong> strength, it will be driven to a logic low (<strong><code>0</code></strong>) when no other drivers are actively driving it high. This ensures that the net defaults to <strong><code>0</code></strong> if left floating. If no drivers are present or if all drivers are in a high-impedance state (z), the net will resolve to <strong><code>0</code></strong> due to the pull-down effect.</p></div><div class="el-p"><p dir="auto">The <strong><code>pull1</code></strong> strength signifies that a net has a resistive pull-up device connected to it. When assigned the <strong><code>pull1</code></strong> strength, the net will be driven to a logic high (<strong><code>1</code></strong>) when no other drivers are actively driving it low. This ensures that the net defaults to <strong><code>1</code></strong> if left floating. Similar to <strong><code>pull0</code></strong>, if no drivers are present or all are in high-impedance state (z), the net will resolve to <strong><code>1</code></strong> due to the pull-up effect.</p></div><div class="el-p"><p dir="auto">If a net with pull strengths experiences conflicting values from active drivers, the strongest driver will take precedence. If two drivers of equal strength drive different values, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">pull1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span> <span class="token comment">// Pulls up to 1 unless driven low</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="`weak0` and `weak1`" dir="auto" class="heading" id="`weak0`_and_`weak1`_0"><code>weak0</code> and <code>weak1</code></h3></div><div class="el-p"><p dir="auto">The <strong><code>weak0</code></strong> strength indicates that a net will be driven to a logic low (<strong><code>0</code></strong>) with a weak driving capability. When a net is assigned the <strong><code>weak0</code></strong> strength, it signifies that the driver can pull the net down to <strong><code>0</code></strong>, but it is not as strong as other driving strengths like <strong><code>strong0</code></strong> or <strong><code>pull0</code></strong>. This is useful in situations where you want to allow for the possibility of other stronger drivers to take precedence. If no stronger drivers are present, the net will resolve to <strong><code>0</code></strong> when driven by <strong><code>weak0</code></strong>.</p></div><div class="el-p"><p dir="auto">The <strong><code>weak1</code></strong> strength indicates that a net will be driven to a logic high (<strong><code>1</code></strong>) with a weak driving capability. When assigned the <strong><code>weak1</code></strong> strength, it means that the driver can pull the net up to <strong><code>1</code></strong>, but again, it is weaker than other driving strengths like <strong><code>strong1</code></strong> or <strong><code>pull1</code></strong>. This allows for potential overriding by stronger drivers. If no stronger drivers are present, the net will resolve to <strong><code>1</code></strong> when driven by <strong><code>weak1</code></strong>.</p></div><div class="el-p"><p dir="auto">In cases where multiple drivers are connected to a single net, the net will take on the value from the strongest driver. If two or more drivers of equal strength drive conflicting values, the result will be unknown (x).</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span> <span class="token comment">// Drives my_net with weak strengths</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="`highz0` and `highz1`" dir="auto" class="heading" id="`highz0`_and_`highz1`_0"><code>highz0</code> and <code>highz1</code></h3></div><div class="el-p"><p dir="auto">The <strong><code>highz0</code></strong> strength indicates that a net is in a high-impedance state while being driven to a logic low (<strong><code>0</code></strong>). It is typically used when modeling nets that can be disconnected or tri-stated, allowing the net to effectively "float" at <strong><code>0</code></strong> when no active drivers are present. When a net is assigned the <strong><code>highz0</code></strong> strength, it means that it can be driven to <strong><code>0</code></strong> but will also enter a high-impedance state if no active drivers are present.</p></div><div class="el-p"><p dir="auto">The <strong><code>highz1</code></strong> strength signifies that a net is in a high-impedance state while being driven to a logic high (<strong><code>1</code></strong>). Similar to <strong><code>highz0</code></strong>, this strength is used in scenarios where the net can be tri-stated and should float at <strong><code>1</code></strong> when not actively driven. When assigned the <strong><code>highz1</code></strong> strength, the net can be driven to <strong><code>1</code></strong> but will enter a high-impedance state if there are no active drivers.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">highz1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> my_net <span class="token operator">=</span> some_signal<span class="token punctuation">;</span> <span class="token comment">// Drives my_net with high impedance when not driven</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Drive Strength Rules and Constraints" dir="auto" class="heading" id="Drive_Strength_Rules_and_Constraints_0">Drive Strength Rules and Constraints</h2></div><div class="el-p"><p dir="auto">The following two rules shall constrain the use of drive strength specifications:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">The strength specifications (<strong><code>highz1</code></strong>, <strong><code>highz0</code></strong>) and (<strong><code>highz0</code></strong>, <strong><code>highz1</code></strong>) shall be treated as illegal constructs.</li>
<li data-line="1" dir="auto">If drive strength is not specified, it shall default to (<strong><code>strong1</code></strong>, <strong><code>strong0</code></strong>).</li>
</ul></div><div class="el-h2"><h2 data-heading="Example and Simulation" dir="auto" class="heading" id="Example_and_Simulation_0">Example and Simulation</h2></div><div class="el-h3"><h3 data-heading="Verilog Example" dir="auto" class="heading" id="Verilog_Example_0">Verilog Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>

    <span class="token comment">// Declare nets with different strengths</span>
    <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">;</span>

    <span class="token keyword">wire</span> strong0_net<span class="token punctuation">,</span> strong1_net<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> pull0_net<span class="token punctuation">,</span> pull1_net<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> weak0_net<span class="token punctuation">,</span> weak1_net<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> highz0_net<span class="token punctuation">,</span> highz1_net<span class="token punctuation">;</span>

    <span class="token comment">// Assign strong drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">strong1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> strong1_net <span class="token operator">=</span> a<span class="token punctuation">;</span> <span class="token comment">// Strongly drives high if 'a' is 1</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">strong0</span><span class="token punctuation">)</span> strong0_net <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// Strongly drives low if 'b' is 0</span>

    <span class="token comment">// Assign pull drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">pull1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> pull1_net <span class="token operator">=</span> c<span class="token punctuation">;</span> <span class="token comment">// Pulls up to 1 unless driven low</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">pull0</span><span class="token punctuation">,</span> <span class="token keyword">pull1</span><span class="token punctuation">)</span> pull0_net <span class="token operator">=</span> d<span class="token punctuation">;</span> <span class="token comment">// Pulls down to 0 unless driven high</span>

    <span class="token comment">// Assign weak drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak1</span><span class="token punctuation">,</span> <span class="token keyword">weak0</span><span class="token punctuation">)</span> weak1_net <span class="token operator">=</span> a<span class="token punctuation">;</span> <span class="token comment">// Weakly drives high if 'a' is 1</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">weak0</span><span class="token punctuation">,</span> <span class="token keyword">weak1</span><span class="token punctuation">)</span> weak0_net <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// Weakly drives low if 'b' is 0</span>

    <span class="token comment">// Assign high impedance drivers</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">highz1</span><span class="token punctuation">,</span> <span class="token keyword">pull0</span><span class="token punctuation">)</span> highz1_net <span class="token operator">=</span> a<span class="token punctuation">;</span> <span class="token comment">// High impedance when not driven</span>
    <span class="token keyword">assign</span> <span class="token punctuation">(</span><span class="token keyword">highz0</span><span class="token punctuation">,</span> <span class="token keyword">pull1</span><span class="token punctuation">)</span> highz0_net <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// High impedance when not driven</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> values <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">1'b1</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token operator">}</span><span class="token punctuation">;</span>

      <span class="token keyword">repeat</span> <span class="token punctuation">(</span><span class="token number">10</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">integer</span> idx<span class="token punctuation">;</span>

        <span class="token number">#10</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        b <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        c <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
        idx <span class="token operator">=</span> <span class="token kernel-function property">$random</span> <span class="token operator">%</span> <span class="token number">2</span><span class="token punctuation">;</span>
        d <span class="token operator">=</span> values<span class="token punctuation">[</span>idx<span class="token punctuation">]</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>

    <span class="token keyword">initial</span>
      <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"[%0t] a=%0b b=%0b c=%0b d=%0b strong1=%0b strong0=%0b pull1=%0b pull0=%0b weak1=%0b weak0=%0b highz1=%0b highz0=%0b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> strong1_net<span class="token punctuation">,</span> strong0_net<span class="token punctuation">,</span> pull1_net<span class="token punctuation">,</span> pull0_net<span class="token punctuation">,</span> weak1_net<span class="token punctuation">,</span> weak0_net<span class="token punctuation">,</span> highz1_net<span class="token punctuation">,</span> highz0_net<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Simulation Log" dir="auto" class="heading" id="Simulation_Log_0">Simulation Log</h3></div><div class="el-pre"><pre class="language-text" tabindex="0"><code data-line="0" class="language-text is-loaded">xcelium&gt; run
[0] a=x b=x c=x d=x strong1=x strong0=x pull1=x pull0=x weak1=x weak0=x highz1=x highz0=x
[10] a=0 b=x c=x d=x strong1=0 strong0=x pull1=x pull0=x weak1=0 weak0=x highz1=0 highz0=x
[20] a=1 b=1 c=x d=0 strong1=1 strong0=1 pull1=x pull0=0 weak1=1 weak0=1 highz1=z highz0=1
[30] a=1 b=1 c=0 d=1 strong1=1 strong0=1 pull1=0 pull0=1 weak1=1 weak0=1 highz1=z highz0=1
[40] a=1 b=0 c=1 d=0 strong1=1 strong0=0 pull1=1 pull0=0 weak1=1 weak0=0 highz1=z highz0=z
[50] a=x b=0 c=1 d=x strong1=x strong0=0 pull1=1 pull0=x weak1=x weak0=0 highz1=x highz0=z
[60] a=0 b=1 c=0 d=0 strong1=0 strong0=1 pull1=0 pull0=0 weak1=0 weak0=1 highz1=0 highz0=1
[70] a=0 b=x c=0 d=x strong1=0 strong0=x pull1=0 pull0=x weak1=0 weak0=x highz1=0 highz0=x
[80] a=x b=x c=x d=0 strong1=x strong0=x pull1=x pull0=0 weak1=x weak0=x highz1=x highz0=x
[90] a=0 b=0 c=0 d=x strong1=0 strong0=0 pull1=0 pull0=x weak1=0 weak0=0 highz1=0 highz0=z
[100] a=0 b=x c=x d=x strong1=0 strong0=x pull1=x pull0=x weak1=0 weak0=x highz1=0 highz0=x
xmsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Driving Strengths</div></div><div class="canvas-node" style="z-index: 54; transform: translate(-1700px, 1440px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Memory_Waste_0">Memory Waste</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">Here's a breakdown of the differences, with explanations and examples.  Remember, the core of the issue lies in how simulators <em>implement</em> these structures.</p></div><div class="el-h3"><h3 data-heading="1. What are Vectors and Arrays?" dir="auto" class="heading" id="1._What_are_Vectors_and_Arrays?_0">1. What are Vectors and Arrays?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Vector:</strong>  A fixed-size sequence of bits, declared with a specific size.  Think of it as a straight line of bits.</li>
<li data-line="1" dir="auto"><strong>Array:</strong> A collection of elements, where each element can potentially be different. Think of it as a row of containers.</li>
</ul></div><div class="el-h3"><h3 data-heading="2. Comparing Vectors and Arrays - Key Differences" dir="auto" class="heading" id="2._Comparing_Vectors_and_Arrays_-_Key_Differences_0">2. Comparing Vectors and Arrays - Key Differences</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Feature</th>
<th dir="ltr">Vector</th>
<th dir="ltr">Array</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Definition</strong></td>
<td dir="ltr">Fixed-size, contiguous sequence of bits</td>
<td dir="ltr">Collection of elements</td>
</tr>
<tr>
<td dir="ltr"><strong>Declaration Style</strong></td>
<td dir="ltr"><code>reg [7:0] a;</code> or <code>reg[7] a;</code>  (Size before/after name)</td>
<td dir="ltr"><code>reg [7:0] memory [0:1025];</code> (Size <em>after</em> the name)</td>
</tr>
<tr>
<td dir="ltr"><strong>Data Type</strong></td>
<td dir="ltr">Can be <code>wire</code> or <code>reg</code></td>
<td dir="ltr">Can be <code>reg</code>, <code>wire</code>, or integers</td>
</tr>
<tr>
<td dir="ltr"><strong>Size</strong></td>
<td dir="ltr">Fixed and explicit</td>
<td dir="ltr">Can be dynamic or defined by a range</td>
</tr>
<tr>
<td dir="ltr"><strong>Analogy</strong></td>
<td dir="ltr">A straight rope with a specific length</td>
<td dir="ltr">A row of boxes, each potentially different</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Example:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>reg [3:0] a;</code>  (A 4-bit vector)</li>
<li data-line="1" dir="auto"><code>reg [7:0] data [10:15];</code> (An array of 6 (15-10+1) 8-bit registers)</li>
</ul></div><div class="el-h3"><h3 data-heading="3. The &quot;Memory Waste&quot; Issue: A Deeper Look" dir="auto" class="heading" id="3._The_&quot;Memory_Waste&quot;_Issue_A_Deeper_Look_0">3. The "Memory Waste" Issue: A Deeper Look</h3></div><div class="el-p"><p dir="auto">The declaration itself isn't inherently wasteful. The problem is the simulator's implementation.</p></div><div class="el-p"><p dir="auto"><strong>What's Really Happening?</strong></p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Aspect</th>
<th dir="ltr">Explanation</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Word Alignment</strong></td>
<td dir="ltr">Simulators often allocate memory in "words" (typically 32 bits). Even if you only use a few bits, a full word is reserved.  This is a consequence of how memory is organized at a lower level.</td>
</tr>
<tr>
<td dir="ltr"><strong><code>reg</code> Data Type Overhead</strong></td>
<td dir="ltr"><code>reg</code> can hold four states: 0, 1, X (unknown), and Z (high impedance).  The simulator needs extra bits to represent these states, adding to the memory footprint.</td>
</tr>
<tr>
<td dir="ltr"><strong><code>bit</code> Data Type</strong></td>
<td dir="ltr"><code>bit</code> only represents 0 or 1, so the simulator doesn't need to store extra state information.</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Illustrative Example: <code>reg [3:0] mem[0:3];</code></strong></p></div><div class="el-p"><p dir="auto">Let's break down the approximate memory usage:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>4 Elements:</strong> The array has 4 elements.</li>
<li data-line="1" dir="auto"><strong>4 Bits per Element:</strong> Each element is 4 bits wide.</li>
<li data-line="2" dir="auto"><strong>Word Size:</strong>  The simulator uses 32 bits (1 word) to store each element.</li>
<li data-line="3" dir="auto"><strong>Total Storage:</strong>  4 elements * 32 bits/element = 128 bits.</li>
<li data-line="4" dir="auto"><strong>Usable Data:</strong> 4 elements * 4 bits/element = 16 bits.</li>
<li data-line="5" dir="auto"><strong>Wasted Memory (Word Alignment):</strong> 128 bits - 16 bits = 112 bits.</li>
<li data-line="6" dir="auto"><strong><code>reg</code> Overhead:</strong> 4 bits/element <em> 2 overhead bits/bit </em> 4 elements = 32 bits.</li>
<li data-line="7" dir="auto"><strong>Total Approximate Waste:</strong> 112 + 32 = 144 bits.</li>
</ul></div><div class="el-h3"><h3 data-heading="4. Reducing Memory Waste: Strategies" dir="auto" class="heading" id="4._Reducing_Memory_Waste_Strategies_0">4. Reducing Memory Waste: Strategies</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Strategy</th>
<th dir="ltr">Description</th>
<th dir="ltr">Example</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Use Packed Arrays (When Possible)</strong></td>
<td dir="ltr">Combine elements into a larger register.  This avoids the overhead of individual storage allocations.</td>
<td dir="ltr"><code>reg [15:0] packed_data;</code>  (A single 16-bit register)</td>
</tr>
<tr>
<td dir="ltr"><strong>Use <code>bit</code> instead of <code>reg</code></strong></td>
<td dir="ltr">Reduces the overhead associated with the extra states (X and Z) that <code>reg</code> needs to track.</td>
<td dir="ltr"><code>bit [3:0] my_bit_array[0:3];</code></td>
</tr>
<tr>
<td dir="ltr"><strong>Careful Declaration</strong></td>
<td dir="ltr">Analyze your data needs and declare data types and sizes to match the required storage.</td>
<td dir="ltr">Avoid unnecessarily large data types when smaller types are sufficient.</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto"><strong>Important Note:</strong> The memory waste figures are <em>estimates</em> and can vary depending on the specific simulator being used. The underlying principles remain the same.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Memory Waste</div></div><div class="canvas-node" style="z-index: 34; transform: translate(-740px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Verilog_Net_Types_0">Verilog Net Types</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">In Verilog, <strong>net types</strong> are used to model physical connections between components in digital circuits. They do not store values; their value is determined by the values of their drivers. The default value of a net is typically <code>'z'</code> (<strong>high impedance</strong>) when left unconnected.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th align="left" dir="ltr">Net Type</th>
<th align="left" dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left" dir="ltr"><strong>wire</strong></td>
<td align="left" dir="ltr">Connects elements with continuous assignment</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>tri</strong></td>
<td align="left" dir="ltr">Connects elements with multiple drivers</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>wor</strong></td>
<td align="left" dir="ltr">Creates <strong>wired OR</strong> configurations</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>wand</strong></td>
<td align="left" dir="ltr">Creates <strong>wired AND</strong> configurations</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>trior</strong></td>
<td align="left" dir="ltr">Creates <strong>wired OR</strong> configurations with multiple drivers</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>triand</strong></td>
<td align="left" dir="ltr">Creates <strong>wired AND</strong> configurations with multiple drivers</td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>tri0</strong></td>
<td align="left" dir="ltr">Models nets with <strong>resistive pulldown devices</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>tri1</strong></td>
<td align="left" dir="ltr">Models nets with <strong>resistive pullup devices</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>trireg</strong></td>
<td align="left" dir="ltr">Stores a value and is used to model <strong>charge storage nodes</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>uwire</strong></td>
<td align="left" dir="ltr">Models nets that should be driven only by a <strong>single driver</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>supply0</strong></td>
<td align="left" dir="ltr">Models <strong>power supply</strong> with a low level of <strong>strength</strong></td>
</tr>
<tr>
<td align="left" dir="ltr"><strong>supply1</strong></td>
<td align="left" dir="ltr">Models <strong>power supply</strong> with a high level of <strong>strength</strong></td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Wire and Tri Nets" dir="auto" class="heading" id="Wire_and_Tri_Nets_0">Wire and Tri Nets</h2></div><div class="el-p"><p dir="auto"><strong>Wire</strong> and <strong>tri</strong> are two fundamental types of nets in Verilog that serve as connections between elements in a digital circuit model. While they are functionally identical and share the same syntax, they are given different names to help designers convey the intended purpose of the net within the model.</p></div><div class="el-h3"><h3 data-heading="Wire Nets" dir="auto" class="heading" id="Wire_Nets_0">Wire Nets</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Typically used for connections driven by a <strong>single source</strong></li>
<li data-line="1" dir="auto">Ideal for representing nets controlled by one gate or one continuous assignment</li>
<li data-line="2" dir="auto">The name "<strong>wire</strong>" suggests a simple, unidirectional connection</li>
</ul></div><div class="el-h3"><h3 data-heading="Tri Nets" dir="auto" class="heading" id="Tri_Nets_0">Tri Nets</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Commonly used for nets that may have <strong>multiple drivers</strong></li>
<li data-line="1" dir="auto">Suitable for modeling buses or other shared connections where different components might drive the net at different times</li>
<li data-line="2" dir="auto">The name <code>tri</code> implies the possibility of multiple drivers and the potential use of <strong>high-impedance states</strong></li>
</ul></div><div class="el-p"><p dir="auto">When multiple drivers of the same strength drive conflicting values on a <strong>wire</strong> or <strong>tri</strong> net in Verilog, the result is an <strong>unknown</strong> (<code>x</code>) value.</p></div><div class="el-p"><p dir="auto"><span alt="wire_tri_truth_table.png" src="verilog/img/wire_tri_truth_table.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="wire_tri_truth_table.png" src="verilog/img/wire_tri_truth_table.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Wired Logic Nets (`wor`, `wand`, `trior`, `triand`)" dir="auto" class="heading" id="Wired_Logic_Nets_(`wor`,_`wand`,_`trior`,_`triand`)_0">Wired Logic Nets (<code>wor</code>, <code>wand</code>, <code>trior</code>, <code>triand</code>)</h2></div><div class="el-p"><p dir="auto"><strong>Wired nets</strong> are of type <strong>wor</strong>, <strong>wand</strong>, <strong>trior</strong>, and <strong>triand</strong>, and are used to model <strong>wired logic</strong> configurations.</p></div><div class="el-p"><p dir="auto"><span alt="wor_trior_truth_table.png" src="verilog/img/wor_trior_truth_table.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="wor_trior_truth_table.png" src="verilog/img/wor_trior_truth_table.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The <strong>wor</strong> and <strong>trior</strong> nets are designed to implement <strong>wired OR</strong> configurations, ensuring that the net's value becomes <code>1</code> whenever any of the drivers outputs a <code>1</code>.</p></div><div class="el-p"><p dir="auto"><span alt="wand_triand_truth_table.png" src="verilog/img/wand_triand_truth_table.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="wand_triand_truth_table.png" src="verilog/img/wand_triand_truth_table.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The <strong>wand</strong> and <strong>triand</strong> nets are designed to implement <strong>wired AND</strong> configurations, ensuring that the net's value becomes <code>0</code> whenever any of the drivers outputs a <code>0</code>.</p></div><div class="el-p"><p dir="auto">The simulation shown below illustrates how these net types are different compared to a normal <strong>wire</strong> when there are multiple drivers on the same net.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">wor</span>  		wor_net<span class="token punctuation">;</span>
  <span class="token keyword">wand</span> 		wand_net<span class="token punctuation">;</span>
  <span class="token keyword">trior</span> 	trior_net<span class="token punctuation">;</span>
  <span class="token keyword">triand</span> 	triand_net<span class="token punctuation">;</span>

  <span class="token keyword">wire</span>      normal_net<span class="token punctuation">;</span>

  <span class="token keyword">reg</span> 		driver_1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> 		driver_2<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> values<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> wor_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> wor_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> trior_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> trior_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> wand_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> wand_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> triand_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> triand_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"[%0t] driver_1=%0b driver_2=%0b normal=%0b wor=%0b wand=%0b trior=%0b triand=%0b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> driver_1<span class="token punctuation">,</span> driver_2<span class="token punctuation">,</span> normal_net<span class="token punctuation">,</span> wor_net<span class="token punctuation">,</span> wand_net<span class="token punctuation">,</span> trior_net<span class="token punctuation">,</span> triand_net<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    values <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">1'bZ</span><span class="token punctuation">,</span> <span class="token number">1'bX</span><span class="token punctuation">,</span> <span class="token number">1'b1</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token operator">}</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> j<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>

      	driver_1 <span class="token operator">=</span> values<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
        driver_2 <span class="token operator">=</span> values<span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">;</span>
      	<span class="token number">#10</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Observe that a standard net resulted in an <strong>X</strong> value, while the other net types displayed either <code>0</code> or <code>1</code>.</p></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">xcelium&gt; run
[0] driver_1=0 driver_2=0 normal=0 wor=0 wand=0 trior=0 triand=0
[10] driver_1=0 driver_2=1 normal=x wor=1 wand=0 trior=1 triand=0
[20] driver_1=0 driver_2=x normal=x wor=x wand=0 trior=x triand=0
[30] driver_1=0 driver_2=z normal=0 wor=0 wand=0 trior=0 triand=0
[40] driver_1=1 driver_2=0 normal=x wor=1 wand=0 trior=1 triand=0
[50] driver_1=1 driver_2=1 normal=1 wor=1 wand=1 trior=1 triand=1
[60] driver_1=1 driver_2=x normal=x wor=1 wand=x trior=1 triand=x
[70] driver_1=1 driver_2=z normal=1 wor=1 wand=1 trior=1 triand=1
[80] driver_1=x driver_2=0 normal=x wor=x wand=0 trior=x triand=0
[90] driver_1=x driver_2=1 normal=x wor=1 wand=x trior=1 triand=x
[100] driver_1=x driver_2=x normal=x wor=x wand=x trior=x triand=x
[110] driver_1=x driver_2=z normal=x wor=x wand=x trior=x triand=x
[120] driver_1=z driver_2=0 normal=0 wor=0 wand=0 trior=0 triand=0
[130] driver_1=z driver_2=1 normal=1 wor=1 wand=1 trior=1 triand=1
[140] driver_1=z driver_2=x normal=x wor=x wand=x trior=x triand=x
[150] driver_1=z driver_2=z normal=z wor=z wand=z trior=z triand=z
xmsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Trireg Net" dir="auto" class="heading" id="Trireg_Net_0">Trireg Net</h2></div><div class="el-p"><p dir="auto">The <strong>trireg</strong> net in Verilog is a special type of net that is used to model <strong>charge storage nodes</strong>. Unlike standard nets that do not store values, a <strong>trireg</strong> net can hold its last driven value when no drivers are active. This makes it suitable for modeling storage elements like capacitors.</p></div><div class="el-p"><p dir="auto">A <strong>trireg</strong> net can be in one of two states:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Driven State</strong>: When at least one driver outputs a value (either <code>0</code>, <code>1</code>, or <code>x</code>), the <strong>trireg</strong> net takes on that value.</li>
<li data-line="1" dir="auto"><strong>Capacitive State</strong>: When all drivers are in a <strong>high-impedance state</strong> (<code>z</code>), the <strong>trireg</strong> retains its last driven value.</li>
</ul></div><div class="el-p"><p dir="auto">The strength of the value held by a <strong>trireg</strong> net in the <strong>capacitive state</strong> can be specified as <strong>small</strong>, <strong>medium</strong>, or <strong>medium</strong>. This strength is determined at the time of declaration.</p></div><div class="el-h2"><h2 data-heading="Tri0 and Tri1 Nets" dir="auto" class="heading" id="Tri0_and_Tri1_Nets_0">Tri0 and Tri1 Nets</h2></div><div class="el-p"><p dir="auto"><strong>Tri0</strong> and <strong>tri1</strong> are specialized net types used to model nets with specific <strong>pull strengths</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="tri0_truth_table.png" src="verilog/img/tri0_truth_table.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="tri0_truth_table.png" src="verilog/img/tri0_truth_table.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The <strong>tri0</strong> net is equivalent to a <strong>wire</strong> net that has a continuous <strong>resistive pulldown device</strong> connected to it. When no driver is connected to a <strong>tri0</strong> net, its value is <code>0</code>, reflecting the continuous pull-down effect. If any driver outputs a <code>1</code>, the value of the <strong>tri0</strong> net will be <code>1</code>, but if all drivers are inactive or in <strong>high-impedance state</strong> (<code>z</code>), it will hold at <code>0</code>.</p></div><div class="el-p"><p dir="auto"><span alt="tri1_truth_table.png" src="verilog/img/tri1_truth_table.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="tri1_truth_table.png" src="verilog/img/tri1_truth_table.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The <strong>tri1</strong> net is similar to a <strong>wire</strong> net but includes a continuous <strong>resistive pullup device</strong>. When no driver is connected to a <strong>tri1</strong> net, its value is <code>1</code> due to the pull-up effect. If any driver outputs a <code>0</code>, the value of the <strong>tri1</strong> net will change to <code>0</code>, but if all drivers are inactive or in <strong>high-impedance state</strong> (<code>z</code>), it will remain at <code>1</code>.</p></div><div class="el-p"><p dir="auto">The simulation shown below illustrates how these net types are different compared to a normal <strong>wire</strong> when there are multiple drivers on the same net.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">tri0</span> 		tri0_net<span class="token punctuation">;</span>
  <span class="token keyword">tri1</span> 		tri1_net<span class="token punctuation">;</span>

  <span class="token keyword">wire</span>      normal_net<span class="token punctuation">;</span>

  <span class="token keyword">reg</span> 		driver_1<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> 		driver_2<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> values<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> tri0_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> tri0_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> tri1_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> tri1_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_1<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> normal_net <span class="token operator">=</span> driver_2<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"[%0t] driver_1=%0b driver_2=%0b normal=%0b tri0=%0b tri1=%0b"</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> driver_1<span class="token punctuation">,</span> driver_2<span class="token punctuation">,</span> normal_net<span class="token punctuation">,</span> tri0_net<span class="token punctuation">,</span> tri1_net<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    values <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">1'bZ</span><span class="token punctuation">,</span> <span class="token number">1'bX</span><span class="token punctuation">,</span> <span class="token number">1'b1</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token operator">}</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">integer</span> j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> j<span class="token operator">+=</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>

      	driver_1 <span class="token operator">=</span> values<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
        driver_2 <span class="token operator">=</span> values<span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">;</span>
      	<span class="token number">#10</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Simulation Log</p></div><div class="el-pre"><pre><code data-line="0">xcelium&gt; run
[0] driver_1=0 driver_2=0 normal=0 tri0=0 tri1=0
[10] driver_1=0 driver_2=1 normal=x tri0=x tri1=x
[20] driver_1=0 driver_2=x normal=x tri0=x tri1=x
[30] driver_1=0 driver_2=z normal=0 tri0=0 tri1=0
[40] driver_1=1 driver_2=0 normal=x tri0=x tri1=x
[50] driver_1=1 driver_2=1 normal=1 tri0=1 tri1=1
[60] driver_1=1 driver_2=x normal=x tri0=x tri1=x
[70] driver_1=1 driver_2=z normal=1 tri0=1 tri1=1
[80] driver_1=x driver_2=0 normal=x tri0=x tri1=x
[90] driver_1=x driver_2=1 normal=x tri0=x tri1=x
[100] driver_1=x driver_2=x normal=x tri0=x tri1=x
[110] driver_1=x driver_2=z normal=x tri0=x tri1=x
[120] driver_1=z driver_2=0 normal=0 tri0=0 tri1=0
[130] driver_1=z driver_2=1 normal=1 tri0=1 tri1=1
[140] driver_1=z driver_2=x normal=x tri0=x tri1=x
[150] driver_1=z driver_2=z normal=z tri0=0 tri1=1
xmsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Uwire Net" dir="auto" class="heading" id="Uwire_Net_0">Uwire Net</h2></div><div class="el-p"><p dir="auto">A <strong>uwire</strong> net is an unresolved or <strong>unidriver wire</strong> used to model nets that allow only a <strong>single driver</strong>. If more than one driver attempts to drive a <strong>uwire</strong>, it results in a compile-time error. This restriction helps prevent contention and ambiguity in signal assignment.</p></div><div class="el-h2"><h2 data-heading="Supply Nets" dir="auto" class="heading" id="Supply_Nets_0">Supply Nets</h2></div><div class="el-p"><p dir="auto">The <strong>supply0</strong> and <strong>supply1</strong> nets can be used to model the <strong>power supplies</strong> in a circuit. These nets shall have <strong>supply strengths</strong>.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Verilog Net Types</div></div><div class="canvas-node" style="z-index: 35; transform: translate(-1220px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Scalar_vs._Vector_0">Scalar vs. Vector</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">Verilog needs to represent individual bits as well as groups of bits. For example, a single bit sequential element is a flip-flop. However, a <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit sequential element is a register that can hold <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span> bits. For this purpose, Verilog has <strong>scalar</strong> and <strong>vector</strong> nets and variables.</p></div><div class="el-h2"><h2 data-heading="Scalar vs. Vector Declaration" dir="auto" class="heading" id="Scalar_vs._Vector_Declaration_0">Scalar vs. Vector Declaration</h2></div><div class="el-p"><p dir="auto">A net or <code>reg</code> declaration without a range specification is considered <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit wide and is a <strong>scalar</strong>. If a range is specified, then the net or <code>reg</code> becomes a multibit entity known as a <strong>vector</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="scalar-vector.png" src="verilog/data-type-&amp;-operations/images/scalar-vector.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="scalar-vector.png" src="verilog/data-type-&amp;-operations/images/scalar-vector.png" target="_self"></span></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> 	    o_nor<span class="token punctuation">;</span>           <span class="token comment">// single bit scalar net</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  o_flop<span class="token punctuation">;</span>          <span class="token comment">// 8-bit vector net</span>
<span class="token keyword">reg</span>         parity<span class="token punctuation">;</span>          <span class="token comment">// single bit scalar variable</span>
<span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> addr<span class="token punctuation">;</span>            <span class="token comment">// 32 bit vector variable to store address</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Vector Ranges" dir="auto" class="heading" id="Vector_Ranges_0">Vector Ranges</h2></div><div class="el-p"><p dir="auto">The range gives the ability to address individual bits in a vector. The <strong>most significant bit (msb)</strong> of the vector should be specified as the left hand value in the range while the <strong>least significant bit (lsb)</strong> of the vector should be specified on the right.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span>  <span class="token punctuation">[</span>msb<span class="token punctuation">:</span>lsb<span class="token punctuation">]</span>   name<span class="token punctuation">;</span>
<span class="token keyword">integer</span>           my_msb<span class="token punctuation">;</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>        <span class="token keyword">priority</span><span class="token punctuation">;</span>      <span class="token comment">// msb = 15, lsb = 0</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span>my_msb<span class="token punctuation">:</span> <span class="token number">2</span><span class="token punctuation">]</span>   prior<span class="token punctuation">;</span>         <span class="token comment">// illegal</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">A <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit wide net called <code>priority</code> will be created in the example above. Note that the <strong>msb</strong> and <strong>lsb</strong> should be a constant expression and cannot be substituted by a variable. But they can be any integer value - positive, negative or zero; and the <strong>lsb</strong> value can be greater than, equal to or less than <strong>msb</strong> value.</p></div><div class="el-h2"><h2 data-heading="Accessing Vector Elements" dir="auto" class="heading" id="Accessing_Vector_Elements_0">Accessing Vector Elements</h2></div><div class="el-h3"><h3 data-heading="Bit-Select" dir="auto" class="heading" id="Bit-Select_0">Bit-Select</h3></div><div class="el-p"><p dir="auto">Any bit in a vectored variable can be individually selected and assigned a new value as shown below. This is called a <strong>bit-select</strong>. If the bit-select is out of bounds or the bit-select is <code>x</code> or <code>z</code>, then the value returned will be <code>x</code>.</p></div><div class="el-p"><p dir="auto"><span alt="bit-select.png" src="verilog/data-type-&amp;-operations/images/bit-select.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="bit-select.png" src="verilog/data-type-&amp;-operations/images/bit-select.png" target="_self"></span></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>      addr<span class="token punctuation">;</span>         <span class="token comment">// 8-bit reg variable [7, 6, 5, 4, 3, 2, 1, 0]</span>

addr <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>                <span class="token comment">// assign 1 to bit 0 of addr</span>
addr <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>                <span class="token comment">// assign 0 to bit 3 of addr</span>
addr <span class="token punctuation">[</span><span class="token number">8</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>                <span class="token comment">// illegal : bit 8 does not exist in addr</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Part-Select" dir="auto" class="heading" id="Part-Select_0">Part-Select</h3></div><div class="el-p"><p dir="auto"><span alt="part-select.png" src="verilog/data-type-&amp;-operations/images/part-select.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="part-select.png" src="verilog/data-type-&amp;-operations/images/part-select.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">A range of contiguous bits can be selected and is known as a <strong>part-select</strong>. There are two types of part-selects, one with a constant part-select and another with an indexed part-select.</p></div><div class="el-h4"><h4 data-heading="Constant Part-Select" dir="auto" class="heading" id="Constant_Part-Select_0">Constant Part-Select</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    addr<span class="token punctuation">;</span>

addr <span class="token punctuation">[</span><span class="token number">23</span><span class="token punctuation">:</span><span class="token number">16</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'h23</span><span class="token punctuation">;</span>         <span class="token comment">// bits 23 to 16 will be replaced by the new value 'h23 -&gt; constant part-select</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Indexed Part-Select" dir="auto" class="heading" id="Indexed_Part-Select_0">Indexed Part-Select</h4></div><div class="el-p"><p dir="auto">Having a variable part-select allows it to be used effectively in loops to select parts of the vector. Although the starting bit can be varied, the width has to be constant.</p></div><div class="el-p"><p dir="auto"><code>[&lt;start_bit&gt; +: &lt;width&gt;]</code> // part-select increments from start-bit<br>
<code>[&lt;start_bit&gt; -: &lt;width&gt;]</code> // part-select decrements from start-bit</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  data<span class="token punctuation">;</span>
  <span class="token keyword">int</span>         i<span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    data <span class="token operator">=</span> <span class="token number">32'hFACE_CAFE</span><span class="token punctuation">;</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i<span class="token operator">++</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[8*%0d +: 8] = 0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">8</span><span class="token operator">*</span>i <span class="token operator">+</span><span class="token punctuation">:</span> <span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[7:0]   = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[15:8]  = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[23:16] = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">23</span><span class="token punctuation">:</span><span class="token number">16</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[31:24] = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">24</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h5"><h5 data-heading="Example Simulation Log" dir="auto" class="heading" id="Example_Simulation_Log_0">Example Simulation Log</h5></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
data[8*0 +: 8] = 0xfe              // ~ data [8*0+8 : 8*0]
data[8*1 +: 8] = 0xca              // ~ data [8*1+8 : 8*1]
data[8*2 +: 8] = 0xce              // ~ data [8*2+8 : 8*2]
data[8*3 +: 8] = 0xfa              // ~ data [8*3+8 : 8*3]

data[7:0]   = 0xfe
data[15:8]  = 0xca
data[23:16] = 0xce
data[31:24] = 0xfa
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Part-Select Error Example" dir="auto" class="heading" id="Part-Select_Error_Example_0">Part-Select Error Example</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
   <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    data<span class="token punctuation">;</span>

   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"data[0:9] = 0x%0h"</span><span class="token punctuation">,</span> data<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">9</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>   <span class="token comment">// Error : Reversed part-select index expression ordering</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Scalar vs. Vector</div></div><div class="canvas-node" style="z-index: 50; transform: translate(-1700px, 740px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Arrays_in_Verilog_0">Arrays in Verilog</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">An <strong>array</strong> declaration of a net or variable can be either scalar or vector. Any number of dimensions can be created by specifying an address range after the identifier name and is called a <strong>multi-dimensional array</strong>. Arrays are allowed in Verilog for <code>reg</code>, <code>wire</code>, <code>integer</code>, and <code>real</code> data types.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span>        y1 <span class="token punctuation">[</span><span class="token number">11</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>        <span class="token comment">// y is an scalar reg array of depth=12, each 1-bit wide</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">]</span> y2 <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>         <span class="token comment">// y is an 8-bit vector net with a depth of 4</span>
<span class="token keyword">reg</span>  <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y3 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>    <span class="token comment">// y is a 2D array rows=2,cols=4 each 8-bit wide</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">An <strong>index</strong> for every dimension has to be specified to access a particular element of an array and can be an expression of other variables. An array can be formed for any of the different data-types supported in Verilog.</p></div><div class="el-p"><p dir="auto">Note that a <strong>memory</strong> of <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> 1-bit <code>reg</code> is not the same as an <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span>-bit <strong>vector reg</strong>.</p></div><div class="el-h2"><h2 data-heading="Declaration and Access" dir="auto" class="heading" id="Declaration_and_Access_0">Declaration and Access</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded">y1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> 						<span class="token comment">// Illegal - All elements can't be assigned in a single go</span>

y2<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'ha2</span><span class="token punctuation">;</span> 			<span class="token comment">// Assign 0xa2 to index=0</span>
y2<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'h1c</span><span class="token punctuation">;</span> 			<span class="token comment">// Assign 0x1c to index=2</span>
y3<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hdd</span><span class="token punctuation">;</span> 	<span class="token comment">// Assign 0xdd to rows=1 cols=2</span>
y3<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'haa</span><span class="token punctuation">;</span> 	<span class="token comment">// Assign 0xaa to rows=0 cols=0</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Example" dir="auto" class="heading" id="Example_3">Example</h3></div><div class="el-p"><p dir="auto">The code shown below simply shows how different arrays can be modeled, assigned, and accessed. <code>mem1</code> is an 8-bit vector, <code>mem2</code> is an 8-bit array with a depth of 4 (specified by the range <code>[0:3]</code>), and <code>mem3</code> is a 16-bit vector 2D array with 4 rows and 2 columns. These variables are assigned different values and printed.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  mem1<span class="token punctuation">;</span> 							<span class="token comment">// reg vector 8-bit wide</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  mem2 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 				<span class="token comment">// 8-bit wide vector array with depth=4</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> mem3 <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span> 	<span class="token comment">// 16-bit wide vector 2D array with rows=4,cols=2</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token keyword">int</span> i<span class="token punctuation">;</span>

    mem1 <span class="token operator">=</span> <span class="token number">8'ha9</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mem1 = 0x%0h"</span><span class="token punctuation">,</span> mem1<span class="token punctuation">)</span><span class="token punctuation">;</span>

    mem2<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'haa</span><span class="token punctuation">;</span>
    mem2<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hbb</span><span class="token punctuation">;</span>
    mem2<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hcc</span><span class="token punctuation">;</span>
    mem2<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hdd</span><span class="token punctuation">;</span>
    <span class="token function">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"mem2[%0d] = 0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> mem2<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token function">for</span><span class="token punctuation">(</span><span class="token keyword">int</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">+=</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token function">for</span><span class="token punctuation">(</span><span class="token keyword">int</span> j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">2</span><span class="token punctuation">;</span> j <span class="token operator">+=</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        mem3<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token punctuation">]</span> <span class="token operator">=</span> i <span class="token operator">+</span> j<span class="token punctuation">;</span>
        <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"mem3[%0d][%0d] = 0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> j<span class="token punctuation">,</span> mem3<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Simulation Log" dir="auto" class="heading" id="Simulation_Log_1">Simulation Log</h3></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
mem1 = 0xa9
mem2[0] = 0xaa
mem2[1] = 0xbb
mem2[2] = 0xcc
mem2[3] = 0xdd
mem3[0][0] = 0x0
mem3[0][1] = 0x1
mem3[1][0] = 0x1
mem3[1][1] = 0x2
mem3[2][0] = 0x2
mem3[2][1] = 0x3
mem3[3][0] = 0x3
mem3[3][1] = 0x4
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Memories" dir="auto" class="heading" id="Memories_0">Memories</h2></div><div class="el-p"><p dir="auto"><strong>Memories</strong> are <strong>digital storage elements</strong> that help store data and information in digital circuits. <strong>RAMs</strong> and <strong>ROMs</strong> are good examples of such <strong>memory</strong> elements.</p></div><div class="el-h3"><h3 data-heading="Modeling Memories" dir="auto" class="heading" id="Modeling_Memories_0">Modeling Memories</h3></div><div class="el-p"><p dir="auto"><strong>Storage elements</strong> can be modeled using <strong>one-dimensional arrays</strong> of type <code>reg</code> and is called a <strong>memory</strong>. Each element in the <strong>memory</strong> may represent a <strong>word</strong> and is referenced using a single <strong>array index</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="memory.png" src="verilog/img/memory.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="memory.png" src="verilog/img/memory.png" target="_self"></span></p></div><div class="el-h3"><h3 data-heading="Verilog Vectors vs. Memory Arrays" dir="auto" class="heading" id="Verilog_Vectors_vs._Memory_Arrays_0">Verilog Vectors vs. Memory Arrays</h3></div><div class="el-p"><p dir="auto"><strong>Verilog vectors</strong> are declared using a <strong>size range</strong> on the left side of the variable name and these get realized into <strong>flops</strong> that match the size of the variable. In the code shown below, the design module accepts clock, reset, and some control signals to read and write into the block.</p></div><div class="el-h4"><h4 data-heading="Single Register Example" dir="auto" class="heading" id="Single_Register_Example_0">Single Register Example</h4></div><div class="el-p"><p dir="auto">It contains a 16-bit <strong>storage element</strong> called <strong>register</strong> which simply gets updated during writes and returns the current value during reads. The <strong>register</strong> is written when <code>sel</code> and <code>wr</code> are high on the same clock edge. It returns the current data when <code>sel</code> is high and <code>wr</code> is low.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des <span class="token punctuation">(</span>    <span class="token keyword">input</span>           clk<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           rstn<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           wr<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           sel<span class="token punctuation">,</span>
                <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    wdata<span class="token punctuation">,</span>
                <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   rdata
                <span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> register<span class="token punctuation">;</span>

	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
    	register <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span>
    	<span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> wr<span class="token punctuation">)</span>
      	register <span class="token operator">&lt;=</span> wdata<span class="token punctuation">;</span>
    	<span class="token keyword">else</span>
      	register <span class="token operator">&lt;=</span> register<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
	<span class="token keyword">end</span>

	<span class="token keyword">assign</span> rdata <span class="token operator">=</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> <span class="token operator">~</span>wr<span class="token punctuation">)</span> <span class="token operator">?</span> register <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The hardware schematic shows that a 16-bit <strong>flop</strong> is updated when control logic for writes are active and the current value is returned when control logic is configured for reads.</p></div><div class="el-p"><p dir="auto"><span alt="verilog_arrays_register_schematic.png" src="verilog/img/verilog_arrays_register_schematic.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="verilog_arrays_register_schematic.png" src="verilog/img/verilog_arrays_register_schematic.png" target="_self"></span></p></div><div class="el-h4"><h4 data-heading="Register Array Example" dir="auto" class="heading" id="Register_Array_Example_0">Register Array Example</h4></div><div class="el-p"><p dir="auto">In this example, <strong>register</strong> is an <strong>array</strong> that has four locations with each having a width of 16-bits. The design module accepts an additional input signal which is called <strong>addr</strong> to access a particular <strong>index</strong> in the <strong>array</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> des <span class="token punctuation">(</span>    <span class="token keyword">input</span>           clk<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           rstn<span class="token punctuation">,</span>
                <span class="token keyword">input</span>  <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    addr<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           wr<span class="token punctuation">,</span>
                <span class="token keyword">input</span>           sel<span class="token punctuation">,</span>
                <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>    wdata<span class="token punctuation">,</span>
                <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   rdata<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> register <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">integer</span> i<span class="token punctuation">;</span>

<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            register<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> wr<span class="token punctuation">)</span>
            register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> wdata<span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">end</span>

<span class="token keyword">assign</span> rdata <span class="token operator">=</span> <span class="token punctuation">(</span>sel <span class="token operator">&amp;</span> <span class="token operator">~</span>wr<span class="token punctuation">)</span> <span class="token operator">?</span> register<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">It can be seen in the hardware schematic that each <strong>index</strong> of the <strong>array</strong> is a 16-bit <strong>flop</strong> and the input <strong>address</strong> is used to access a particular set of <strong>flops</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="verilog_array_schematic.png" src="verilog/img/verilog_array_schematic.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="verilog_array_schematic.png" src="verilog/img/verilog_array_schematic.png" target="_self"></span></p></div><div class="el-div"><div data-callout-metadata="" data-callout-fold="" data-callout="question" class="callout"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-help-circle"><circle cx="12" cy="12" r="10"></circle><path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path><path d="M12 17h.01"></path></svg></div><div class="callout-title-inner">What is the difference between Array and Vector</div></div><div class="callout-content">
<div data-callout-metadata="" data-callout-fold="-" data-callout="success" class="callout is-collapsible is-collapsed"><div class="callout-title" dir="auto"><div class="callout-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-check"><path d="M20 6 9 17l-5-5"></path></svg></div><div class="callout-title-inner">Answer</div><div class="callout-fold is-collapsed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-chevron-down"><path d="m6 9 6 6 6-6"></path></svg></div></div><div class="callout-content" style="display: none;"><span style="display: block; margin-block-start: var(--p-spacing); margin-block-end: var(--p-spacing);"><span alt="Memory Waste" src="verilog/data-type-&amp;-operations/memory-waste.html" class="internal-embed markdown-embed inline-embed is-loaded" target="_self">

</span></span></div></div>
</div></div></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Arrays in Verilog</div></div><div class="canvas-node" style="z-index: 51; transform: translate(-1220px, 3000px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="modelingStyles_0">modelingStyles</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Modeling Styles in Verilog" dir="auto" class="heading" id="Modeling_Styles_in_Verilog_0">Modeling Styles in Verilog</h1></div><div class="el-p"><p dir="auto">VLSI Verilog HDL provides multiple modeling styles that allow designers to describe digital circuits at different levels of abstraction. These modeling styles enable flexible design approaches depending on the complexity and requirements of the project.</p></div><div class="el-h2"><h2 data-heading="Four Levels of Abstraction" dir="auto" class="heading" id="Four_Levels_of_Abstraction_0">Four Levels of Abstraction</h2></div><div class="el-p"><p dir="auto">Verilog supports four main modeling styles, arranged from highest to lowest level of abstraction:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Behavioral Modeling</strong> (highest level)</li>
<li data-line="1" dir="auto"><strong>Dataflow Modeling</strong> (medium level)</li>
<li data-line="2" dir="auto"><strong>Gate-level/Structural Modeling</strong> (lower level)</li>
<li data-line="3" dir="auto"><strong>Switch-level Modeling</strong> (lowest level)</li>
</ol></div><div class="el-h2"><h2 data-heading="Behavioral Modeling" dir="auto" class="heading" id="Behavioral_Modeling_0">Behavioral Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Behavioral modeling</strong> represents the highest level of abstraction and focuses on describing what the circuit does rather than how it's implemented. This style allows designers to describe functionality algorithmically, similar to C programming language constructs.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_2">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses <code>always</code> and <code>initial</code> blocks for procedural statements</li>
<li data-line="1" dir="auto">Supports conditional statements like <code>if-else</code> and loops</li>
<li data-line="2" dir="auto">Describes circuit behavior based on truth tables</li>
<li data-line="3" dir="auto">Best suited for complex sequential and combinational circuits</li>
<li data-line="4" dir="auto">Closest to natural language understanding but hardest to synthesize</li>
</ul></div><div class="el-h3"><h3 data-heading="Syntax Example:" dir="auto" class="heading" id="Syntax_Example_0">Syntax Example:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always</span> <span class="token punctuation">[</span>timing control<span class="token punctuation">]</span> procedural_statements<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token punctuation">[</span>timing control<span class="token punctuation">]</span> procedural_statements<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Dataflow Modeling" dir="auto" class="heading" id="Dataflow_Modeling_0">Dataflow Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Dataflow modeling</strong> operates at a medium level of abstraction and describes circuits in terms of data flow between registers and logical expressions. This style focuses on how data moves through the design and the logical operations performed on it.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_3">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses continuous assignments with the <code>assign</code> statement</li>
<li data-line="1" dir="auto">Describes circuits using Boolean expressions</li>
<li data-line="2" dir="auto">Simple to implement for most modules</li>
<li data-line="3" dir="auto">Easily translatable to structural implementations</li>
<li data-line="4" dir="auto">Ideal for combinational circuits</li>
</ul></div><div class="el-h3"><h3 data-heading="Syntax Example:" dir="auto" class="heading" id="Syntax_Example_1">Syntax Example:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">assign</span> <span class="token punctuation">[</span>delay<span class="token punctuation">]</span> LHS_net <span class="token operator">=</span> RHS_expression<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Practical Example:" dir="auto" class="heading" id="Practical_Example_0">Practical Example:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">mux_df</span><span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span>b<span class="token punctuation">,</span>s<span class="token punctuation">,</span> <span class="token keyword">output</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> sbar<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> y <span class="token operator">=</span> <span class="token punctuation">(</span>a<span class="token operator">&amp;</span>sbar<span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>s<span class="token operator">&amp;</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> sbar <span class="token operator">=</span> <span class="token operator">~</span>s<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Gate-level/Structural Modeling" dir="auto" class="heading" id="Gate-level/Structural_Modeling_0">Gate-level/Structural Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Gate-level modeling</strong> provides detailed representation using individual logic gates and their interconnections. This style corresponds to the schematic representation of digital circuits.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_4">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Uses primitive gates: <code>and</code>, <code>nand</code>, <code>or</code>, <code>nor</code>, <code>xor</code>, <code>xnor</code></li>
<li data-line="1" dir="auto">Supports multiple-output gates: <code>buf</code>, <code>not</code></li>
<li data-line="2" dir="auto">Includes tri-state gates: <code>bufif0</code>, <code>bufif1</code>, <code>notif0</code>, <code>notif1</code></li>
<li data-line="3" dir="auto">Lowest level of abstraction using logic gates</li>
<li data-line="4" dir="auto">Machine-readable but not human-friendly</li>
<li data-line="5" dir="auto">Used for both combinational circuits</li>
</ul></div><div class="el-h3"><h3 data-heading="Gate Syntax:" dir="auto" class="heading" id="Gate_Syntax_0">Gate Syntax:</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">and</span> <span class="token operator">|</span> <span class="token keyword">nand</span> <span class="token operator">|</span> <span class="token keyword">or</span> <span class="token operator">|</span> <span class="token keyword">nor</span> <span class="token operator">|</span> <span class="token keyword">xor</span> <span class="token operator">|</span> <span class="token keyword">xnor</span> <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> input1<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> inputN<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">not</span> <span class="token operator">|</span> <span class="token keyword">buf</span> <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span>output1<span class="token punctuation">,</span> output2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> outputN<span class="token punctuation">,</span> <span class="token keyword">input</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">bufif1</span> <span class="token operator">|</span> <span class="token keyword">bufif0</span> <span class="token operator">|</span> <span class="token keyword">notif1</span> <span class="token operator">|</span> <span class="token keyword">notif0</span> <span class="token punctuation">[</span>instance_name<span class="token punctuation">]</span> <span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> <span class="token keyword">input</span><span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Switch-level Modeling" dir="auto" class="heading" id="Switch-level_Modeling_0">Switch-level Modeling</h2></div><div class="el-p"><p dir="auto"><strong>Switch-level modeling</strong> represents the lowest level of abstraction and describes circuits in terms of transistors. This modeling style is rarely used by modern designers due to circuit complexity.</p></div><div class="el-h3"><h3 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_5">Key Characteristics:</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Describes code using transistor-level components</li>
<li data-line="1" dir="auto">CMOS transistors are the basic building blocks</li>
<li data-line="2" dir="auto">Provides detailed transistor-level analysis</li>
<li data-line="3" dir="auto">Rarely used in practice due to complexity</li>
</ul></div><div class="el-h2"><h2 data-heading="Mixed-design Style Modeling" dir="auto" class="heading" id="Mixed-design_Style_Modeling_0">Mixed-design Style Modeling</h2></div><div class="el-p"><p dir="auto">Verilog also supports mixed-design style modeling for complex systems, which combines multiple modeling approaches:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Gate primitives (gate-level)</li>
<li data-line="1" dir="auto">Dataflow modeling</li>
<li data-line="2" dir="auto">Behavioral modeling</li>
<li data-line="3" dir="auto">Module instantiation</li>
<li data-line="4" dir="auto">Combinations of the above approaches</li>
</ul></div><div class="el-p"><p dir="auto">This hierarchical approach uses nets (wire type) for interconnections between various objects.</p></div><div class="el-h2"><h2 data-heading="When to Use Each Style" dir="auto" class="heading" id="When_to_Use_Each_Style_0">When to Use Each Style</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Modeling Style</th>
<th dir="ltr">Best Used For</th>
<th dir="ltr">Complexity</th>
<th dir="ltr">Abstraction Level</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Behavioral</strong></td>
<td dir="ltr">Complex sequential/combinational circuits</td>
<td dir="ltr">High</td>
<td dir="ltr">Highest</td>
</tr>
<tr>
<td dir="ltr"><strong>Dataflow</strong></td>
<td dir="ltr">Simple combinational circuits</td>
<td dir="ltr">Medium</td>
<td dir="ltr">Medium</td>
</tr>
<tr>
<td dir="ltr"><strong>Gate-level</strong></td>
<td dir="ltr">Detailed circuit analysis</td>
<td dir="ltr">Low</td>
<td dir="ltr">Lower</td>
</tr>
<tr>
<td dir="ltr"><strong>Switch-level</strong></td>
<td dir="ltr">Transistor-level design</td>
<td dir="ltr">Low</td>
<td dir="ltr">Lowest</td>
</tr>
</tbody>
</table></div><div class="el-p"><p dir="auto">The choice of modeling style depends on the project requirements, design complexity, and the level of detail needed for analysis and synthesis. Each style offers different advantages in terms of readability, synthesis efficiency, and design abstraction level.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">modelingStyles</div></div><div class="canvas-node" style="z-index: 52; transform: translate(-1440px, 3620px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Modules_0">Modules</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">A <code>module</code> is a block of Verilog code that implements a certain functionality. <strong>Modules</strong> can be embedded within other <strong>modules</strong>, and a higher-level <strong>module</strong> can communicate with its lower-level <strong>modules</strong> using their input and output <strong>ports</strong>.</p></div><div class="el-h2"><h2 data-heading="What is a Module?" dir="auto" class="heading" id="What_is_a_Module?_0">What is a Module?</h2></div><div class="el-p"><p dir="auto">A <strong>module</strong> should be enclosed within <code>module</code> and <code>endmodule</code> keywords. The name of the <strong>module</strong> should be given right after the <code>module</code> keyword, and an optional list of <strong>ports</strong> may be declared as well. Note that <strong>ports</strong> declared in the list of port declarations cannot be redeclared within the body of the <strong>module</strong>.</p></div><div class="el-h2"><h2 data-heading="Module Declaration" dir="auto" class="heading" id="Module_Declaration_0">Module Declaration</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token operator">&lt;</span>name<span class="token operator">&gt;</span> <span class="token punctuation">(</span><span class="token punctuation">[</span>port_list<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token comment">// Contents of the module</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// A module can have an empty portlist</span>
<span class="token keyword">module</span> name<span class="token punctuation">;</span>
	<span class="token comment">// Contents of the module</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Module Contents" dir="auto" class="heading" id="Module_Contents_0">Module Contents</h2></div><div class="el-p"><p dir="auto">All variable declarations, dataflow statements, functions or tasks, and lower <strong>module</strong> instances, if any, must be defined within the <code>module</code> and <code>endmodule</code> keywords. There can be multiple <strong>modules</strong> with different names in the same file and can be defined in any order.</p></div><div class="el-h1"><h1 data-heading="Module Examples and Applications" dir="auto" class="heading" id="Module_Examples_and_Applications_0">Module Examples and Applications</h1></div><div class="el-h2"><h2 data-heading="D Flip-Flop (DFF) Module Example" dir="auto" class="heading" id="D_Flip-Flop_(DFF)_Module_Example_0">D Flip-Flop (DFF) Module Example</h2></div><div class="el-p"><p dir="auto"><span alt="dff_module.png" src="verilog/module/img/dff_module.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="dff_module.png" src="verilog/module/img/dff_module.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">The <strong>module</strong> <code>dff</code> represents a <strong>D flip flop</strong> which has three input <strong>ports</strong> (<code>d</code>, <code>clk</code>, <code>rstn</code>) and one output <strong>port</strong> (<code>q</code>). Contents of the <strong>module</strong> describe how a <strong>D flip flop</strong> should behave for different combinations of inputs. Here, input <code>d</code> is always assigned to output <code>q</code> at the positive edge of <code>clk</code> if <code>rstn</code> is high because it is an active low reset.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Module called "dff" has 3 inputs and 1 output port</span>
<span class="token keyword">module</span> dff <span class="token punctuation">(</span> 	<span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> rstn<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token keyword">reg</span>	q<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Contents of the module</span>
	<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
		<span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>rstn<span class="token punctuation">)</span>
			q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
	<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This <strong>module</strong> will be converted into the following digital circuit during <strong>synthesis</strong>.</p></div><div class="el-p"><p dir="auto"><span alt="dff_sync_reset_schematic.png" src="verilog/module/img/dff_sync_reset_schematic.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="dff_sync_reset_schematic.png" src="verilog/module/img/dff_sync_reset_schematic.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">Note that you cannot have any code written outside a <code>module</code>!</p></div><div class="el-p"><p dir="auto">A <strong>module</strong> represents a <strong>design unit</strong> that implements certain behavioral characteristics and will get converted into a digital circuit during <strong>synthesis</strong>. Any combination of inputs can be given to the <strong>module</strong>, and it will provide a corresponding output. This allows the same <strong>module</strong> to be reused to form bigger <strong>modules</strong> that implement more complex hardware.</p></div><div class="el-h2"><h2 data-heading="Hierarchical Design (GPU Engine Example)" dir="auto" class="heading" id="Hierarchical_Design_(GPU_Engine_Example)_0">Hierarchical Design (GPU Engine Example)</h2></div><div class="el-p"><p dir="auto">Instead of building up from smaller blocks to form bigger design blocks, the reverse can also be done. Consider the breakdown of a simple <strong>GPU engine</strong> into smaller components such that each can be represented as a <strong>module</strong> that implements a specific feature. The <strong>GPU engine</strong> shown below can be divided into five different <strong>sub-blocks</strong> where each performs a specific functionality. The bus interface unit gets data from outside into the <strong>design</strong>, which gets processed by another unit to extract instructions. Other units down the line process data provided by the previous unit.</p></div><div class="el-p"><p dir="auto"><span alt="gpu_modules2.png" src="verilog/module/img/gpu_modules2.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="gpu_modules2.png" src="verilog/module/img/gpu_modules2.png" target="_self"></span></p></div><div class="el-p"><p dir="auto">Each <strong>sub-block</strong> can be represented as a <code>module</code> with a certain set of input and output signals for communication with other <strong>modules</strong>, and each <strong>sub-block</strong> can be further divided into more finer blocks as required.</p></div><div class="el-h1"><h1 data-heading="Module Hierarchy" dir="auto" class="heading" id="Module_Hierarchy_0">Module Hierarchy</h1></div><div class="el-h2"><h2 data-heading="Top-Level Modules" dir="auto" class="heading" id="Top-Level_Modules_0">Top-Level Modules</h2></div><div class="el-p"><p dir="auto">A <strong>top-level module</strong> is one which contains all other <strong>modules</strong>. A <strong>top-level module</strong> is not instantiated within any other <strong>module</strong>.</p></div><div class="el-p"><p dir="auto">For example, design <strong>modules</strong> are normally instantiated within <strong>top-level testbench modules</strong> so that <strong>simulation</strong> can be run by providing input stimulus. But, the <strong>testbench</strong> is not instantiated within any other <strong>module</strong> because it is a block that encapsulates everything else and hence is the <strong>top-level module</strong>.</p></div><div class="el-p"><p dir="auto">The <strong>design</strong> code shown below has a <strong>top-level module</strong> called <code>design</code>. This is because it contains all other <strong>sub-modules</strong> required to make the <strong>design</strong> complete. The <strong>sub-modules</strong> can have more nested <strong>sub-modules</strong> like <code>mod3</code> inside <code>mod1</code> and <code>mod4</code> inside <code>mod2</code>. Anyhow, all these are included into the <strong>top-level module</strong> when <code>mod1</code> and <code>mod2</code> are instantiated. So this makes the <strong>design</strong> complete and is the <strong>top-level module</strong> for the <strong>design</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">//---------------------------------</span>
<span class="token comment">//  Design code</span>
<span class="token comment">//---------------------------------</span>
<span class="token keyword">module</span> mod3 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token keyword">reg</span> c<span class="token punctuation">;</span>
	<span class="token comment">// Design code</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod4 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
	<span class="token keyword">wire</span> a<span class="token punctuation">;</span>
	<span class="token comment">// Design code</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod1 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>	 	<span class="token comment">// This module called "mod1" contains two instances</span>
	<span class="token keyword">wire</span> 	y<span class="token punctuation">;</span>

	mod3 	mod_inst1 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 	 		<span class="token comment">// First instance is of module called "mod3" with name "mod_inst1"</span>
	mod3 	mod_inst2 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>	 		<span class="token comment">// Second instance is also of module "mod3" with name "mod_inst2"</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> mod2 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 		<span class="token comment">// This module called "mod2" contains two instances</span>
	mod4 	mod_inst1 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>			<span class="token comment">// First instance is of module called "mod4" with name "mod_inst1"</span>
	mod4 	mod_inst2 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>			<span class="token comment">// Second instance is also of module "mod4" with name "mod_inst2"</span>
<span class="token keyword">endmodule</span>

<span class="token comment">// Top-level module</span>
<span class="token keyword">module</span> <span class="token keyword">design</span> <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span> 		<span class="token comment">// From design perspective, this is the top-level module</span>
	<span class="token keyword">wire</span> 	_net<span class="token punctuation">;</span>
	mod1 	mod_inst1 	<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 			<span class="token comment">// since it contains all other modules and sub-modules</span>
	mod2 	mod_inst2 	<span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The <strong>testbench</strong> <strong>module</strong> contains stimulus to check functionality of the <strong>design</strong> and is primarily used for <strong>functional verification</strong> using <strong>simulation</strong> tools. Hence, the <strong>design</strong> is instantiated and called <code>d0</code> inside the <strong>testbench</strong> <strong>module</strong>. From a simulator perspective, <strong>testbench</strong> is the <strong>top-level module</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">//-----------------------------------------------------------</span>
<span class="token comment">// Testbench code</span>
<span class="token comment">// From simulation perspective, this is the top-level module</span>
<span class="token comment">// because 'design' is instantiated within this module</span>
<span class="token comment">//-----------------------------------------------------------</span>
<span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
	<span class="token keyword">design</span> d0 <span class="token punctuation">(</span> <span class="token punctuation">[</span>port_list_connections<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Rest of the testbench code</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Design Hierarchy and Hierarchical Naming" dir="auto" class="heading" id="Design_Hierarchy_and_Hierarchical_Naming_0">Design Hierarchy and Hierarchical Naming</h2></div><div class="el-p"><p dir="auto">A <strong>hierarchical structure</strong> is formed when <strong>modules</strong> can be instantiated inside one another, and hence the <strong>top-level module</strong> is called the <strong>root</strong>. Since each lower <strong>module</strong> instantiation within a given <strong>module</strong> is required to have different identifier names, there will not be any ambiguity in accessing signals. A <strong>hierarchical name</strong> is constructed by a list of these identifiers separated by dots <code>.</code> for each level of the <strong>hierarchy</strong>. Any signal can be accessed within any <strong>module</strong> using the <strong>hierarchical path</strong> to that particular signal.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Take the example shown above in top level modules</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst1 					<span class="token comment">// Access to module instance mod_inst1</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst1<span class="token punctuation">.</span>y 					<span class="token comment">// Access signal "y" inside mod_inst1</span>
<span class="token keyword">design</span><span class="token punctuation">.</span>mod_inst2<span class="token punctuation">.</span>mod_inst2<span class="token punctuation">.</span>a		<span class="token comment">// Access signal "a" within mod4 module</span>

testbench<span class="token punctuation">.</span>d0<span class="token punctuation">.</span>_net<span class="token punctuation">;</span> 					<span class="token comment">// Top level signal _net within design modu</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Modules</div></div><div class="canvas-node" style="z-index: 53; transform: translate(-1000px, 3620px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Port_0">Port</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto">Verilog ports are interfaces enabling communication between modules and the external world. They serve as input/output pins of digital designs, allowing modules to receive data from other modules or external sources and send output data to other modules or external devices. Ports provide a means for modules to interact with the external environment while concealing internal design implementation details.</p></div><div class="el-h2"><h2 data-heading="Types of Verilog Ports" dir="auto" class="heading" id="Types_of_Verilog_Ports_0">Types of Verilog Ports</h2></div><div class="el-p"><p dir="auto">Verilog supports three primary port types:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Port Type</th>
<th dir="ltr">Keyword</th>
<th dir="ltr">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Input</strong></td>
<td dir="ltr"><code>input</code></td>
<td dir="ltr">Receives signals from other modules or external sources</td>
</tr>
<tr>
<td dir="ltr"><strong>Output</strong></td>
<td dir="ltr"><code>output</code></td>
<td dir="ltr">Sends signals to other modules or external devices</td>
</tr>
<tr>
<td dir="ltr"><strong>Inout</strong></td>
<td dir="ltr"><code>inout</code></td>
<td dir="ltr">Bidirectional port for sending and receiving signals</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Port Declaration Components" dir="auto" class="heading" id="Port_Declaration_Components_0">Port Declaration Components</h2></div><div class="el-p"><p dir="auto">Each port comprises three components:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Port Direction</strong>: Specifies whether the port is input, output, or inout.</li>
<li data-line="1" dir="auto"><strong>Port Data Type</strong> (optional): Defines the data type.</li>
<li data-line="2" dir="auto"><strong>Port Signal Name</strong>: Identifier for the port.</li>
</ul></div><div class="el-h2"><h2 data-heading="Port Declaration Syntax" dir="auto" class="heading" id="Port_Declaration_Syntax_0">Port Declaration Syntax</h2></div><div class="el-p"><p dir="auto">The general syntax for declaring ports is:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Input Port</strong>: <code>input [net_type] [range] list_of_names;</code></li>
<li data-line="1" dir="auto"><strong>Output Port</strong>: <code>output [net_type] [range] list_of_names;</code></li>
<li data-line="2" dir="auto"><strong>Inout Port</strong>: <code>inout [net_type] [range] list_of_names;</code></li>
</ul></div><div class="el-h2"><h2 data-heading="Port Declaration Styles" dir="auto" class="heading" id="Port_Declaration_Styles_0">Port Declaration Styles</h2></div><div class="el-p"><p dir="auto">Verilog supports two styles for port declarations:</p></div><div class="el-p"><p dir="auto"><strong>ANSI Style</strong> (newer method):</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">correct_ansi</span><span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Port declarations are complete in the port list</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Non-ANSI Style</strong> (traditional method):</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">correct_non_ansi</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">output</span> c<span class="token punctuation">;</span> <span class="token comment">// Port declarations are inside the module body</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Port Data Types and Default Behavior" dir="auto" class="heading" id="Port_Data_Types_and_Default_Behavior_0">Port Data Types and Default Behavior</h2></div><div class="el-p"><p dir="auto">By default, all ports are treated as <code>wire</code> types unless explicitly declared otherwise. You can specify different data types:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">example</span><span class="token punctuation">(</span>     <span class="token keyword">input</span> <span class="token keyword">wire</span> clk<span class="token punctuation">,</span>   <span class="token comment">// Explicitly wire (default)    </span>
					<span class="token keyword">input</span> en<span class="token punctuation">,</span>    <span class="token comment">// Implicitly wire    </span>
					<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">,</span>   <span class="token comment">// Register type output   </span>
					<span class="token keyword">inout</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bus         <span class="token comment">// Bidirectional bus</span>
											 <span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Important Restrictions:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Not all data types can be used as ports.</li>
<li data-line="1" dir="auto"><code>real</code> and <code>event</code> cannot be used with ports.</li>
<li data-line="2" dir="auto">Input ports can only have net data types.</li>
</ul></div><div class="el-h2"><h2 data-heading="Port Declaration Rules" dir="auto" class="heading" id="Port_Declaration_Rules_0">Port Declaration Rules</h2></div><div class="el-p"><p dir="auto"><strong>Complete vs Partial Declaration</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Complete Declaration</strong>: If a port includes a net or variable type, it cannot be redeclared within the module.</li>
<li data-line="1" dir="auto"><strong>Partial Declaration</strong>: If a port's type is unspecified in the port list, it can be declared again using <code>wire</code> or <code>reg</code> inside the module body.</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Key Rules</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">In ANSI style, ports declared in the port list cannot be redeclared inside the module.</li>
<li data-line="1" dir="auto">In Non-ANSI style, all ports must be declared within the module body.</li>
<li data-line="2" dir="auto">ANSI and Non-ANSI styles cannot be mixed in the same module.</li>
<li data-line="3" dir="auto">The first port in ANSI style must have a direction, type, or data type.</li>
</ul></div><div class="el-h2"><h2 data-heading="Signed and Unsigned Ports" dir="auto" class="heading" id="Signed_and_Unsigned_Ports_0">Signed and Unsigned Ports</h2></div><div class="el-p"><p dir="auto">Ports can be explicitly declared as signed or unsigned:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">input</span> <span class="token keyword">unsigned</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> gain<span class="token punctuation">;</span>    <span class="token comment">// Unsigned 4-bit input</span>
<span class="token keyword">input</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">6</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> offset<span class="token punctuation">;</span>    <span class="token comment">// Signed 7-bit input (two's complement)</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Port Connection in Verilog" dir="auto" class="heading" id="Port_Connection_in_Verilog_0">Port Connection in Verilog</h2></div><div class="el-p"><p dir="auto">Port connection is the mechanism by which modules communicate with each other in Verilog. When instantiating modules, you need to connect the ports of the instantiated module to signals in the parent module.</p></div><div class="el-h3"><h3 data-heading="Port Connection Methods" dir="auto" class="heading" id="Port_Connection_Methods_0">Port Connection Methods</h3></div><div class="el-p"><p dir="auto">Verilog provides two primary methods for connecting ports during module instantiation:</p></div><div class="el-h4"><h4 data-heading="Positional Connection (Ordered List)" dir="auto" class="heading" id="Positional_Connection_(Ordered_List)_0">Positional Connection (Ordered List)</h4></div><div class="el-p"><p dir="auto">In this method, signals are connected in the same order as ports are declared in the module definition. This is the most intuitive method for beginners.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Module definition</span>
<span class="token keyword">module</span> <span class="token function">fulladd4</span><span class="token punctuation">(</span>sum<span class="token punctuation">,</span> c_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span>
    <span class="token keyword">output</span> c_out<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">input</span> c_in<span class="token punctuation">;</span>
    <span class="token comment">// module internals </span>
<span class="token keyword">endmodule</span>

<span class="token comment">// Instantiation using positional connection</span>
fulladd4 <span class="token function">fa1</span><span class="token punctuation">(</span>SUM<span class="token punctuation">,</span> C_OUT<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C_IN<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The external signals must appear in exactly the same order as the ports in the module definition.</p></div><div class="el-h4"><h4 data-heading="Named Connection (By Port Name)" dir="auto" class="heading" id="Named_Connection_(By_Port_Name)_0">Named Connection (By Port Name)</h4></div><div class="el-p"><p dir="auto">This method connects external signals to ports by specifying the port names rather than relying on position. This is more practical for large designs with many ports.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Named connection - order doesn't matter</span>
fulladd4 <span class="token function">fa1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>SUM<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">c_out</span><span class="token punctuation">(</span>C_OUT<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>A<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>B<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">c_in</span><span class="token punctuation">(</span>C_IN<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">You can specify port connections in any order as long as the port name correctly matches the external signal.</p></div><div class="el-h3"><h3 data-heading="Port Connection Rules" dir="auto" class="heading" id="Port_Connection_Rules_0">Port Connection Rules</h3></div><div class="el-p"><p dir="auto">Verilog has specific rules governing how different data types can be connected between modules:</p></div><div class="el-h4"><h4 data-heading="Input Port Rules" dir="auto" class="heading" id="Input_Port_Rules_0">Input Port Rules</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Input ports must always be of <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Input ports can be connected to either <code>reg</code> or <code>net</code> type variables.</li>
</ul></div><div class="el-h4"><h4 data-heading="Output Port Rules" dir="auto" class="heading" id="Output_Port_Rules_0">Output Port Rules</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Output ports can be of <code>reg</code> or <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Output ports must always be connected to <code>net</code> type (cannot connect to <code>reg</code>).</li>
</ul></div><div class="el-h4"><h4 data-heading="Inout Port Rules" dir="auto" class="heading" id="Inout_Port_Rules_0">Inout Port Rules</h4></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Internally</strong>: Inout ports must always be of <code>net</code> type.</li>
<li data-line="1" dir="auto"><strong>Externally</strong>: Inout ports must always be connected to <code>net</code> type.</li>
</ul></div><div class="el-h3"><h3 data-heading="Why These Connection Rules Exist" dir="auto" class="heading" id="Why_These_Connection_Rules_Exist_0">Why These Connection Rules Exist</h3></div><div class="el-p"><p dir="auto">The connection rules exist because of how Verilog handles assignments:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Net types</strong> are used for continuous assignments using <code>assign</code> statements or port connections.</li>
<li data-line="1" dir="auto"><strong>Reg types</strong> are used in <code>always</code> blocks with sensitivity lists.</li>
<li data-line="2" dir="auto">When connecting ports, it's essentially a continuous assignment, which requires the target to be a <code>net</code>. </li>
</ul></div><div class="el-p"><p dir="auto">A <code>net</code> type simply wires two things together, while a <code>reg</code> type is used to store data based on inputs.</p></div><div class="el-h3"><h3 data-heading="Width Matching and Unconnected Ports" dir="auto" class="heading" id="Width_Matching_and_Unconnected_Ports_0">Width Matching and Unconnected Ports</h3></div><div class="el-h4"><h4 data-heading="Width Matching" dir="auto" class="heading" id="Width_Matching_0">Width Matching</h4></div><div class="el-p"><p dir="auto">Verilog allows connecting signals of different widths but typically issues a warning when widths don't match.</p></div><div class="el-h4"><h4 data-heading="Unconnected Ports" dir="auto" class="heading" id="Unconnected_Ports_0">Unconnected Ports</h4></div><div class="el-p"><p dir="auto">Verilog allows ports to remain unconnected, which is useful for debugging purposes or unused outputs:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Leaving a port unconnected</span>
module_instance <span class="token function">inst1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clock<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data_in</span><span class="token punctuation">(</span>input_data<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">data_out</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">,</span>  <span class="token comment">// Unconnected output</span>
    <span class="token punctuation">.</span><span class="token function">enable</span><span class="token punctuation">(</span>en<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Practical Example" dir="auto" class="heading" id="Practical_Example_1">Practical Example</h3></div><div class="el-p"><p dir="auto">Here's an example showing proper port connection between modules:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">top_module</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span>
    <span class="token keyword">input</span> reset_n<span class="token punctuation">,</span>
    <span class="token keyword">input</span> insignal1<span class="token punctuation">,</span>
    <span class="token keyword">input</span> insignal2<span class="token punctuation">,</span>
    <span class="token keyword">output</span> outsignal1<span class="token punctuation">,</span>
    <span class="token keyword">output</span> outsignal2 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">wire</span> connection_wire<span class="token punctuation">;</span>  <span class="token comment">// Internal wire for module-to-module connection</span>

first_module <span class="token function">fm1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset_n</span><span class="token punctuation">(</span>reset_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in1</span><span class="token punctuation">(</span>insignal1<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">out1</span><span class="token punctuation">(</span>outsignal1<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">out2</span><span class="token punctuation">(</span>connection_wire<span class="token punctuation">)</span> <span class="token comment">// Connected to second module </span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
second_module <span class="token function">sm1</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">reset_n</span><span class="token punctuation">(</span>reset_n<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in1</span><span class="token punctuation">(</span>insignal2<span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">in2</span><span class="token punctuation">(</span>connection_wire<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment">// Receives from first module</span>
    <span class="token punctuation">.</span><span class="token function">out1</span><span class="token punctuation">(</span>outsignal2<span class="token punctuation">)</span> 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="SystemVerilog Simplification" dir="auto" class="heading" id="SystemVerilog_Simplification_0">SystemVerilog Simplification</h3></div><div class="el-p"><p dir="auto">In SystemVerilog, the <code>logic</code> type can be used in both cases, simplifying the connection rules and eliminating many of the restrictions present in traditional Verilog. Understanding these port connection rules and methods is essential for creating modular, hierarchical designs in Verilog where multiple modules work together to implement complex digital systems.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Port</div></div><div class="canvas-node" style="z-index: 36; transform: translate(1040px, 2000px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Gate_Array,_Standard_Cells,_and_Full_Custom_Design_0">Gate Array, Standard Cells, and Full Custom Design</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="VLSI Design Styles: Gate Arrays, Standard Cells, and Full Custom Design" dir="auto" class="heading" id="VLSI_Design_Styles_Gate_Arrays,_Standard_Cells,_and_Full_Custom_Design_0">VLSI Design Styles: Gate Arrays, Standard Cells, and Full Custom Design</h1></div><div class="el-p"><p dir="auto">The VLSI design landscape offers several distinct methodologies, each with unique advantages and trade-offs in terms of performance, cost, and design complexity. Here's a comprehensive overview of the three major design styles: gate arrays, standard cell-based design, and full custom design.</p></div><div class="el-p"><p dir="auto"><span alt="GateArray.png" src="verilog/img/gatearray.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="GateArray.png" src="verilog/img/gatearray.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Gate Array (GA) Design" dir="auto" class="heading" id="Gate_Array_(GA)_Design_0">Gate Array (GA) Design</h2></div><div class="el-p"><p dir="auto">Gate arrays rank second after FPGAs in terms of fast prototyping capability. Unlike FPGAs that use user programming for design implementation, gate arrays utilize metal mask design and processing.</p></div><div class="el-h5"><h5 data-heading="Two-Step Manufacturing Process:" dir="auto" class="heading" id="Two-Step_Manufacturing_Process_0">Two-Step Manufacturing Process:</h5></div><div class="el-p"><p dir="auto">Gate array implementation follows a distinctive two-phase approach:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Phase 1</strong>: Creates an array of uncommitted transistors on each GA chip using generic (standard) masks</li>
<li data-line="1" dir="auto"><strong>Phase 2</strong>: Customizes these uncommitted chips by defining metal interconnects between transistors</li>
</ul></div><div class="el-p"><p dir="auto">This approach allows uncommitted chips to be stored for later customization, with the metal interconnect patterning completed at the end of the fabrication process, resulting in short turnaround times of just a few days to weeks.</p></div><div class="el-h5"><h5 data-heading="Key Characteristics:" dir="auto" class="heading" id="Key_Characteristics_6">Key Characteristics:</h5></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Higher utilization factor</strong>: GA chip utilization (used chip area divided by total chip area) is higher than FPGAs</li>
<li data-line="1" dir="auto"><strong>Superior performance</strong>: Chip speed is higher due to more customized design achieved through metal mask designs</li>
<li data-line="2" dir="auto"><strong>Scalability</strong>: Typical gate array chips can implement millions of logic gates</li>
</ul></div><div class="el-p"><p dir="auto">Gate arrays use dedicated routing channels between rows or columns of MOS transistors, with modern implementations employing multiple metal layers for interconnection. Advanced designs like Sea-of-Gates (SOG) chips cover the entire surface with uncommitted transistors, sacrificing some for inter-cell routing to achieve higher density.</p></div><div class="el-p"><p dir="auto"><span alt="StandardCellEG.png" src="verilog/img/standardcelleg.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="StandardCellEG.png" src="verilog/img/standardcelleg.png" target="_self"></span><br>
<span alt="StandardCellLayout.png" src="verilog/img/standardcelllayout.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="StandardCellLayout.png" src="verilog/img/standardcelllayout.png" target="_self"></span><br>
<span alt="StandardCellLayout1.png" src="verilog/img/standardcelllayout1.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="StandardCellLayout1.png" src="verilog/img/standardcelllayout1.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Standard Cell-Based Design" dir="auto" class="heading" id="Standard_Cell-Based_Design_0">Standard Cell-Based Design</h2></div><div class="el-p"><p dir="auto">Standard cell methodology represents one of the most prevalent design styles in VLSI, also known as semi-custom design. This approach requires developing a full custom mask set but leverages pre-designed components to accelerate the design process.</p></div><div class="el-h5"><h5 data-heading="Core Concept:" dir="auto" class="heading" id="Core_Concept_0">Core Concept:</h5></div><div class="el-p"><p dir="auto">The fundamental idea involves creating commonly used logic cells and storing them in a standard cell library. A typical library contains hundreds of cells including:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Basic logic gates (inverters, NAND, NOR, AOI, OAI gates)</li>
<li data-line="1" dir="auto">Multiplexers (2-to-1 MUX)</li>
<li data-line="2" dir="auto">Storage elements (D-latches, flip-flops)</li>
</ul></div><div class="el-h5"><h5 data-heading="Cell Characteristics:" dir="auto" class="heading" id="Cell_Characteristics_0">Cell Characteristics:</h5></div><div class="el-p"><p dir="auto">Standard cells are designed with specific constraints to enable automation:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Fixed height</strong>: All cells maintain uniform height to enable automated placement and routing</li>
<li data-line="1" dir="auto"><strong>Variable width</strong>: Cells can vary in width while maintaining height consistency</li>
<li data-line="2" dir="auto"><strong>Abutment capability</strong>: Multiple cells can be placed side-by-side to form rows</li>
<li data-line="3" dir="auto"><strong>Power rail integration</strong>: Power and ground rails run parallel to cell boundaries, allowing neighboring cells to share common power buses</li>
</ul></div><div class="el-h5"><h5 data-heading="Design Flow:" dir="auto" class="heading" id="Design_Flow_0">Design Flow:</h5></div><div class="el-p"><p dir="auto">The standard cell design process involves automated synthesis, placement, and routing (SPR) using electronic design automation (EDA) tools. Logic synthesis tools transform register-transfer level (RTL) descriptions into technology-dependent netlists using the cell library's logical views.</p></div><div class="el-h5"><h5 data-heading="Advantages:" dir="auto" class="heading" id="Advantages_3">Advantages:</h5></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Faster design cycles compared to full custom approaches</li>
<li data-line="1" dir="auto">Automated design flow reduces manual effort</li>
<li data-line="2" dir="auto">Balance between performance and development time</li>
<li data-line="3" dir="auto">Cost-effective for moderate-volume production</li>
</ul></div><div class="el-p"><p dir="auto"><span alt="FullCustomDesign.png" src="verilog/img/fullcustomdesign.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="FullCustomDesign.png" src="verilog/img/fullcustomdesign.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Full Custom Design" dir="auto" class="heading" id="Full_Custom_Design_0">Full Custom Design</h2></div><div class="el-p"><p dir="auto">Full custom design represents the most granular and optimized approach to VLSI design, where every component is individually designed and laid out. This methodology provides maximum design freedom and optimization potential.</p></div><div class="el-h5"><h5 data-heading="Design Philosophy:" dir="auto" class="heading" id="Design_Philosophy_0">Design Philosophy:</h5></div><div class="el-p"><p dir="auto">In full custom design, the entire chip is precisely crafted from the ground up without relying on pre-designed standard cell libraries. Every transistor, logic gate, and interconnect is manually designed and optimized, providing unparalleled control over the chip's architecture.</p></div><div class="el-h5"><h5 data-heading="Types of Full Custom Design:" dir="auto" class="heading" id="Types_of_Full_Custom_Design_0">Types of Full Custom Design:</h5></div><div class="el-p"><p dir="auto">Full custom design encompasses four distinct categories:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Datapath Layout</strong>: Space-constrained layouts with strict area, signal noise, and bit symmetry control</li>
<li data-line="1" dir="auto"><strong>Analog Layout</strong>: High-performance analog circuitry including PLLs, DACs/ADCs, and RF circuits</li>
<li data-line="2" dir="auto"><strong>Custom Digital Layout</strong>: Performance-critical digital circuits requiring more optimization than standard ASIC flows</li>
<li data-line="3" dir="auto"><strong>Cell Layout</strong>: Development of standard cells and specialized component libraries</li>
</ol></div><div class="el-h5"><h5 data-heading="Applications:" dir="auto" class="heading" id="Applications_0">Applications:</h5></div><div class="el-p"><p dir="auto">Full custom design is predominantly used where performance is paramount:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">High-performance microprocessors and specialized processing units</li>
<li data-line="1" dir="auto">Analog and mixed-signal circuits requiring precise layout control</li>
<li data-line="2" dir="auto">RF circuits where layout significantly impacts signal integrity</li>
<li data-line="3" dir="auto">Memory cells where high density and performance are critical</li>
</ul></div><div class="el-h5"><h5 data-heading="Trade-offs:" dir="auto" class="heading" id="Trade-offs_0">Trade-offs:</h5></div><div class="el-p"><p dir="auto">While full custom design delivers exceptional optimization and performance, it comes with significant costs:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Design productivity</strong>: Typically only 10-20 transistors per designer per day</li>
<li data-line="1" dir="auto"><strong>High labor costs</strong>: Rarely used in digital CMOS VLSI due to expense</li>
<li data-line="2" dir="auto"><strong>Extended development time</strong>: Significantly longer design cycles</li>
<li data-line="3" dir="auto"><strong>Complexity</strong>: Requires extensive expertise and verification</li>
</ul></div><div class="el-h2"><h2 data-heading="Design Style Selection Criteria" dir="auto" class="heading" id="Design_Style_Selection_Criteria_0">Design Style Selection Criteria</h2></div><div class="el-p"><p dir="auto">The choice between these design methodologies depends on several factors:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Performance requirements</strong>: Full custom for maximum performance, standard cells for balanced performance</li>
<li data-line="1" dir="auto"><strong>Time-to-market</strong>: Gate arrays and standard cells offer faster development cycles</li>
<li data-line="2" dir="auto"><strong>Volume</strong>: Full custom justified for high-volume products due to amortized design costs</li>
<li data-line="3" dir="auto"><strong>Cost constraints</strong>: Semi-custom approaches more economical for moderate volumes</li>
<li data-line="4" dir="auto"><strong>Design complexity</strong>: Standard cells reduce complexity through automation</li>
</ul></div><div class="el-p"><p dir="auto">Modern VLSI projects often combine multiple design styles on the same chip, utilizing standard cells, datapath cells, and custom blocks where each approach provides optimal benefits. This hybrid methodology allows designers to achieve the best balance of performance, cost, and development time for their specific applications.</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Design Style</th>
<th dir="ltr">FPGA</th>
<th dir="ltr">Gate array</th>
<th dir="ltr">Standard cell</th>
<th dir="ltr">Full custom</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr">Cell size</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Fixed height</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Cell type</td>
<td dir="ltr">Programmable</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Variable</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Cell placement</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">Fixed</td>
<td dir="ltr">In row</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Interconnect</td>
<td dir="ltr">Programmable</td>
<td dir="ltr">Variable</td>
<td dir="ltr">Variable</td>
<td dir="ltr">Variable</td>
</tr>
<tr>
<td dir="ltr">Design time</td>
<td dir="ltr">Very fast</td>
<td dir="ltr">Fast</td>
<td dir="ltr">Medium</td>
<td dir="ltr">Slow</td>
</tr>
</tbody>
</table></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Gate Array, Standard Cells, and Full Custom Design</div></div><div class="canvas-node" data-text-align="center" style="z-index: 11; transform: translate(-5160px, 4400px); width: 260px; height: 60px; --canvas-node-width: 260px; --canvas-node-height: 60px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 28px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="DataFlow" dir="auto" class="heading" id="DataFlow_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>DataFlow</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 12; transform: translate(-5460px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="assign_0">assign</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="decoderMuxWithAssignment.md" href="verilog/datafllow/decodermuxwithassignment.html" target="_self" rel="noopener nofollow"></a><br>
Signals of type <strong>wire</strong> or a similar <strong>wire</strong>-like <strong>data type</strong> requires the <strong>continuous assignment</strong> of a value. For example, consider an electrical <strong>wire</strong> used to connect pieces on a breadboard. As long as the <strong><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D449 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></strong> battery is applied to one end of the <strong>wire</strong>, the component connected to the other end of the <strong>wire</strong> will get the required voltage.</p></div><div class="el-p"><p dir="auto">In <strong>Verilog</strong>, this concept is realized by the <strong>assign statement</strong> where any <strong>wire</strong> or other similar <strong>wire</strong>-like <strong>data-types</strong> can be driven continuously with a value. The value can either be a constant or an <strong>expression</strong> comprising of a group of signals.</p></div><div class="el-h2"><h2 data-heading="Syntax of `assign` Statement" dir="auto" class="heading" id="Syntax_of_`assign`_Statement_0">Syntax of <code>assign</code> Statement</h2></div><div class="el-p"><p dir="auto">The assignment syntax starts with the keyword <code>assign</code> followed by the signal name which can be either a single signal or a <strong>concatenation</strong> of different signal <strong>nets</strong>. The <strong>drive strength</strong> and <strong>delay</strong> are optional and are mostly used for <strong>dataflow modeling</strong> than <strong>synthesizing</strong> into real hardware. The <strong>expression</strong> or signal on the <strong>right hand side (RHS)</strong> is evaluated and assigned to the <strong>net</strong> or <strong>expression</strong> of <strong>nets</strong> on the <strong>left hand side (LHS)</strong>.</p></div><div class="el-p"><p dir="auto"><code>assign &lt;net_expression&gt; = [drive_strength] [delay] &lt;expression of different signals or constant value&gt;</code></p></div><div class="el-p"><p dir="auto"><strong>Delay values</strong> are useful for specifying delays for <strong>gates</strong> and are used to model <strong>timing behavior</strong> in real hardware because the value dictates when the <strong>net</strong> should be assigned with the evaluated value.</p></div><div class="el-h2"><h2 data-heading="Rules for `assign` Statement" dir="auto" class="heading" id="Rules_for_`assign`_Statement_0">Rules for <code>assign</code> Statement</h2></div><div class="el-p"><p dir="auto">There are some rules that need to be followed when using an <strong>assign statement</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>LHS</strong> should always be a <strong>scalar</strong> or <strong>vector net</strong> or a <strong>concatenation</strong> of <strong>scalar</strong> or <strong>vector nets</strong> and never a <strong>scalar</strong> or <strong>vector register</strong>.</li>
<li data-line="1" dir="auto"><strong>RHS</strong> can contain <strong>scalar</strong> or <strong>vector registers</strong> and <strong>function calls</strong>.</li>
<li data-line="2" dir="auto">Whenever any operand on the <strong>RHS</strong> changes in value, <strong>LHS</strong> will be updated with the new value.</li>
<li data-line="3" dir="auto"><strong>assign statements</strong> are also called <strong>continuous assignments</strong> and are always active.</li>
</ul></div><div class="el-h2"><h2 data-heading="Examples of `assign` Statement Usage" dir="auto" class="heading" id="Examples_of_`assign`_Statement_Usage_0">Examples of <code>assign</code> Statement Usage</h2></div><div class="el-p"><p dir="auto">In the following example, a <strong>net</strong> called <code>out</code> is driven continuously by an <strong>expression</strong> of signals. <code>i1</code> and <code>i2</code> with the <strong>logical AND</strong> (<code>&amp;</code>) form the <strong>expression</strong>.</p></div><div class="el-p"><p dir="auto">If the <strong>wires</strong> are instead converted into <strong>ports</strong> and <strong>synthesized</strong>, we will get an <strong>RTL schematic</strong> like the one shown below after <strong>synthesis</strong>.</p></div><div class="el-p"><p dir="auto"><strong>Continuous assignment statements</strong> can be used to represent <strong>combinational gates</strong> in <strong>Verilog</strong>.</p></div><div class="el-h3"><h3 data-heading="Verilog Module Example with `assign`" dir="auto" class="heading" id="Verilog_Module_Example_with_`assign`_0">Verilog Module Example with <code>assign</code></h3></div><div class="el-p"><p dir="auto">The module shown below takes two inputs and uses an <strong>assign statement</strong> to drive the output <code>z</code> using <strong>part-select</strong> and multiple <strong>bit concatenations</strong>. Treat each case as the only code in the module, else many <strong>assign statements</strong> on the same signal will definitely make the output become <strong>X</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xyz <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x<span class="token punctuation">,</span>		<span class="token comment">// x is a 4-bit vector net</span>
			<span class="token keyword">input</span> y<span class="token punctuation">,</span> 		<span class="token comment">// y is a scalar net (1-bit)</span>
			<span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> z <span class="token punctuation">)</span><span class="token punctuation">;</span> 	<span class="token comment">// z is a 5-bit vector net</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">wire</span> b<span class="token punctuation">;</span>

<span class="token comment">// Assume one of the following assignments are chosen in real design</span>
<span class="token comment">// If x='hC and y='h1 let us see the value of z</span>

<span class="token comment">// Case #1: 4-bits of x and 1 bit of y is concatenated to get a 5-bit net</span>
<span class="token comment">// and is assigned to the 5-bit nets of z. So value of z='b11001 or z='h19</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #2: 4-bits of x and 1 bit of y is concatenated to get a 5-bit net</span>
<span class="token comment">// and is assigned to selected 3-bits of net z. Remaining 2 bits of z remains</span>
<span class="token comment">// undriven and will be high-imp. So value of z='bZ001Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #3: The same statement is used but now bit4 of z is driven with a constant</span>
<span class="token comment">// value of 1. Now z = 'b1001Z because only bit0 remains undriven</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

<span class="token comment">// Case #4: Assume bit3 is driven instead, but now there are two drivers for bit3,</span>
<span class="token comment">// and both are driving the same value of 0. So there should be no contention and</span>
<span class="token comment">// value of z = 'bZ001Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

<span class="token comment">// Case #5: Assume bit3 is instead driven with value 1, so now there are two drivers</span>
<span class="token comment">// with different values, where the first line is driven with the value of X which</span>
<span class="token comment">// at the time is 0 and the second assignment where it is driven with value 1, so</span>
<span class="token comment">// now it becomes unknown which will win. So z='bZX01Z</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

<span class="token comment">// Case #6: Partial selection of operands on RHS is also possible and say only 2-bits</span>
<span class="token comment">// are chosen from x, then z = 'b00001 because z[4:3] will be driven with 0</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #7: Say we explicitly assign only 3-bits of z and leave remaining unconnected</span>
<span class="token comment">// then z = 'bZZ001</span>
<span class="token keyword">assign</span> z<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #8: Same variable can be used multiple times as well and z = 'b00111</span>
<span class="token comment">// 3{y} is the same as {y, y, y}</span>
<span class="token keyword">assign</span> z <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">3</span><span class="token operator">{</span>y<span class="token operator">}}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #9: LHS can also be concatenated: a is 2-bit vector and b is scalar</span>
<span class="token comment">// RHS is evaluated to 11001 and LHS is 3-bit wide so first 3 bits from LSB of RHS</span>
<span class="token comment">// will be assigned to LHS. So a = 'b00 and b ='b1</span>
<span class="token keyword">assign</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token comment">// Case #10: If we reverse order on LHS keeping RHS same, we get a = 'b01 and b='b0</span>
<span class="token keyword">assign</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> <span class="token operator">{</span>x<span class="token punctuation">,</span> y<span class="token operator">}</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="`reg` vs `wire` with `assign`" dir="auto" class="heading" id="`reg`_vs_`wire`_with_`assign`_0"><code>reg</code> vs <code>wire</code> with <code>assign</code></h2></div><div class="el-p"><p dir="auto">It is illegal to drive or assign <strong>reg type variables</strong> with an <strong>assign statement</strong>. This is because a <strong>reg variable</strong> is capable of storing data and does not require to be driven continuously. <strong>reg signals</strong> can only be driven in <strong>procedural blocks</strong> like <code>initial</code> and <code>always</code>.</p></div><div class="el-h2"><h2 data-heading="Explicit vs. Implicit Assignment" dir="auto" class="heading" id="Explicit_vs._Implicit_Assignment_0">Explicit vs. Implicit Assignment</h2></div><div class="el-p"><p dir="auto">When an <strong>assign statement</strong> is used to assign the given <strong>net</strong> with some value, it is called <strong>explicit assignment</strong>. <strong>Verilog</strong> also allows an assignment to be done when the <strong>net</strong> is declared and is called <strong>implicit assignment</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> x <span class="token operator">&amp;</span> y<span class="token punctuation">;</span> 			<span class="token comment">// Explicit assignment</span>

<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token operator">=</span> x <span class="token operator">&amp;</span> y<span class="token punctuation">;</span> 	<span class="token comment">// Implicit assignment</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="`assign` Statement for Combinational Logic" dir="auto" class="heading" id="`assign`_Statement_for_Combinational_Logic_0"><code>assign</code> Statement for Combinational Logic</h2></div><div class="el-p"><p dir="auto">Consider the following <strong>digital circuit</strong> made from <strong>combinational gates</strong> and the corresponding <strong>Verilog</strong> code.</p></div><div class="el-p"><p dir="auto"><strong>Combinational logic</strong> requires the inputs to be continuously driven to maintain the output unlike <strong>sequential elements</strong> like <strong>flip-flops</strong> where the value is captured and stored at the edge of a <strong>clock</strong>. So an <strong>assign statement</strong> fits the purpose well because the output <code>o</code> is updated whenever any of the inputs on the <strong>right hand side</strong> change.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// This module takes four inputs and performs a boolean</span>
<span class="token comment">// operation and assigns output to o. The combinational</span>
<span class="token comment">// logic is realized using assign statement.</span>

<span class="token keyword">module</span> combo <span class="token punctuation">(</span>	<span class="token keyword">input</span> 	a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
								<span class="token keyword">output</span>  o<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">assign</span> o <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> c <span class="token operator">^</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">After <strong>design elaboration</strong> and <strong>synthesis</strong>, we do get to see a <strong>combinational circuit</strong> that would behave the same way as modeled by the <strong>assign statement</strong>.</p></div><div class="el-p"><p dir="auto">See that the signal <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> whenever the <strong>combinational expression</strong> on the <strong>RHS</strong> becomes true. Similarly <code>o</code> becomes <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> when <strong>RHS</strong> is false. Output <code>o</code> is <strong>X</strong> from <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> because inputs are <strong>X</strong> during the same time.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">assign</div></div><div class="canvas-node" style="z-index: 13; transform: translate(-5900px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Generate_0">Generate</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateNaming.md" href="verilog/datafllow/generatenaming.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="generateExample.md" href="verilog/datafllow/generateexample.html" target="_self" rel="noopener nofollow"></a></p></div><div class="el-h2"><h2 data-heading="Understanding Generate Blocks" dir="auto" class="heading" id="Understanding_Generate_Blocks_0">Understanding Generate Blocks</h2></div><div class="el-p"><p dir="auto">A <strong><code>generate</code> block</strong> allows to multiply <strong>module instances</strong> or perform conditional instantiation of any <strong>module</strong>. It provides the ability for the design to be built based on <strong>Verilog parameters</strong>. These statements are particularly convenient when the same operation or module instance needs to be repeated multiple times or if certain code has to be conditionally included based on given <strong>Verilog parameters</strong>.</p></div><div class="el-p"><p dir="auto">A <strong><code>generate</code> block</strong> cannot contain port, parameter, <code>specparam</code> declarations or <code>specify</code> blocks. However, other <strong>module items</strong> and other <strong>generate blocks</strong> are allowed. All <strong>generate instantiations</strong> are coded within a <strong><code>module</code></strong> and between the keywords <strong><code>generate</code></strong> and <strong><code>endgenerate</code></strong>.</p></div><div class="el-p"><p dir="auto"><strong>Generated instantiations</strong> can have either <strong>modules</strong>, <strong>continuous assignments</strong>, <strong><code>always</code></strong> or <strong><code>initial</code></strong> blocks and <strong>user defined primitives</strong>. There are two types of <strong>generate constructs</strong> - <strong>loops</strong> and <strong>conditionals</strong>.</p></div><div class="el-h2"><h2 data-heading="Types of Generate Constructs" dir="auto" class="heading" id="Types_of_Generate_Constructs_0">Types of Generate Constructs</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Generate <strong>for loop</strong></li>
<li data-line="1" dir="auto">Generate <strong>if else</strong></li>
<li data-line="2" dir="auto">Generate <strong>case</strong></li>
</ul></div><div class="el-h3"><h3 data-heading="Generate For Loop" dir="auto" class="heading" id="Generate_For_Loop_0">Generate For Loop</h3></div><div class="el-p"><p dir="auto">A <strong>half adder</strong> will be instantiated <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> times in another top-level design module called <strong><code>my_design</code></strong> using a <strong><code>generate for loop</code></strong> construct. The loop variable has to be declared using the keyword <strong><code>genvar</code></strong> which tells the tool that this variable is to be specifically used during elaboration of the <strong>generate block</strong>.</p></div><div class="el-h4"><h4 data-heading="Half Adder Module" dir="auto" class="heading" id="Half_Adder_Module_0">Half Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design for a half-adder</span>
<span class="token keyword">module</span> ha <span class="token punctuation">(</span> <span class="token keyword">input</span>   a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
            <span class="token keyword">output</span>  sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">assign</span> sum  <span class="token operator">=</span> a <span class="token operator">^</span> b<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> cout <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Top-Level Design: my_design" dir="auto" class="heading" id="Top-Level_Design_my_design_0">Top-Level Design: my_design</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// A top level design that contains N instances of half adder</span>
<span class="token keyword">module</span> my_design
	#<span class="token punctuation">(</span><span class="token keyword">parameter</span> N<span class="token operator">=</span><span class="token number">4</span><span class="token punctuation">)</span>
		<span class="token punctuation">(</span>	<span class="token keyword">input</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
			<span class="token keyword">output</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

	<span class="token comment">// Declare a temporary loop variable to be used during</span>
	<span class="token comment">// generation and won't be available during simulation</span>
	<span class="token keyword">genvar</span> i<span class="token punctuation">;</span>

	<span class="token comment">// Generate for loop to instantiate N times</span>
	<span class="token keyword">generate</span>
		<span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
          ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
		<span class="token keyword">end</span>
	<span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Testbench for Generate For Loop" dir="auto" class="heading" id="Testbench_for_Generate_For_Loop_0">Testbench for Generate For Loop</h4></div><div class="el-p"><p dir="auto">The <strong>testbench parameter</strong> is used to control the number of <strong>half adder</strong> instances in the design. When <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <strong><code>my_design</code></strong> will have two instances of <strong>half adder</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span>  <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">;</span>

  <span class="token comment">// Instantiate top level design with N=2 so that it will have 2</span>
  <span class="token comment">// separate instances of half adders and both are given two separate</span>
  <span class="token comment">// inputs</span>
  my_design #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">N</span><span class="token punctuation">(</span>N<span class="token punctuation">)</span><span class="token punctuation">)</span> <span class="token function">md</span><span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$monitor</span> <span class="token punctuation">(</span><span class="token string">"a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token number">'h2</span><span class="token punctuation">;</span>
    		b <span class="token operator">&lt;=</span> <span class="token number">'h3</span><span class="token punctuation">;</span>
    <span class="token number">#20</span> b <span class="token operator">&lt;=</span> <span class="token number">'h4</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token number">'h5</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> gives the output <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45A TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45C TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D461 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> while <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44E TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> gives the output <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D460 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45A TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span> and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D450 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45C TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D462 TEX-I"></mjx-c></mjx-mi><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D461 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n"><mjx-c class="mjx-c5B"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c5D"></mjx-c></mjx-mo></mjx-math></mjx-container></span>.</p></div><div class="el-h4"><h4 data-heading="Simulation Log (For Loop)" dir="auto" class="heading" id="Simulation_Log_(For_Loop)_0">Simulation Log (For Loop)</h4></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
a=0x0 b=0x0 sum=0x0 cout=0x0
a=0x2 b=0x3 sum=0x1 cout=0x2
a=0x2 b=0x0 sum=0x2 cout=0x0
a=0x1 b=0x0 sum=0x1 cout=0x0
ncsim: *W,RNQUIE: Simulation is complete.
ncsim&gt; exit
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Elaborated RTL" dir="auto" class="heading" id="Elaborated_RTL_0">Elaborated RTL</h4></div><div class="el-p"><p dir="auto">See that elaborated RTL does indeed have two <strong>half adder</strong> instances generated by the <strong><code>generate</code> block</strong>.</p></div><div class="el-p"><p dir="auto"><img src="https://www.chipverify.com/images/verilog/schematic/generate_block_for_loop_ha_schematic.png" referrerpolicy="no-referrer" target="_self" class="is-unresolved"></p></div><div class="el-h3"><h3 data-heading="Generate If Else" dir="auto" class="heading" id="Generate_If_Else_0">Generate If Else</h3></div><div class="el-p"><p dir="auto">Shown below is an example using an <strong><code>if else</code></strong> inside a <strong><code>generate</code> construct</strong> to select between two different <strong>multiplexer implementations</strong>. The first design uses an <strong><code>assign</code> statement</strong> to implement a mux while the second design uses a <strong><code>case</code> statement</strong>. A <strong>parameter</strong> called <strong><code>USE_CASE</code></strong> is defined in the top-level design module to select between the two choices.</p></div><div class="el-h4"><h4 data-heading="Mux Design with assign" dir="auto" class="heading" id="Mux_Design_with_assign_0">Mux Design with assign</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #1: Multiplexer design uses an "assign" statement to assign</span>
<span class="token comment">// out signal</span>
<span class="token keyword">module</span> mux_assign <span class="token punctuation">(</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
                   <span class="token keyword">output</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> out <span class="token operator">=</span> sel <span class="token operator">?</span> a <span class="token punctuation">:</span> b<span class="token punctuation">;</span>

  <span class="token comment">// The initial display statement is used so that</span>
  <span class="token comment">// we know which design got instantiated from simulation</span>
  <span class="token comment">// logs</span>
  <span class="token keyword">initial</span>
  	<span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mux_assign is instantiated"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Mux Design with case" dir="auto" class="heading" id="Mux_Design_with_case_0">Mux Design with case</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #2: Multiplexer design uses a "case" statement to drive</span>
<span class="token comment">// out signal</span>
<span class="token keyword">module</span> mux_case <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
                 <span class="token keyword">output</span> <span class="token keyword">reg</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> sel<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  	<span class="token keyword">case</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span>
    	<span class="token number">0</span> <span class="token punctuation">:</span> out <span class="token operator">=</span> a<span class="token punctuation">;</span>
   	 	<span class="token number">1</span> <span class="token punctuation">:</span> out <span class="token operator">=</span> b<span class="token punctuation">;</span>
  	<span class="token keyword">endcase</span>
  <span class="token keyword">end</span>

  <span class="token comment">// The initial display statement is used so that</span>
  <span class="token comment">// we know which design got instantiated from simulation</span>
  <span class="token comment">// logs</span>
  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"mux_case is instantiated"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Top-Level Design: my_design" dir="auto" class="heading" id="Top-Level_Design_my_design_1">Top-Level Design: my_design</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Top Level Design: Use a parameter to choose either one</span>
<span class="token keyword">module</span> my_design <span class="token punctuation">(</span>	<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span>
         			<span class="token keyword">output</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> USE_CASE <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

  <span class="token comment">// Use a "generate" block to instantiate either mux_case</span>
  <span class="token comment">// or mux_assign using an if else construct with generate</span>
  <span class="token keyword">generate</span>
  	<span class="token keyword">if</span> <span class="token punctuation">(</span>USE_CASE<span class="token punctuation">)</span>
      mux_case mc <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
      mux_assign ma <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">endgenerate</span>

<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Testbench for Generate If Else" dir="auto" class="heading" id="Testbench_for_Generate_If_Else_0">Testbench for Generate If Else</h4></div><div class="el-p"><p dir="auto">Testbench <strong>instantiates</strong> the top-level <strong>module <code>my_design</code></strong> and sets the <strong>parameter <code>USE_CASE</code></strong> to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> so that it instantiates the design using <strong><code>case</code> statement</strong>.</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
	<span class="token comment">// Declare testbench variables</span>
  <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> out<span class="token punctuation">;</span>
  <span class="token keyword">integer</span> i<span class="token punctuation">;</span>

  <span class="token comment">// Instantiate top level design and set USE_CASE parameter to 1 so that</span>
  <span class="token comment">// the design using case statement is instantiated</span>
  my_design #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">USE_CASE</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u0 <span class="token punctuation">(</span> <span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
  	<span class="token comment">// Initialize testbench variables</span>
  	a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    sel <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token comment">// Assign random values to DUT inputs with some delay</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      	  b <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
          sel <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"i=%0d a=0x%0h b=0x%0h sel=0x%0h out=0x%0h"</span><span class="token punctuation">,</span> i<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Simulation Log (If Else)" dir="auto" class="heading" id="Simulation_Log_(If_Else)_0">Simulation Log (If Else)</h4></div><div class="el-p"><p dir="auto">When the <strong>parameter <code>USE_CASE</code></strong> is <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, it can be seen from the simulation log that the <strong>multiplexer</strong> design using <strong><code>case</code> statement</strong> is instantiated. And when <strong><code>USE_CASE</code></strong> is zero, the <strong>multiplexer</strong> design using <strong><code>assign</code> statement</strong> is instantiated. This is visible from the display statement that gets printed in the simulation log.</p></div><div class="el-pre"><pre><code data-line="0">// When USE_CASE = 1
ncsim&gt; run
mux_case is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x1
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x0
i=4 a=0x1 b=0x0 sel=0x1 out=0x0
ncsim: *W,RNQUIE: Simulation is complete.

// When USE_CASE = 0
ncsim&gt; run
mux_assign is instantiated
i=0 a=0x0 b=0x0 sel=0x0 out=0x0
i=1 a=0x0 b=0x1 sel=0x1 out=0x0
i=2 a=0x1 b=0x1 sel=0x1 out=0x1
i=3 a=0x1 b=0x0 sel=0x1 out=0x1
i=4 a=0x1 b=0x0 sel=0x1 out=0x1
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Generate Case" dir="auto" class="heading" id="Generate_Case_0">Generate Case</h3></div><div class="el-p"><p dir="auto">A <strong><code>generate case</code></strong> allows <strong>modules</strong>, <strong><code>initial</code></strong> and <strong><code>always</code> blocks</strong> to be instantiated in another <strong>module</strong> based on a <strong><code>case</code> expression</strong> to select one of the many choices.</p></div><div class="el-h4"><h4 data-heading="Half Adder Module" dir="auto" class="heading" id="Half_Adder_Module_1">Half Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #1: Half adder</span>
<span class="token keyword">module</span> ha <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
           <span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b<span class="token punctuation">)</span>
  <span class="token operator">{</span>cout<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>

  <span class="token keyword">initial</span>
    <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"Half adder instantiation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Full Adder Module" dir="auto" class="heading" id="Full_Adder_Module_0">Full Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Design #2: Full adder</span>
<span class="token keyword">module</span> fa <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
           <span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> cin<span class="token punctuation">)</span>
  <span class="token operator">{</span>cout<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b <span class="token operator">+</span> cin<span class="token punctuation">;</span>

    <span class="token keyword">initial</span>
      <span class="token kernel-function property">$display</span> <span class="token punctuation">(</span><span class="token string">"Full adder instantiation"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Top-Level Design: my_adder" dir="auto" class="heading" id="Top-Level_Design_my_adder_0">Top-Level Design: my_adder</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Top level design: Choose between half adder and full adder</span>
<span class="token keyword">module</span> my_adder <span class="token punctuation">(</span><span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
                 <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> ADDER_TYPE <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>

  <span class="token keyword">generate</span>
    <span class="token function">case</span><span class="token punctuation">(</span>ADDER_TYPE<span class="token punctuation">)</span>
      <span class="token number">0</span> <span class="token punctuation">:</span> ha u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token number">1</span> <span class="token punctuation">:</span> fa u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Testbench for Generate Case" dir="auto" class="heading" id="Testbench_for_Generate_Case_0">Testbench for Generate Case</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> tb<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> sum<span class="token punctuation">,</span> cout<span class="token punctuation">;</span>

  my_adder #<span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">ADDER_TYPE</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">)</span> u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    a <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    b <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    cin <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">"a=0x%0h b=0x%0h cin=0x%0h cout=0%0h sum=0x%0h"</span><span class="token punctuation">,</span>
             a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span> cout<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">for</span> <span class="token punctuation">(</span><span class="token keyword">int</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">5</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> a <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      b <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
      cin <span class="token operator">&lt;=</span> <span class="token kernel-function property">$random</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Note that because a <strong>half adder</strong> is instantiated, <strong><code>cin</code></strong> does not have any effect on the outputs <strong><code>sum</code></strong> and <strong><code>cout</code></strong>.</p></div><div class="el-h4"><h4 data-heading="Simulation Log (Case)" dir="auto" class="heading" id="Simulation_Log_(Case)_0">Simulation Log (Case)</h4></div><div class="el-pre"><pre><code data-line="0">ncsim&gt; run
Half adder instantiation
a=0x0 b=0x0 cin=0x0 cout=00 sum=0x0
a=0x0 b=0x1 cin=0x1 cout=00 sum=0x1
a=0x1 b=0x1 cin=0x1 cout=01 sum=0x0
a=0x1 b=0x0 cin=0x1 cout=00 sum=0x1
ncsim: *W,RNQUIE: Simulation is complete.
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Generate</div></div><div class="canvas-node is-themed mod-canvas-color-3" style="z-index: 14; transform: translate(-6400px, 4700px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="generateExample_0">generateExample</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> RCA <span class="token punctuation">(</span>carry_out<span class="token punctuation">,</span> sum<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> N <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>  <span class="token keyword">input</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span>N<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span>  <span class="token keyword">output</span> carry_out<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span>N<span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> carry<span class="token punctuation">;</span>    <span class="token comment">// carry[N] is carry out</span>
    <span class="token keyword">assign</span> carry<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> carry_out <span class="token operator">=</span> carry<span class="token punctuation">[</span>N<span class="token punctuation">]</span><span class="token punctuation">;</span>

    <span class="token keyword">genvar</span> i<span class="token punctuation">;</span>
    <span class="token keyword">generate</span> <span class="token keyword">for</span> <span class="token punctuation">(</span>i<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i<span class="token operator">&lt;</span>N<span class="token punctuation">;</span> i<span class="token operator">++</span><span class="token punctuation">)</span>
        <span class="token keyword">begin</span> <span class="token punctuation">:</span> fa_loop
            <span class="token keyword">wire</span> t1<span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">;</span>
            <span class="token keyword">xor</span> G1 <span class="token punctuation">(</span>t1<span class="token punctuation">,</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> G2 <span class="token punctuation">(</span>sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> t1<span class="token punctuation">,</span> carry<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">and</span> G3 <span class="token punctuation">(</span>t2<span class="token punctuation">,</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> G4 <span class="token punctuation">(</span>t3<span class="token punctuation">,</span> t1<span class="token punctuation">,</span> carry<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">or</span>  G5 <span class="token punctuation">(</span>carry<span class="token punctuation">[</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> t2<span class="token punctuation">,</span> t3<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">generateExample</div></div><div class="canvas-node" style="z-index: 15; transform: translate(-6400px, 5160px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="generateNaming_0">generateNaming</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Hierarchical Naming in Generate Blocks" dir="auto" class="heading" id="Hierarchical_Naming_in_Generate_Blocks_0">Hierarchical Naming in Generate Blocks</h1></div><div class="el-p"><p dir="auto">When you use <strong>generate blocks</strong> in Verilog, the tool automatically creates <strong>hierarchical names</strong> for all the generated instances. This naming is very important because it helps you identify and access specific instances during simulation, debugging, and synthesis.</p></div><div class="el-h2"><h2 data-heading="How Instance Names Are Formed" dir="auto" class="heading" id="How_Instance_Names_Are_Formed_0">How Instance Names Are Formed</h2></div><div class="el-p"><p dir="auto">Think of hierarchical naming like a <strong>family tree</strong> - each generated instance gets a unique "address" that tells you exactly where it lives in your design.</p></div><div class="el-h2"><h2 data-heading="Basic Naming Pattern" dir="auto" class="heading" id="Basic_Naming_Pattern_0">Basic Naming Pattern</h2></div><div class="el-p"><p dir="auto">The general format is:<br>
<code>text module_name.generate_block_name[index].instance_name</code></p></div><div class="el-p"><p dir="auto">Where:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>module_name</strong>: Your top-level module name</li>
<li data-line="1" dir="auto"><strong>generate_block_name</strong>: The name you give to your generate block (optional)</li>
<li data-line="2" dir="auto"><strong>[index]</strong>: The loop index or condition identifier</li>
<li data-line="3" dir="auto"><strong>instance_name</strong>: The name of the instantiated module</li>
</ul></div><div class="el-h2"><h2 data-heading="Generate For Loop Naming" dir="auto" class="heading" id="Generate_For_Loop_Naming_0">Generate For Loop Naming</h2></div><div class="el-p"><p dir="auto">As shown in the simulation results above, when you create a <strong>generate for loop</strong>, each instance gets an <strong>array-like name</strong> with an index.</p></div><div class="el-h2"><h2 data-heading="Example: XOR Gate Array" dir="auto" class="heading" id="Example_XOR_Gate_Array_0">Example: XOR Gate Array</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> xor_array #<span class="token punctuation">(</span><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">16</span><span class="token punctuation">)</span> <span class="token punctuation">(</span><span class="token keyword">input</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> <span class="token keyword">output</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">genvar</span> i<span class="token punctuation">;</span>
<span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> WIDTH<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> xorlp <span class="token comment">// Named generate block</span>
        xor_gate XG <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>xor_array.xorlp.XG</code> - First XOR gate instance</li>
<li data-line="1" dir="auto"><code>xor_array.xorlp.XG</code> - Second XOR gate instance</li>
<li data-line="2" dir="auto"><code>xor_array.xorlp.XG</code> - Third XOR gate instance</li>
<li data-line="3" dir="auto">... - <code>xor_array.xorlp.XG</code> - Last XOR gate instance</li>
</ul></div><div class="el-h2"><h2 data-heading="Example: Half Adder Array" dir="auto" class="heading" id="Example_Half_Adder_Array_0">Example: Half Adder Array</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> ha_loop
        ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>my_design.ha_loop.u0</code> - First half adder</li>
<li data-line="1" dir="auto"><code>my_design.ha_loop.u0</code> - Second half adder</li>
<li data-line="2" dir="auto"><code>my_design.ha_loop.u0</code> - Third half adder</li>
<li data-line="3" dir="auto">And so on...</li>
</ul></div><div class="el-h2"><h2 data-heading="Generate If-Else Naming" dir="auto" class="heading" id="Generate_If-Else_Naming_0">Generate If-Else Naming</h2></div><div class="el-p"><p dir="auto">For <strong>conditional generation</strong>, the names depend on which condition is <strong>true</strong> during elaboration.</p></div><div class="el-h2"><h2 data-heading="Example: Mux Selection" dir="auto" class="heading" id="Example_Mux_Selection_0">Example: Mux Selection</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">generate</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>USE_CASE<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> case_impl
        mux_case mc <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> assign_impl
        mux_assign ma <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sel</span><span class="token punctuation">(</span>sel<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">out</span><span class="token punctuation">(</span>out<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If <code>USE_CASE = 1</code>: <code>my_design.case_impl.mc</code></li>
<li data-line="1" dir="auto">If <code>USE_CASE = 0</code>: <code>my_design.assign_impl.ma</code></li>
</ul></div><div class="el-p"><p dir="auto">Only <strong>one</strong> of these will exist in your final design!</p></div><div class="el-h2"><h2 data-heading="Generate Case Naming" dir="auto" class="heading" id="Generate_Case_Naming_0">Generate Case Naming</h2></div><div class="el-p"><p dir="auto">For <strong>case-based generation</strong>, the name includes the <strong>case label</strong>.</p></div><div class="el-h2"><h2 data-heading="Example: Adder Selection" dir="auto" class="heading" id="Example_Adder_Selection_0">Example: Adder Selection</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">generate</span>
    <span class="token function">case</span><span class="token punctuation">(</span>ADDER_TYPE<span class="token punctuation">)</span>
        <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> half_adder_impl
                ha u0 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">end</span>
        <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> full_adder_impl
                fa u1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">a</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">b</span><span class="token punctuation">(</span>b<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cin</span><span class="token punctuation">(</span>cin<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">sum</span><span class="token punctuation">(</span>sum<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">cout</span><span class="token punctuation">(</span>cout<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">end</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Hierarchical names</strong> formed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If <code>ADDER_TYPE = 0</code>: <code>my_adder.half_adder_impl.u0</code></li>
<li data-line="1" dir="auto">If <code>ADDER_TYPE = 1</code>: <code>my_adder.full_adder_impl.u1</code></li>
</ul></div><div class="el-h2"><h2 data-heading="Why Named Generate Blocks Matter" dir="auto" class="heading" id="Why_Named_Generate_Blocks_Matter_0">Why Named Generate Blocks Matter</h2></div><div class="el-h3"><h3 data-heading="1. Debugging Made Easy" dir="auto" class="heading" id="1._Debugging_Made_Easy_0">1. Debugging Made Easy</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// You can access specific instances in simulation</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"Half adder 2 sum = %b"</span><span class="token punctuation">,</span> my_design<span class="token punctuation">.</span>ha_loop<span class="token punctuation">.</span>u0<span class="token punctuation">.</span>sum<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Waveform Analysis" dir="auto" class="heading" id="2._Waveform_Analysis_0">2. Waveform Analysis</h3></div><div class="el-p"><p dir="auto">In your simulation waveform viewer, you'll see:</p></div><div class="el-pre"><pre><code data-line="0">my_design
├── ha_loop
│   └── u0 (ha instance)
├── ha_loop
│   └── u0 (ha instance)
└── ha_loop
    └── u0 (ha instance)
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Synthesis Reports" dir="auto" class="heading" id="3._Synthesis_Reports_0">3. Synthesis Reports</h3></div><div class="el-p"><p dir="auto">The synthesis tool will report timing and area for each instance:</p></div><div class="el-pre"><pre><code data-line="0">Instance: my_design.ha_loop.u0 - Area: 2.5 units
Instance: my_design.ha_loop.u0 - Area: 2.5 units
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Best Practices for Naming" dir="auto" class="heading" id="Best_Practices_for_Naming_0">Best Practices for Naming</h2></div><div class="el-h3"><h3 data-heading="1. Always Use Named Generate Blocks" dir="auto" class="heading" id="1._Always_Use_Named_Generate_Blocks_0">1. Always Use Named Generate Blocks</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good - Named block</span>
<span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> adder_array
        ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>

<span class="token comment">// Bad - Unnamed block (tools will auto-generate confusing names)</span>
<span class="token keyword">generate</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> N<span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        ha u0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">,</span> cout<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Use Descriptive Names" dir="auto" class="heading" id="2._Use_Descriptive_Names_0">2. Use Descriptive Names</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Good names</span>
<span class="token keyword">begin</span> <span class="token punctuation">:</span> multiplier_array
<span class="token keyword">begin</span> <span class="token punctuation">:</span> ram_bank_selector
<span class="token keyword">begin</span> <span class="token punctuation">:</span> clock_divider_chain

<span class="token comment">// Poor names</span>
<span class="token keyword">begin</span> <span class="token punctuation">:</span> blk1
<span class="token keyword">begin</span> <span class="token punctuation">:</span> gen_stuff
<span class="token keyword">begin</span> <span class="token punctuation">:</span> loop1
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Consistent Naming Convention" dir="auto" class="heading" id="3._Consistent_Naming_Convention_0">3. Consistent Naming Convention</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Use consistent patterns</span>
<span class="token keyword">begin</span> <span class="token punctuation">:</span> alu_stage<span class="token punctuation">[</span>i<span class="token punctuation">]</span>_impl
<span class="token keyword">begin</span> <span class="token punctuation">:</span> cache_line<span class="token punctuation">[</span>i<span class="token punctuation">]</span>_ctrl
<span class="token keyword">begin</span> <span class="token punctuation">:</span> pipe_stage<span class="token punctuation">[</span>i<span class="token punctuation">]</span>_reg
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This hierarchical naming system makes your <strong>generate blocks</strong> much easier to understand, debug, and maintain. Think of it as giving each generated component a <strong>unique postal address</strong> in your design!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">generateNaming</div></div><div class="canvas-node" style="z-index: 16; transform: translate(-7000px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="switchLevel_0">switchLevel</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Switch Level Modeling in Verilog" dir="auto" class="heading" id="Switch_Level_Modeling_in_Verilog_0">Switch Level Modeling in Verilog</h1></div><div class="el-p"><p dir="auto">Switch level modeling in Verilog provides a <strong>fundamental approach to modeling digital circuits at the transistor level</strong>. It forms a crucial abstraction layer between the logic level and analog-transistor levels of circuit description.</p></div><div class="el-h2"><h2 data-heading="What is Switch Level Modeling?" dir="auto" class="heading" id="What_is_Switch_Level_Modeling?_0">What is Switch Level Modeling?</h2></div><div class="el-p"><p dir="auto">Switch level modeling describes digital circuits using <strong>transmission gates which are abstractions of individual MOS and CMOS transistors</strong>. At this level, transistors are modeled as simple on-off switches that can either conduct or not conduct. The switches are available as primitives in Verilog and are central to design description at this level.</p></div><div class="el-h2"><h2 data-heading="MOS Switch Primitives" dir="auto" class="heading" id="MOS_Switch_Primitives_0">MOS Switch Primitives</h2></div><div class="el-h3"><h3 data-heading="Basic MOS Switches" dir="auto" class="heading" id="Basic_MOS_Switches_0">Basic MOS Switches</h3></div><div class="el-p"><p dir="auto">Verilog provides several primitive switches for modeling MOS transistors:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>NMOS and PMOS Switches:</strong>
<ul>
<li data-line="1" dir="auto"><code>nmos</code> - models NMOS transistors</li>
<li data-line="2" dir="auto"><code>pmos</code> - models PMOS transistors</li>
<li data-line="3" dir="auto"><code>cmos</code> - models complementary MOS switches</li>
</ul>
</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Syntax for instantiation:</strong></p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">nmos</span> <span class="token function">n1</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// instantiate NMOS switch</span>
<span class="token keyword">pmos</span> <span class="token function">p1</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// instantiate PMOS switch</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">The instance name is optional for switch primitives:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">nmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// no instance name required</span>
<span class="token keyword">pmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> data<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// no instance name required</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Switch Operation" dir="auto" class="heading" id="Switch_Operation_0">Switch Operation</h3></div><div class="el-p"><p dir="auto"><strong>NMOS Switch Behavior:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">When control signal = 1, the switch conducts</li>
<li data-line="1" dir="auto">When control signal = 0, output has high impedance (Z state)</li>
</ul></div><div class="el-p"><p dir="auto"><strong>PMOS Switch Behavior:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">When control signal = 0, the switch conducts</li>
<li data-line="1" dir="auto">When control signal = 1, output has high impedance</li>
</ul></div><div class="el-h3"><h3 data-heading="Resistive Switches" dir="auto" class="heading" id="Resistive_Switches_0">Resistive Switches</h3></div><div class="el-p"><p dir="auto">Verilog also provides resistive counterparts of the basic switches:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>rnmos</code> - resistive NMOS</li>
<li data-line="1" dir="auto"><code>rpmos</code> - resistive PMOS</li>
<li data-line="2" dir="auto"><code>rcmos</code> - resistive CMOS</li>
</ul></div><div class="el-h3"><h3 data-heading="Bidirectional Switches" dir="auto" class="heading" id="Bidirectional_Switches_0">Bidirectional Switches</h3></div><div class="el-p"><p dir="auto">Switch level modeling includes <strong>bidirectional switches that can transmit signals in either direction</strong>. These switches connect nets on either side when on and isolate them when off.</p></div><div class="el-h3"><h3 data-heading="Types of Bidirectional Switches" dir="auto" class="heading" id="Types_of_Bidirectional_Switches_0">Types of Bidirectional Switches</h3></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong><code>tran</code></strong> - Simple bidirectional connection
<pre class="language-verilog" tabindex="0"><code data-line="1" class="language-verilog is-loaded"><span class="token function">tran</span><span class="token punctuation">(</span>s1<span class="token punctuation">,</span> s2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// connects signals s1 and s2 directly</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
</li>
<li data-line="4" dir="auto"><strong><code>tranif1</code></strong> - Bidirectional switch controlled by a signal
<pre class="language-verilog" tabindex="0"><code data-line="5" class="language-verilog is-loaded"><span class="token function">tranif1</span><span class="token punctuation">(</span>s1<span class="token punctuation">,</span> s2<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// connects when control = 1</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
</li>
<li data-line="8" dir="auto"><strong><code>tranif0</code></strong> - Bidirectional switch with inverse control
<pre class="language-verilog" tabindex="0"><code data-line="9" class="language-verilog is-loaded"><span class="token function">tranif0</span><span class="token punctuation">(</span>s1<span class="token punctuation">,</span> s2<span class="token punctuation">,</span> control<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// connects when control = 0</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre>
</li>
<li data-line="12" dir="auto"><strong>Resistive versions:</strong> <code>rtran</code>, <code>rtranif1</code>, <code>rtranif0</code></li>
</ol></div><div class="el-h2"><h2 data-heading="Power Supply Modeling" dir="auto" class="heading" id="Power_Supply_Modeling_0">Power Supply Modeling</h2></div><div class="el-p"><p dir="auto">In switch level modeling, <strong>power and ground sources must be defined</strong> to provide supply to the signals:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">supply1</span> pwr<span class="token punctuation">;</span> <span class="token comment">// power supply (Vcc)</span>
<span class="token keyword">supply0</span> gnd<span class="token punctuation">;</span> <span class="token comment">// ground (GND)</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Signal Strengths" dir="auto" class="heading" id="Signal_Strengths_0">Signal Strengths</h2></div><div class="el-p"><p dir="auto">Verilog uses a <strong>signal strength system</strong> where different driving strengths are assigned to outputs. When multiple drivers with different strengths drive the same net, the strongest driver determines the final output value. Common strength levels include:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>supply1/supply0</code> - highest strength</li>
<li data-line="1" dir="auto"><code>strong1/strong0</code> - strong drive</li>
<li data-line="2" dir="auto"><code>pull1/pull0</code> - pull strength</li>
<li data-line="3" dir="auto"><code>weak1/weak0</code> - weak drive</li>
</ul></div><div class="el-h2"><h2 data-heading="Timing and Delays" dir="auto" class="heading" id="Timing_and_Delays_0">Timing and Delays</h2></div><div class="el-p"><p dir="auto"><strong>Delays can be specified for switch primitives</strong> to model propagation times:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token function">nmos</span><span class="token punctuation">(</span>delay_r<span class="token punctuation">,</span> delay_f<span class="token punctuation">,</span> delay_o<span class="token punctuation">)</span> <span class="token function">g4</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> in<span class="token punctuation">,</span> ctrl<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">Where:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>delay_r</code> - rise time delay</li>
<li data-line="1" dir="auto"><code>delay_f</code> - fall time delay</li>
<li data-line="2" dir="auto"><code>delay_o</code> - turn-off delay</li>
</ul></div><div class="el-p"><p dir="auto">For bidirectional switches:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token function">tranif1</span><span class="token punctuation">(</span>delay_r<span class="token punctuation">,</span> delay_f<span class="token punctuation">)</span> <span class="token function">g5</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> in<span class="token punctuation">,</span> ctrl<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Practical Example: CMOS NOR Gate" dir="auto" class="heading" id="Practical_Example_CMOS_NOR_Gate_0">Practical Example: CMOS NOR Gate</h2></div><div class="el-p"><p dir="auto">Here's how to implement a <strong>CMOS NOR gate using switch level modeling</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">my_nor</span><span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">output</span> out<span class="token punctuation">;</span>
  <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> c<span class="token punctuation">;</span>
  <span class="token comment">// Power and ground</span>
  <span class="token keyword">supply1</span> pwr<span class="token punctuation">;</span> <span class="token comment">// Vdd</span>
  <span class="token keyword">supply0</span> gnd<span class="token punctuation">;</span> <span class="token comment">// Vss</span>
  <span class="token comment">// PMOS switches (pull-up network)</span>
  <span class="token keyword">pmos</span> <span class="token punctuation">(</span>c<span class="token punctuation">,</span> pwr<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">pmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> c<span class="token punctuation">,</span> a<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token comment">// NMOS switches (pull-down network)</span>
  <span class="token keyword">nmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> gnd<span class="token punctuation">,</span> a<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">nmos</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> gnd<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Applications and Usage" dir="auto" class="heading" id="Applications_and_Usage_0">Applications and Usage</h2></div><div class="el-p"><p dir="auto">Switch level modeling is particularly useful for:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Low-level circuit design</strong> where transistor-level control is needed</li>
<li data-line="1" dir="auto"><strong>Custom digital circuit implementation</strong> using MOS technology</li>
<li data-line="2" dir="auto"><strong>Educational purposes</strong> to understand transistor behavior</li>
<li data-line="3" dir="auto"><strong>Verification of logic gates</strong> at the transistor level</li>
</ul></div><div class="el-h2"><h2 data-heading="Advantages and Limitations" dir="auto" class="heading" id="Advantages_and_Limitations_0">Advantages and Limitations</h2></div><div class="el-p"><p dir="auto"><strong>Advantages:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Provides direct control over transistor-level behavior</li>
<li data-line="1" dir="auto">Allows modeling of complex switching circuits</li>
<li data-line="2" dir="auto">Supports both unidirectional and bidirectional data flow</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Limitations:</strong></p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Higher complexity</strong> compared to gate-level modeling</li>
<li data-line="1" dir="auto">Less commonly used in modern design due to increased circuit complexity</li>
<li data-line="2" dir="auto">Requires deeper understanding of transistor operation</li>
</ul></div><div class="el-p"><p dir="auto">Switch level modeling in Verilog offers a powerful way to describe digital circuits at the transistor level while maintaining the abstraction necessary for practical design work. It bridges the gap between high-level logic description and detailed analog circuit modeling.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">switchLevel</div></div><div class="canvas-node" style="z-index: 17; transform: translate(-7000px, 5120px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="udp_0">udp</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Verilog User Defined Primitives (UDP)" dir="auto" class="heading" id="Verilog_User_Defined_Primitives_(UDP)_0">Verilog User Defined Primitives (UDP)</h1></div><div class="el-h2"><h2 data-heading="What are User Defined Primitives?" dir="auto" class="heading" id="What_are_User_Defined_Primitives?_0">What are User Defined Primitives?</h2></div><div class="el-p"><p dir="auto"><strong>User Defined Primitives (UDPs)</strong> are a Verilog feature that allows designers to create custom primitives beyond the built-in gate primitives like AND, OR, NOT, and NAND. UDPs enable modeling of complex logic functions by defining their behavior through truth tables, effectively augmenting the set of predefined gate primitives.</p></div><div class="el-h2"><h2 data-heading="Key Characteristics and Rules" dir="auto" class="heading" id="Key_Characteristics_and_Rules_0">Key Characteristics and Rules</h2></div><div class="el-h3"><h3 data-heading="Port Limitations" dir="auto" class="heading" id="Port_Limitations_0">Port Limitations</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Single output</strong>: UDPs can contain only <strong>one output</strong> and up to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> inputs for combinational UDPs or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c39"></mjx-c></mjx-mn></mjx-math></mjx-container></span> inputs for sequential UDPs</li>
<li data-line="1" dir="auto"><strong>Scalar ports</strong>: All UDP ports are scalar (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit wide)</li>
<li data-line="2" dir="auto"><strong>Output first</strong>: The output port must be the first port in the port list, followed by input ports</li>
<li data-line="3" dir="auto"><strong>No bidirectional ports</strong>: Inout ports are not supported in UDPs</li>
</ul></div><div class="el-h3"><h3 data-heading="State Handling" dir="auto" class="heading" id="State_Handling_0">State Handling</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">UDPs can handle logic states <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, and <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> (unknown)</li>
<li data-line="1" dir="auto"><strong>High impedance state <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> is not supported</strong> - any <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> input is treated as <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto">Any unspecified input combination defaults to output value <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></li>
</ul></div><div class="el-h3"><h3 data-heading="Definition Rules" dir="auto" class="heading" id="Definition_Rules_0">Definition Rules</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">UDPs are defined at the <strong>same level as modules</strong>, not inside modules</li>
<li data-line="1" dir="auto">They begin with the <code>primitive</code> keyword and end with <code>endprimitive</code></li>
<li data-line="2" dir="auto">UDPs cannot instantiate other modules or primitives</li>
<li data-line="3" dir="auto">They are instantiated similar to gate-level primitives</li>
</ul></div><div class="el-h2"><h2 data-heading="Types of UDPs" dir="auto" class="heading" id="Types_of_UDPs_0">Types of UDPs</h2></div><div class="el-h3"><h3 data-heading="1. Combinational UDPs" dir="auto" class="heading" id="1._Combinational_UDPs_0">1. Combinational UDPs</h3></div><div class="el-p"><p dir="auto">Combinational UDPs model logic where the output depends only on current input values. The basic syntax is:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> <span class="token function">udp_name</span><span class="token punctuation">(</span><span class="token keyword">output</span><span class="token punctuation">,</span> input1<span class="token punctuation">,</span> input2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token keyword">output</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> input1<span class="token punctuation">,</span> input2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">;</span>
    <span class="token keyword">table</span>
        <span class="token comment">// input_combinations : output;</span>
        <span class="token number">0</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token number">0</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token number">1</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token number">1</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">endtable</span>
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Sequential UDPs" dir="auto" class="heading" id="2._Sequential_UDPs_0">2. Sequential UDPs</h3></div><div class="el-p"><p dir="auto">Sequential UDPs model state-holding elements like flip-flops and latches. Key differences:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Output must be declared as <code>reg</code></li>
<li data-line="1" dir="auto">Can include an <code>initial</code> statement to set power-up state</li>
<li data-line="2" dir="auto">Table entries include current state: <code>inputs : current_state : next_state;</code></li>
</ul></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> <span class="token function">dff</span><span class="token punctuation">(</span>q<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> q<span class="token punctuation">;</span>
    <span class="token keyword">input</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> q <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">table</span>
        <span class="token comment">// d clk : q : q+;</span>
        <span class="token number">0</span> <span class="token punctuation">(</span><span class="token number">01</span><span class="token punctuation">)</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// rising edge</span>
        <span class="token number">1</span> <span class="token punctuation">(</span><span class="token number">01</span><span class="token punctuation">)</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token operator">?</span> <span class="token punctuation">(</span><span class="token number">10</span><span class="token punctuation">)</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token operator">-</span><span class="token punctuation">;</span> <span class="token comment">// falling edge - no change</span>
    <span class="token keyword">endtable</span>
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Truth Table Symbols" dir="auto" class="heading" id="Truth_Table_Symbols_0">Truth Table Symbols</h2></div><div class="el-p"><p dir="auto">UDPs use specific symbols in their truth tables:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Symbol</th>
<th dir="ltr">Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="ltr">Logic <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="ltr">Logic <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="ltr"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44B TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="ltr">Unknown</td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c3F"></mjx-c></mjx-mo></mjx-math></mjx-container></span></td>
<td dir="ltr">Don't care (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span>)</td>
</tr>
<tr>
<td dir="ltr"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D44F TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D435 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="ltr">Don't care (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span> only)</td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo></mjx-math></mjx-container></span></td>
<td dir="ltr">No output change (sequential only)</td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c28"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c><mjx-c class="mjx-c31"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c29"></mjx-c></mjx-mo></mjx-math></mjx-container></span></td>
<td dir="ltr">Rising edge transition</td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c28"></mjx-c></mjx-mo><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c30"></mjx-c></mjx-mn><mjx-mo class="mjx-n"><mjx-c class="mjx-c29"></mjx-c></mjx-mo></mjx-math></mjx-container></span></td>
<td dir="ltr">Falling edge transition</td>
</tr>
<tr>
<td dir="ltr"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45F TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D445 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="ltr">Rising transition</td>
</tr>
<tr>
<td dir="ltr"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D453 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D439 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="ltr">Falling transition</td>
</tr>
<tr>
<td dir="ltr"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45D TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D443 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="ltr">Positive transition</td>
</tr>
<tr>
<td dir="ltr"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D45B TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> or <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D441 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="ltr">Negative transition</td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mo class="mjx-n"><mjx-c class="mjx-c2217"></mjx-c></mjx-mo></mjx-math></mjx-container></span></td>
<td dir="ltr">Any transition</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Practical Examples" dir="auto" class="heading" id="Practical_Examples_0">Practical Examples</h2></div><div class="el-h3"><h3 data-heading="XOR Gate (Combinational)" dir="auto" class="heading" id="XOR_Gate_(Combinational)_0">XOR Gate (Combinational)</h3></div><div class="el-p"><p dir="auto">Here's a simple XOR gate implementation using UDP:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> <span class="token function">xor_gate</span><span class="token punctuation">(</span><span class="token keyword">output</span> d<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> <span class="token keyword">input</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">table</span>
        <span class="token comment">// a b : d</span>
        <span class="token number">0</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token number">1</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token number">0</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token number">1</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">endtable</span>
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="D Latch (Sequential)" dir="auto" class="heading" id="D_Latch_(Sequential)_0">D Latch (Sequential)</h3></div><div class="el-p"><p dir="auto">A level-sensitive D latch can be implemented as:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">primitive</span> <span class="token function">d_latch</span><span class="token punctuation">(</span>q<span class="token punctuation">,</span> d<span class="token punctuation">,</span> gate<span class="token punctuation">,</span> clear<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> q<span class="token punctuation">;</span>
    <span class="token keyword">input</span> d<span class="token punctuation">,</span> gate<span class="token punctuation">,</span> clear<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> q <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">table</span>
        <span class="token comment">// d gate clear : q : q+</span>
        <span class="token operator">?</span> <span class="token operator">?</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// clear</span>
        <span class="token number">1</span> <span class="token number">1</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment">// latch q = 1</span>
        <span class="token number">0</span> <span class="token number">1</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// latch q = 0</span>
        <span class="token operator">?</span> <span class="token number">0</span> <span class="token number">0</span> <span class="token punctuation">:</span> <span class="token operator">?</span> <span class="token punctuation">:</span> <span class="token operator">-</span><span class="token punctuation">;</span> <span class="token comment">// no change</span>
    <span class="token keyword">endtable</span>
<span class="token keyword">endprimitive</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Advantages and Applications" dir="auto" class="heading" id="Advantages_and_Applications_0">Advantages and Applications</h2></div><div class="el-h3"><h3 data-heading="Performance Benefits" dir="auto" class="heading" id="Performance_Benefits_0">Performance Benefits</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Memory efficient</strong>: UDPs require less memory than equivalent behavioral models</li>
<li data-line="1" dir="auto"><strong>Simulation acceleration</strong>: Evaluation is accelerated by Verilog simulator algorithms</li>
<li data-line="2" dir="auto"><strong>Truth table specification</strong>: Allows direct specification of circuit behavior through truth tables</li>
</ul></div><div class="el-h3"><h3 data-heading="Use Cases" dir="auto" class="heading" id="Use_Cases_0">Use Cases</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>ASIC library modeling</strong>: Can include timing information for complete library models</li>
<li data-line="1" dir="auto"><strong>Custom gate creation</strong>: Useful for modeling specialized logic functions not available as built-in primitives</li>
<li data-line="2" dir="auto"><strong>Simple sequential elements</strong>: Efficient for basic flip-flops, latches, and state machines</li>
</ul></div><div class="el-h2"><h2 data-heading="Limitations" dir="auto" class="heading" id="Limitations_0">Limitations</h2></div><div class="el-p"><p dir="auto">While UDPs offer certain advantages, they have significant limitations:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Limited flexibility</strong>: Verilog case statements are more flexible and generally preferred</li>
<li data-line="1" dir="auto"><strong>Scalability</strong>: Limited to <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span>-bit ports and small numbers of inputs</li>
<li data-line="2" dir="auto"><strong>No hierarchical design</strong>: Cannot instantiate other modules or primitives</li>
<li data-line="3" dir="auto"><strong>State limitations</strong>: Cannot handle high-impedance states</li>
</ul></div><div class="el-p"><p dir="auto">UDPs provide a specialized but powerful way to create custom primitives in Verilog, particularly useful for performance-critical applications and when modeling behavior through truth tables is more intuitive than behavioral code.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">udp</div></div><div class="canvas-node" style="z-index: 18; transform: translate(-8220px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="logicVal_0">logicVal</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Logic Value Handling in Verilog Gates" dir="auto" class="heading" id="Logic_Value_Handling_in_Verilog_Gates_0">Logic Value Handling in Verilog Gates</h1></div><div class="el-h3"><h3 data-heading="Why Does This Matter?" dir="auto" class="heading" id="Why_Does_This_Matter?_0">Why Does This Matter?</h3></div><div class="el-p"><p dir="auto">Digital circuits (and simulations in Verilog) don't only use <code>0</code> and <code>1</code>. Sometimes, signals can be in unknown (<code>x</code>) or high-impedance (<code>z</code>) states. Understanding how gates react to these is essential for correct design and debugging!</p></div><div class="el-h3"><h3 data-heading="The Four Logic States" dir="auto" class="heading" id="The_Four_Logic_States_0">The Four Logic States</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>0</code> (logic low)</li>
<li data-line="1" dir="auto"><code>1</code> (logic high)</li>
<li data-line="2" dir="auto"><code>x</code> (unknown – could be <code>0</code> or <code>1</code>; used for uninitialized, conflicting, or uncertain signals)</li>
<li data-line="3" dir="auto"><code>z</code> (high impedance – "disconnected," like an unconnected wire)</li>
</ul></div><div class="el-h3"><h3 data-heading="How Primitive Gates React: Truth Table" dir="auto" class="heading" id="How_Primitive_Gates_React_Truth_Table_0">How Primitive Gates React: Truth Table</h3></div><div class="el-p"><p dir="auto">Here's a table showing how some basic gates deal with all these values:</p></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Input 1</th>
<th dir="ltr">Input 2</th>
<th dir="ltr">AND Output</th>
<th dir="ltr">OR Output</th>
<th dir="ltr">XOR Output</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c></mjx-mn></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
<tr>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D467 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
<td dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D465 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span></td>
</tr>
</tbody>
</table></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>x</code> Propagation:</strong> Many gates will output <code>x</code> if any input is <code>x</code> or <code>z</code> (especially if it’s possible for the real result to be ambiguous).</li>
<li data-line="1" dir="auto"><strong><code>z</code> Handling:</strong> A <code>z</code> (high impedance) input behaves much like <code>x</code> for logical calculation purposes in gates. The output could become <code>x</code> since it’s not a strong logic level.</li>
</ul></div><div class="el-h3"><h3 data-heading="AND Gate Example" dir="auto" class="heading" id="AND_Gate_Example_0">AND Gate Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> y<span class="token punctuation">;</span>
<span class="token keyword">and</span> g1 <span class="token punctuation">(</span>y<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment">// If a = 1, b = x -&gt; y = x</span>
<span class="token comment">// If a = 0, b = x -&gt; y = 0</span>
<span class="token comment">// If a = 1, b = z -&gt; y = x</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="OR Gate Example" dir="auto" class="heading" id="OR_Gate_Example_0">OR Gate Example</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">wire</span> y<span class="token punctuation">;</span>
<span class="token keyword">or</span> g2 <span class="token punctuation">(</span>y<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment">// If a = 1, b = z -&gt; y = 1</span>
<span class="token comment">// If a = 0, b = z -&gt; y = x</span>
<span class="token comment">// If a = x, b = z -&gt; y = x</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Why This Happens?" dir="auto" class="heading" id="Why_This_Happens?_0">Why This Happens?</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">If <strong>any input is ambiguous</strong> (<code>x</code> or <code>z</code>), and the <em>output cannot be determined</em> for sure, the gate outputs <code>x</code>.</li>
<li data-line="1" dir="auto">This helps simulate real-life chip behavior, where uncertain wiring leads to uncertain logic.</li>
</ul></div><div class="el-h3"><h3 data-heading="Simple Summary of the Rules" dir="auto" class="heading" id="Simple_Summary_of_the_Rules_0">Simple Summary of the Rules</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Zero dominates AND gates.</strong> If any input is <code>0</code>, AND output is <code>0</code>—even if others are <code>x</code>.</li>
<li data-line="1" dir="auto"><strong>One dominates OR gates.</strong> If any input is <code>1</code>, OR output is <code>1</code>—even if others are <code>x</code>.</li>
<li data-line="2" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>For <code>x</code> and <code>z</code>:</strong>
<ul>
<li data-line="3" dir="auto">If the result can’t be decided, the output is <code>x</code> (unknown).</li>
<li data-line="4" dir="auto">High-impedance (<code>z</code>) usually causes the output to be <code>x</code>.</li>
</ul>
</li>
</ul></div><div class="el-h3"><h3 data-heading="Test It Yourself in Simulation" dir="auto" class="heading" id="Test_It_Yourself_in_Simulation_0">Test It Yourself in Simulation</h3></div><div class="el-p"><p dir="auto">To see how gates respond, you can simulate a code like this:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> logic_values_demo<span class="token punctuation">;</span>
<span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
<span class="token keyword">wire</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">;</span>
<span class="token keyword">and</span> u1 <span class="token punctuation">(</span>and_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">or</span> u2 <span class="token punctuation">(</span>or_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">xor</span> u3 <span class="token punctuation">(</span>xor_out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
a <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">1'bx</span><span class="token punctuation">;</span>
<span class="token number">#1</span><span class="token punctuation">;</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a=0 b=x : and=%b or=%b xor=%b"</span><span class="token punctuation">,</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">1'bz</span><span class="token punctuation">;</span>
<span class="token number">#1</span><span class="token punctuation">;</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a=1 b=z : and=%b or=%b xor=%b"</span><span class="token punctuation">,</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">1'bx</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">1'bz</span><span class="token punctuation">;</span>
<span class="token number">#1</span><span class="token punctuation">;</span>
<span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">"a=x b=z : and=%b or=%b xor=%b"</span><span class="token punctuation">,</span> and_out<span class="token punctuation">,</span> or_out<span class="token punctuation">,</span> xor_out<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Try running this in your simulator—and check the outputs!</strong></p></div><div class="el-h3"><h3 data-heading="Key Word Explained: `x` (Unknown), `z` (High-Z)" dir="auto" class="heading" id="Key_Word_Explained_`x`_(Unknown),_`z`_(High-Z)_0">Key Word Explained: <code>x</code> (Unknown), <code>z</code> (High-Z)</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong><code>x</code>:</strong> "I don’t know this signal’s value."</li>
<li data-line="1" dir="auto"><strong><code>z</code>:</strong> "This wire is not driving anything (floating)."</li>
<li data-line="2" dir="auto"><strong>Why useful?</strong> They help catch bugs early by revealing unintended or incomplete designs in simulation.</li>
</ul></div><div class="el-p"><p dir="auto">If you need more truth tables or have questions about any gate or value, let me know—I'm here to teach!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">logicVal</div></div><div class="canvas-node" style="z-index: 23; transform: translate(-7780px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="Gates_0">Gates</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h2"><h2 data-heading="How to Use Primitive Gates - Single Line Examples" dir="auto" class="heading" id="How_to_Use_Primitive_Gates_-_Single_Line_Examples_0">How to Use Primitive Gates - Single Line Examples</h2></div><div class="el-p"><p dir="auto">Let me show you <strong>simple, practical examples</strong> of how to use each primitive gate in real Verilog code. Think of these as the "building blocks" you can copy and use immediately.</p></div><div class="el-h2"><h2 data-heading="And/Or Gate Examples (Simple One-Liners)" dir="auto" class="heading" id="And/Or_Gate_Examples_(Simple_One-Liners)_0">And/Or Gate Examples (Simple One-Liners)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Basic AND gate - output is 1 only when ALL inputs are 1</span>
<span class="token keyword">and</span> <span class="token function">gate1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// 3-input AND gate - you can have as many inputs as needed</span>
<span class="token keyword">and</span> <span class="token function">gate2</span><span class="token punctuation">(</span>result<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// OR gate - output is 1 when ANY input is 1</span>
<span class="token keyword">or</span> <span class="token function">gate3</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_x<span class="token punctuation">,</span> input_y<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NAND gate - opposite of AND (output is 0 only when all inputs are 1)</span>
<span class="token keyword">nand</span> <span class="token function">gate4</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NOR gate - opposite of OR (output is 1 only when all inputs are 0)</span>
<span class="token keyword">nor</span> <span class="token function">gate5</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// XOR gate - output is 1 when inputs are different</span>
<span class="token keyword">xor</span> <span class="token function">gate6</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// XNOR gate - output is 1 when inputs are same</span>
<span class="token keyword">xnor</span> <span class="token function">gate7</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_a<span class="token punctuation">,</span> input_b<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Buf/Not Gate Examples (Buffer and Inverter)" dir="auto" class="heading" id="Buf/Not_Gate_Examples_(Buffer_and_Inverter)_0">Buf/Not Gate Examples (Buffer and Inverter)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Buffer - simply passes input to output (like a wire with delay)</span>
<span class="token keyword">buf</span> <span class="token function">buffer1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Buffer with multiple outputs - same input goes to many outputs</span>
<span class="token keyword">buf</span> <span class="token function">buffer2</span><span class="token punctuation">(</span>out1<span class="token punctuation">,</span> out2<span class="token punctuation">,</span> out3<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NOT gate - inverts the input (0 becomes 1, 1 becomes 0)</span>
<span class="token keyword">not</span> <span class="token function">inverter1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NOT gate with multiple outputs - all outputs are inverted input</span>
<span class="token keyword">not</span> <span class="token function">inverter2</span><span class="token punctuation">(</span>out1<span class="token punctuation">,</span> out2<span class="token punctuation">,</span> out3<span class="token punctuation">,</span> input_signal<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Tristate Gate Examples (Enable/Disable Control)" dir="auto" class="heading" id="Tristate_Gate_Examples_(Enable/Disable_Control)_0">Tristate Gate Examples (Enable/Disable Control)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Tristate buffer - output follows input when enable=1, otherwise high-Z</span>
<span class="token keyword">bufif1</span> <span class="token function">tri_buf1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Tristate buffer - output follows input when enable=0, otherwise high-Z</span>
<span class="token keyword">bufif0</span> <span class="token function">tri_buf2</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable_n<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Tristate inverter - output is inverted input when enable=1, otherwise high-Z</span>
<span class="token keyword">notif1</span> <span class="token function">tri_inv1</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Tristate inverter - output is inverted input when enable=0, otherwise high-Z</span>
<span class="token keyword">notif0</span> <span class="token function">tri_inv2</span><span class="token punctuation">(</span>output_signal<span class="token punctuation">,</span> input_signal<span class="token punctuation">,</span> enable_n<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="With Delays (For Simulation)" dir="auto" class="heading" id="With_Delays_(For_Simulation)_0">With Delays (For Simulation)</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// AND gate with 5 time unit delay</span>
<span class="token keyword">and</span> <span class="token number">#5</span> <span class="token function">delayed_and</span><span class="token punctuation">(</span>output_sig<span class="token punctuation">,</span> in_a<span class="token punctuation">,</span> in_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// NAND gate with different rise/fall delays</span>
<span class="token keyword">nand</span> #<span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">,</span> <span class="token number">2</span><span class="token punctuation">)</span> <span class="token function">timing_nand</span><span class="token punctuation">(</span>output_sig<span class="token punctuation">,</span> in_a<span class="token punctuation">,</span> in_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Buffer with minimum:typical:maximum delays</span>
<span class="token keyword">buf</span> #<span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">)</span> <span class="token function">timing_buf</span><span class="token punctuation">(</span>output_sig<span class="token punctuation">,</span> input_sig<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Array Instantiation Examples" dir="auto" class="heading" id="Array_Instantiation_Examples_0">Array Instantiation Examples</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token comment">// Create 8 AND gates at once for 8-bit operation</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">,</span> data_a<span class="token punctuation">,</span> data_b<span class="token punctuation">;</span>
<span class="token keyword">and</span> and_array<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">(</span>result<span class="token punctuation">,</span> data_a<span class="token punctuation">,</span> data_b<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment">// Create 4 NOT gates for 4-bit inversion</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> inverted_data<span class="token punctuation">,</span> original_data<span class="token punctuation">;</span>
<span class="token keyword">not</span> inv_array<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">(</span>inverted_data<span class="token punctuation">,</span> original_data<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Complete Examples: All Three Modeling Levels" dir="auto" class="heading" id="Complete_Examples_All_Three_Modeling_Levels_0">Complete Examples: All Three Modeling Levels</h2></div><div class="el-h2"><h2 data-heading="Gate Level Implementation" dir="auto" class="heading" id="Gate_Level_Implementation_0">Gate Level Implementation</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">full_adder_gates</span><span class="token punctuation">(</span><span class="token keyword">output</span> sum<span class="token punctuation">,</span> carry_out<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">wire</span> w1<span class="token punctuation">,</span> w2<span class="token punctuation">,</span> w3<span class="token punctuation">;</span>
    <span class="token comment">// Using primitive gates only</span>
    <span class="token keyword">xor</span> <span class="token function">gate1</span><span class="token punctuation">(</span>w1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>        <span class="token comment">// First XOR</span>
    <span class="token keyword">xor</span> <span class="token function">gate2</span><span class="token punctuation">(</span>sum<span class="token punctuation">,</span> w1<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// Second XOR for sum</span>
    <span class="token keyword">and</span> <span class="token function">gate3</span><span class="token punctuation">(</span>w2<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>        <span class="token comment">// AND for carry</span>
    <span class="token keyword">and</span> <span class="token function">gate4</span><span class="token punctuation">(</span>w3<span class="token punctuation">,</span> w1<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// AND for carry</span>
    <span class="token keyword">or</span> <span class="token function">gate5</span><span class="token punctuation">(</span>carry_out<span class="token punctuation">,</span> w2<span class="token punctuation">,</span> w3<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// OR for final carry</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Dataflow Level Implementation" dir="auto" class="heading" id="Dataflow_Level_Implementation_0">Dataflow Level Implementation</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">full_adder_dataflow</span><span class="token punctuation">(</span><span class="token keyword">output</span> sum<span class="token punctuation">,</span> carry_out<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Using continuous assignment</span>
    <span class="token keyword">assign</span> sum <span class="token operator">=</span> a <span class="token operator">^</span> b <span class="token operator">^</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> carry_out <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>carry_in <span class="token operator">&amp;</span> <span class="token punctuation">(</span>a <span class="token operator">^</span> b<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Behavioral Level Implementation" dir="auto" class="heading" id="Behavioral_Level_Implementation_0">Behavioral Level Implementation</h2></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> <span class="token function">full_adder_behavioral</span><span class="token punctuation">(</span><span class="token keyword">output</span> <span class="token keyword">reg</span> sum<span class="token punctuation">,</span> carry_out<span class="token punctuation">,</span> <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> carry_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Using always block</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>a <span class="token keyword">or</span> b <span class="token keyword">or</span> carry_in<span class="token punctuation">)</span>
    <span class="token keyword">begin</span>
        <span class="token operator">{</span>carry_out<span class="token punctuation">,</span> sum<span class="token operator">}</span> <span class="token operator">=</span> a <span class="token operator">+</span> b <span class="token operator">+</span> carry_in<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h2"><h2 data-heading="Key Points in Simple Language" dir="auto" class="heading" id="Key_Points_in_Simple_Language_0">Key Points in Simple Language</h2></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Keyword</th>
<th dir="ltr">What It Does</th>
<th dir="ltr">Remember This</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><code>and</code></td>
<td dir="ltr">All inputs must be 1 for output to be 1</td>
<td dir="ltr">"<strong>All</strong> must be true"</td>
</tr>
<tr>
<td dir="ltr"><code>or</code></td>
<td dir="ltr">Any input can be 1 for output to be 1</td>
<td dir="ltr">"<strong>Any</strong> can be true"</td>
</tr>
<tr>
<td dir="ltr"><code>not</code></td>
<td dir="ltr">Flips the input (0→1, 1→0)</td>
<td dir="ltr">"<strong>Opposite</strong> of input"</td>
</tr>
<tr>
<td dir="ltr"><code>nand</code></td>
<td dir="ltr">Opposite of AND gate</td>
<td dir="ltr">"<strong>Not</strong> AND"</td>
</tr>
<tr>
<td dir="ltr"><code>xor</code></td>
<td dir="ltr">Output is 1 when inputs are different</td>
<td dir="ltr">"<strong>Different</strong> inputs"</td>
</tr>
<tr>
<td dir="ltr"><code>bufif1</code></td>
<td dir="ltr">Acts like wire when control=1, disconnected otherwise</td>
<td dir="ltr">"<strong>Buffer</strong> <strong>if</strong> control is <strong>1</strong>"</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="When to Use Each Level" dir="auto" class="heading" id="When_to_Use_Each_Level_0">When to Use Each Level</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Gate Level</strong>: When you need exact control over hardware implementation</li>
<li data-line="1" dir="auto"><strong>Dataflow Level</strong>: When you want to describe logic equations simply</li>
<li data-line="2" dir="auto"><strong>Behavioral Level</strong>: When you want to describe what the circuit should do, not how</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Quick Tip</strong>: Start with behavioral level for functionality, then move to gate level for optimization!</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">Gates</div></div><div class="canvas-node" data-text-align="center" style="z-index: 24; transform: translate(-7520px, 4400px); width: 400px; height: 80px; --canvas-node-width: 400px; --canvas-node-height: 80px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 28px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Gate Level / Switch Level" dir="auto" class="heading" id="Gate_Level_/_Switch_Level_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Gate Level / Switch Level</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div><div class="canvas-node" style="z-index: 37; transform: translate(1040px, 1520px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="FPGA_0">FPGA</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-p"><p dir="auto"><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><a class="internal-link" data-href="Gate Array, Standard Cells, and Full Custom Design.md" href="verilog/start/gate-array,-standard-cells,-and-full-custom-design.html" target="_self" rel="noopener nofollow"></a><span alt="FPGArc.png" src="verilog/img/fpgarc.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="FPGArc.png" src="verilog/img/fpgarc.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="FPGAs (Field Programmable Gate Arrays)" dir="auto" class="heading" id="FPGAs_(Field_Programmable_Gate_Arrays)_0">FPGAs (Field Programmable Gate Arrays)</h2></div><div class="el-p"><p dir="auto">FPGAs (Field Programmable Gate Arrays) offer several key advantages and features that make them valuable for digital design and prototyping, particularly in the context of VLSI design methodologies.</p></div><div class="el-h2"><h2 data-heading="Core FPGA Capabilities" dir="auto" class="heading" id="Core_FPGA_Capabilities_0">Core FPGA Capabilities</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>User/Field Programmability</strong><br>
FPGAs provide reconfigurable hardware that can be programmed and reprogrammed by users in the field. The architecture consists of an array of logic cells interconnected through routing channels, offering flexibility that traditional ASICs cannot match.</p>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Architectural Components</strong><br>
The FPGA structure includes different types of specialized cells:</p>
<ul>
<li data-line="5" dir="auto"><strong>Special I/O cells</strong> for interfacing with external signals</li>
<li data-line="6" dir="auto"><strong>Logic cells</strong> primarily based on lookup tables (LUTs) with associated registers for implementing combinatorial and sequential logic</li>
</ul>
</li>
<li data-line="8" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Interconnection Methods</strong><br>
Cell-to-cell connections are established through:</p>
<ul>
<li data-line="10" dir="auto"><strong>SRAM-based switches</strong> that can be reconfigured multiple times</li>
<li data-line="11" dir="auto"><strong>Anti-fuse elements</strong> for permanent connections in some FPGA types</li>
</ul>
</li>
</ol></div><div class="el-h2"><h2 data-heading="Ease of Use and Development" dir="auto" class="heading" id="Ease_of_Use_and_Development_0">Ease of Use and Development</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Vendor Ecosystem</strong><br>
Multiple manufacturers produce FPGA chips, including major vendors like Xilinx, Altera, and Actel. These products vary significantly in capability, allowing designers to select devices that match their specific requirements.</p>
</li>
<li data-line="3" dir="auto">
<p><strong>Development Support</strong><br>
FPGA development boards and CAD software are readily available from numerous sellers, enabling rapid prototyping in laboratory environments. This accessibility makes FPGAs particularly attractive for educational and research applications.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="FPGA_CLB.png" src="verilog/img/fpga_clb.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="FPGA_CLB.png" src="verilog/img/fpga_clb.png" target="_self"></span><br>
<span alt="FPGA_IO.png" src="verilog/img/fpga_io.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="FPGA_IO.png" src="verilog/img/fpga_io.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="CLB (Configurable Logic Block) Functionalities" dir="auto" class="heading" id="CLB_(Configurable_Logic_Block)_Functionalities_0">CLB (Configurable Logic Block) Functionalities</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">
<p><strong>Function Generators</strong><br>
Each CLB typically contains two 4-input function generators implemented using 16x1 RAM-based lookup tables. These can alternatively function as 16x1 memory elements, providing dual-purpose capability.</p>
</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Register Configuration</strong><br>
CLBs include two 1-bit registers that offer flexible configuration options:</p>
<ul>
<li data-line="5" dir="auto">Can be configured as flip-flops or latches</li>
<li data-line="6" dir="auto">Support independent clock polarity</li>
<li data-line="7" dir="auto">Provide both synchronous and asynchronous Set/Reset capabilities</li>
</ul>
</li>
<li data-line="9" dir="auto">
<p><strong>LUT Implementation</strong><br>
Combinatorial logic is stored in 16x1 SRAM Look-Up Tables within CLBs. A key advantage is that capacity is limited by the number of inputs rather than logic complexity. Users can choose to utilize each function generator either as 4-input logic (LUT) or as high-speed RAM.</p>
</li>
</ol></div><div class="el-p"><p dir="auto"><span alt="FPGA_LUT.png" src="verilog/img/fpga_lut.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="FPGA_LUT.png" src="verilog/img/fpga_lut.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="LUT Mapping Process" dir="auto" class="heading" id="LUT_Mapping_Process_0">LUT Mapping Process</h2></div><div class="el-p"><p dir="auto"><strong>Function Implementation</strong><br>
Any 4-variable Boolean function can be realized using LUTs. The mapping process involves:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto">Creating the truth table for the 4-variable function</li>
<li data-line="1" dir="auto">Loading the output column into the SRAM corresponding to the LUT</li>
<li data-line="2" dir="auto">Applying the function inputs to the LUT inputs</li>
</ol></div><div class="el-p"><p dir="auto">For example, a function like f = A'.B + B'.C.D can be directly mapped to a LUT by programming the appropriate truth table values.</p></div><div class="el-p"><p dir="auto"><span alt="FPGA_Routing.png" src="verilog/img/fpga_routing.png" class="internal-embed media-embed image-embed is-loaded" target="_self"><img alt="FPGA_Routing.png" src="verilog/img/fpga_routing.png" target="_self"></span></p></div><div class="el-h2"><h2 data-heading="Routing Architecture" dir="auto" class="heading" id="Routing_Architecture_0">Routing Architecture</h2></div><div class="el-p"><p dir="auto"><strong>Xilinx FPGA Routing</strong><br>
FPGAs employ hierarchical routing structures:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Fast Direct Interconnect</strong> for CLB-to-CLB connections providing high-speed local routing</li>
<li data-line="1" dir="auto"><strong>General Purpose Interconnect</strong> using switch matrices for more complex routing requirements</li>
</ol></div><div class="el-p"><p dir="auto">This dual-level approach balances speed and flexibility in signal routing.</p></div><div class="el-h2"><h2 data-heading="FPGA Design Flow" dir="auto" class="heading" id="FPGA_Design_Flow_0">FPGA Design Flow</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Design Entry</strong><br>
Multiple design entry methods are supported:</p>
<ul>
<li data-line="2" dir="auto">Schematic capture</li>
<li data-line="3" dir="auto">VHDL hardware description language</li>
<li data-line="4" dir="auto">Verilog hardware description language</li>
</ul>
</li>
<li data-line="6" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>
<p><strong>Implementation Process</strong><br>
The implementation phase includes:</p>
<ul>
<li data-line="8" dir="auto">Placement and routing of logic elements</li>
<li data-line="9" dir="auto">Bitstream generation for device configuration</li>
<li data-line="10" dir="auto">Timing analysis, layout viewing, and simulation capabilities</li>
</ul>
</li>
<li data-line="12" dir="auto">
<p><strong>Download and Configuration</strong><br>
The final step involves downloading the configuration directly to Xilinx hardware devices, with the significant advantage of unlimited reconfigurations, allowing iterative design refinement.</p>
</li>
</ol></div><div class="el-p"><p dir="auto">FPGAs offer a compelling combination of programmability, ease of use, and rapid development cycles, making them ideal for prototyping, education, and applications requiring field reconfigurability. Their ability to implement any 4-variable function through LUTs, combined with flexible routing and comprehensive development tool support, provides designers with powerful capabilities for digital system implementation.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">FPGA</div></div><div class="canvas-node" style="z-index: 25; transform: translate(1000px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="datapath&amp;control1_0">datapath&amp;control1</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Datapath and Controller Design (Part 1) - Lecture Notes" dir="auto" class="heading" id="Datapath_and_Controller_Design_(Part_1)_-_Lecture_Notes_0">Datapath and Controller Design (Part 1) - Lecture Notes</h1></div><div class="el-h2"><h2 data-heading="Introduction" dir="auto" class="heading" id="Introduction_0">Introduction</h2></div><div class="el-p"><p dir="auto">In complex digital systems, hardware is typically partitioned into <strong>two main parts</strong>:</p></div><div class="el-h2"><h2 data-heading="1. Data Path" dir="auto" class="heading" id="1._Data_Path_0">1. Data Path</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Consists of functional units where all computations are carried out</li>
<li data-line="1" dir="auto">Contains: registers, multiplexers, bus, adders, multipliers, counters, and other functional blocks</li>
<li data-line="2" dir="auto">Hardware components exist but specific operations are not defined within the datapath itself</li>
</ul></div><div class="el-h2"><h2 data-heading="2. Control Path" dir="auto" class="heading" id="2._Control_Path_0">2. Control Path</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Implements a finite-state machine (FSM)</li>
<li data-line="1" dir="auto">Provides control signals to the datapath in proper sequence</li>
<li data-line="2" dir="auto">Takes inputs from datapath regarding status information</li>
<li data-line="3" dir="auto">Orchestrates the correct flow of data through the datapath</li>
</ul></div><div class="el-h2"><h2 data-heading="Example: Multiplication by Repeated Addition" dir="auto" class="heading" id="Example_Multiplication_by_Repeated_Addition_0">Example: Multiplication by Repeated Addition</h2></div><div class="el-h2"><h2 data-heading="Algorithm Overview" dir="auto" class="heading" id="Algorithm_Overview_0">Algorithm Overview</h2></div><div class="el-p"><p dir="auto">The lecture demonstrates this concept using a simple multiplication algorithm:</p></div><div class="el-pre"><pre class="language-code_line" tabindex="0"><code data-line="0" class="language-code_line is-loaded">START
Read A, B
P = 0
While B ≠ 0:
    P = P + A
    B = B - 1
End While
STOP
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Assumption</strong>: B is non-zero (algorithm decrements first, then checks)</p></div><div class="el-h2"><h2 data-heading="Datapath Design Requirements" dir="auto" class="heading" id="Datapath_Design_Requirements_0">Datapath Design Requirements</h2></div><div class="el-p"><p dir="auto">From the algorithm analysis, the following components are needed:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>3 registers</strong>: A, B, and P</li>
<li data-line="1" dir="auto"><strong>1 adder</strong>: for <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D443 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="4"><mjx-c class="mjx-c1D443 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2B"></mjx-c></mjx-mo><mjx-mi class="mjx-i" space="3"><mjx-c class="mjx-c1D434 TEX-I"></mjx-c></mjx-mi></mjx-math></mjx-container></span> operation</li>
<li data-line="2" dir="auto"><strong>1 down counter</strong>: B register that can decrement</li>
<li data-line="3" dir="auto"><strong>1 comparator</strong>: to check if <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D435 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
</ul></div><div class="el-h2"><h2 data-heading="Complete Datapath Architecture" dir="auto" class="heading" id="Complete_Datapath_Architecture_0">Complete Datapath Architecture</h2></div><div class="el-h2"><h2 data-heading="Datapath Components" dir="auto" class="heading" id="Datapath_Components_0">Datapath Components</h2></div><div class="el-p"><p dir="auto">The datapath consists of:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Bus system</strong>: for data transfer via <code>data_in</code></li>
<li data-line="1" dir="auto"><strong>Register A</strong>: stores multiplicand, controlled by <code>LdA</code></li>
<li data-line="2" dir="auto"><strong>Register B</strong>: acts as down counter, controlled by <code>LdB</code> and <code>decB</code></li>
<li data-line="3" dir="auto"><strong>Register P</strong>: accumulates results, controlled by <code>LdP</code> and <code>clrP</code></li>
<li data-line="4" dir="auto"><strong>Adder</strong>: performs addition operations</li>
<li data-line="5" dir="auto"><strong>Zero Comparator</strong>: checks when B reaches zero</li>
</ul></div><div class="el-h2"><h2 data-heading="Control Signal Identification" dir="auto" class="heading" id="Control_Signal_Identification_0">Control Signal Identification</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>LdA</code>, <code>LdB</code>, <code>LdP</code>: Load signals for registers</li>
<li data-line="1" dir="auto"><code>clrP</code>: Clear signal for P register</li>
<li data-line="2" dir="auto"><code>decB</code>: Decrement signal for B counter</li>
<li data-line="3" dir="auto"><code>done</code>: Completion signal</li>
<li data-line="4" dir="auto"><code>eqz</code>: Zero detection signal from comparator</li>
</ul></div><div class="el-h2"><h2 data-heading="FSM Design" dir="auto" class="heading" id="FSM_Design_0">FSM Design</h2></div><div class="el-p"><p dir="auto">The controller implements a 5-state machine:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>S0</strong>: Idle state</li>
<li data-line="1" dir="auto"><strong>S1</strong>: Load A</li>
<li data-line="2" dir="auto"><strong>S2</strong>: Load B and clear P</li>
<li data-line="3" dir="auto"><strong>S3</strong>: Perform addition and decrement</li>
<li data-line="4" dir="auto"><strong>S4</strong>: Done state</li>
</ol></div><div class="el-h2"><h2 data-heading="Integration" dir="auto" class="heading" id="Integration_0">Integration</h2></div><div class="el-p"><p dir="auto">The datapath and controller are connected through:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Control signals from controller to datapath</li>
<li data-line="1" dir="auto">Status signals from datapath to controller</li>
<li data-line="2" dir="auto">Data signals for input/output</li>
</ul></div><div class="el-h2"><h2 data-heading="Verification" dir="auto" class="heading" id="Verification_0">Verification</h2></div><div class="el-p"><p dir="auto">Tested with comprehensive test bench showing:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Correct multiplication of 17 × 5 = 85</li>
<li data-line="1" dir="auto">Proper sequencing of control signals</li>
<li data-line="2" dir="auto">Accurate state transitions</li>
</ul></div><div class="el-h2"><h2 data-heading="Simulation Results" dir="auto" class="heading" id="Simulation_Results_0">Simulation Results</h2></div><div class="el-h2"><h2 data-heading="Test Case: 17 × 5 = 85" dir="auto" class="heading" id="Test_Case_17_×_5_=_85_0">Test Case: 17 × 5 = 85</h2></div><div class="el-p"><p dir="auto"><strong>Timing Analysis</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">At time 17: First data (17) applied to <code>data_in</code></li>
<li data-line="1" dir="auto">At time 27: Second data (5) applied to <code>data_in</code></li>
<li data-line="2" dir="auto">Start signal activated at time 33</li>
<li data-line="3" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div>Multiplication process shows progressive addition:
<ul>
<li data-line="4" dir="auto">0 → 17 → 34 → 51 → 68 → 85</li>
</ul>
</li>
<li data-line="5" dir="auto">Final result: 85 (correct)</li>
<li data-line="6" dir="auto"><code>done</code> signal activated when complete</li>
</ul></div><div class="el-h2"><h2 data-heading="Key Observations" dir="auto" class="heading" id="Key_Observations_0">Key Observations</h2></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">B counter decrements: 5 → 4 → 3 → 2 → 1 → 0</li>
<li data-line="1" dir="auto">P register accumulates: 0 → 17 → 34 → 51 → 68 → 85</li>
<li data-line="2" dir="auto"><code>eqz</code> signal goes high when <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mi class="mjx-i"><mjx-c class="mjx-c1D435 TEX-I"></mjx-c></mjx-mi><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c30"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, triggering completion</li>
</ul></div><div class="el-h2"><h2 data-heading="Design Methodology Summary" dir="auto" class="heading" id="Design_Methodology_Summary_0">Design Methodology Summary</h2></div><div class="el-p"><p dir="auto"><strong>Step-by-Step Design Process</strong>:</p></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Algorithm Analysis</strong>: Identify required operations and data flow</li>
<li data-line="1" dir="auto"><strong>Datapath Design</strong>: Determine necessary hardware components and connections</li>
<li data-line="2" dir="auto"><strong>Control Signal Identification</strong>: Define signals needed to orchestrate operations</li>
<li data-line="3" dir="auto"><strong>FSM Design</strong>: Create state machine to generate control signals in proper sequence</li>
<li data-line="4" dir="auto"><strong>Integration</strong>: Connect datapath and controller with appropriate interfaces</li>
<li data-line="5" dir="auto"><strong>Verification</strong>: Test with comprehensive test bench</li>
</ol></div><div class="el-p"><p dir="auto">This approach provides a <strong>systematic methodology for designing complex digital systems</strong> by separating computational hardware (datapath) from control logic (FSM controller).</p></div><div class="el-h2"><h2 data-heading="Verilog Code Implementation" dir="auto" class="heading" id="Verilog_Code_Implementation_0">Verilog Code Implementation</h2></div><div class="el-h3"><h3 data-heading="1. Datapath Module" dir="auto" class="heading" id="1._Datapath_Module_0">1. Datapath Module</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> MUL_datapath <span class="token punctuation">(</span>
    <span class="token keyword">output</span> eqz<span class="token punctuation">,</span>
    <span class="token keyword">output</span> LdA<span class="token punctuation">,</span> LdB<span class="token punctuation">,</span> LdP<span class="token punctuation">,</span> clrP<span class="token punctuation">,</span> decB<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">,</span>
    <span class="token keyword">input</span> clk
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// Implementation details...</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Controller Module" dir="auto" class="heading" id="2._Controller_Module_0">2. Controller Module</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> controller <span class="token punctuation">(</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> LdA<span class="token punctuation">,</span> LdB<span class="token punctuation">,</span> LdP<span class="token punctuation">,</span> clrP<span class="token punctuation">,</span> decB<span class="token punctuation">,</span> done<span class="token punctuation">,</span>
    <span class="token keyword">input</span> clk<span class="token punctuation">,</span> eqz<span class="token punctuation">,</span> start
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> S0<span class="token operator">=</span><span class="token number">3'b000</span><span class="token punctuation">,</span> S1<span class="token operator">=</span><span class="token number">3'b001</span><span class="token punctuation">,</span> S2<span class="token operator">=</span><span class="token number">3'b010</span><span class="token punctuation">,</span> S3<span class="token operator">=</span><span class="token number">3'b011</span><span class="token punctuation">,</span> S4<span class="token operator">=</span><span class="token number">3'b100</span><span class="token punctuation">;</span>

    <span class="token comment">// State transition logic</span>
    <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
            S0<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>start<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S1<span class="token punctuation">;</span>
            S1<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S2<span class="token punctuation">;</span>
            S2<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span>
            S3<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eqz<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
            S4<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S0<span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>

    <span class="token comment">// Output logic</span>
    <span class="token important">always @</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
            S0<span class="token punctuation">:</span> <span class="token keyword">begin</span> LdA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> clrP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> decB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
            S1<span class="token punctuation">:</span> <span class="token keyword">begin</span> LdA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> LdB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> clrP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> decB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
            S2<span class="token punctuation">:</span> <span class="token keyword">begin</span> LdA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> LdP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> clrP <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> decB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
            S3<span class="token punctuation">:</span> <span class="token keyword">begin</span> LdA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdP <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> clrP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> decB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
            S4<span class="token punctuation">:</span> <span class="token keyword">begin</span> LdA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> clrP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> decB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span> LdA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> LdP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> clrP <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> decB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
        <span class="token keyword">endcase</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. Test Bench" dir="auto" class="heading" id="3._Test_Bench_0">3. Test Bench</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> MUL_test<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk<span class="token punctuation">,</span> start<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> done<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> eqz<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> LdA<span class="token punctuation">,</span> LdB<span class="token punctuation">,</span> LdP<span class="token punctuation">,</span> clrP<span class="token punctuation">,</span> decB<span class="token punctuation">;</span>

    MUL_datapath DP <span class="token punctuation">(</span>eqz<span class="token punctuation">,</span> LdA<span class="token punctuation">,</span> LdB<span class="token punctuation">,</span> LdP<span class="token punctuation">,</span> clrP<span class="token punctuation">,</span> decB<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    controller CON <span class="token punctuation">(</span>LdA<span class="token punctuation">,</span> LdB<span class="token punctuation">,</span> LdP<span class="token punctuation">,</span> clrP<span class="token punctuation">,</span> decB<span class="token punctuation">,</span> done<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> eqz<span class="token punctuation">,</span> start<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        clk <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        start <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token number">#33</span> start <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
        <span class="token number">#500</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token number">#17</span> data_in <span class="token operator">=</span> <span class="token number">17</span><span class="token punctuation">;</span>
        <span class="token number">#10</span> data_in <span class="token operator">=</span> <span class="token number">5</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token important">always</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>

    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token kernel-function property">$time</span><span class="token punctuation">,</span> <span class="token string">" %d %b"</span><span class="token punctuation">,</span> DP<span class="token punctuation">.</span>Y<span class="token punctuation">,</span> done<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"mul.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> MUL_test<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="4. Individual Component Modules" dir="auto" class="heading" id="4._Individual_Component_Modules_0">4. Individual Component Modules</h3></div><div class="el-h4"><h4 data-heading="Register Module" dir="auto" class="heading" id="Register_Module_0">Register Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> REG <span class="token punctuation">(</span><span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> dout<span class="token punctuation">,</span> <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> din<span class="token punctuation">,</span> <span class="token keyword">input</span> ld<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>ld<span class="token punctuation">)</span> dout <span class="token operator">&lt;=</span> din<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Adder Module" dir="auto" class="heading" id="Adder_Module_0">Adder Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> ADD <span class="token punctuation">(</span><span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">,</span> <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> out <span class="token operator">=</span> in1 <span class="token operator">+</span> in2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Zero Comparator Module" dir="auto" class="heading" id="Zero_Comparator_Module_0">Zero Comparator Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> EQZ <span class="token punctuation">(</span><span class="token keyword">output</span> eqz<span class="token punctuation">,</span> <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> eqz <span class="token operator">=</span> <span class="token punctuation">(</span>data <span class="token operator">==</span> <span class="token number">0</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Counter Module" dir="auto" class="heading" id="Counter_Module_0">Counter Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> COUNTER <span class="token punctuation">(</span><span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> dout<span class="token punctuation">,</span> <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> din<span class="token punctuation">,</span> <span class="token keyword">input</span> ld<span class="token punctuation">,</span> dec<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>ld<span class="token punctuation">)</span> dout <span class="token operator">&lt;=</span> din<span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>dec<span class="token punctuation">)</span> dout <span class="token operator">&lt;=</span> dout <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto">This formatted version follows all the specified instructions, including mathematical formatting for numerical values and calculations.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">datapath&amp;control1</div></div><div class="canvas-node" style="z-index: 26; transform: translate(1480px, 4680px); width: 400px; height: 400px; --canvas-node-width: 400px; --canvas-node-height: 400px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed is-loaded"><div class="markdown-embed-content node-insert-event"><div class="obsidian-document markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer"><div class="header"><h1 class="page-title heading inline-title" id="datapath&amp;controller2_0">datapath&amp;controller2</h1><div class="data-bar"></div></div><div class="markdown-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Datapath and Controller Design (Part 2) - Lecture Notes" dir="auto" class="heading" id="Datapath_and_Controller_Design_(Part_2)_-_Lecture_Notes_0">Datapath and Controller Design (Part 2) - Lecture Notes</h1></div><div class="el-h2"><h2 data-heading="Improved FSM Coding Style" dir="auto" class="heading" id="Improved_FSM_Coding_Style_0">Improved FSM Coding Style</h2></div><div class="el-h3"><h3 data-heading="Previous Approach vs. Better Approach" dir="auto" class="heading" id="Previous_Approach_vs._Better_Approach_0">Previous Approach vs. Better Approach</h3></div><div class="el-p"><p dir="auto"><strong>Previous Style</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Single <code>always</code> block activated by clock edge</li>
<li data-line="1" dir="auto">Both state change AND next state computation performed in same block</li>
<li data-line="2" dir="auto">Mixed sequential and combinational logic</li>
</ul></div><div class="el-p"><p dir="auto"><strong>Better Recommended Style</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Clock-triggered block</strong>: Only handles state transitions</li>
<li data-line="1" dir="auto"><strong>Separate combinational block</strong>: Computes next state using blocking assignments</li>
<li data-line="2" dir="auto"><strong>Third block</strong>: Generates control signals for datapath</li>
<li data-line="3" dir="auto">Cleaner separation of concerns and better synthesis results</li>
</ul></div><div class="el-h2"><h2 data-heading="Example 2: GCD Computation Using Repeated Subtraction" dir="auto" class="heading" id="Example_2_GCD_Computation_Using_Repeated_Subtraction_0">Example 2: GCD Computation Using Repeated Subtraction</h2></div><div class="el-h3"><h3 data-heading="Algorithm Overview" dir="auto" class="heading" id="Algorithm_Overview_1">Algorithm Overview</h3></div><div class="el-p"><p dir="auto"><strong>GCD Algorithm using Repeated Subtraction</strong>:</p></div><div class="el-pre"><pre><code data-line="0">START
Read A, B
While A ≠ B:
    If A &lt; B: B = B - A
    If A &gt; B: A = A - B
    If A = B: Output A (GCD found)
STOP
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Example</strong>: GCD(143, 78)</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="1" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3C"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="2" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="3" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="4" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="5" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3E"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span></li>
<li data-line="6" dir="auto"><span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c27F9"></mjx-c></mjx-mo><mjx-mstyle><mjx-mspace style="width: 0.278em;"></mjx-mspace></mjx-mstyle></mjx-math></mjx-container></span> <strong>GCD = 13</strong></li>
</ul></div><div class="el-h2"><h2 data-heading="Datapath Architecture" dir="auto" class="heading" id="Datapath_Architecture_0">Datapath Architecture</h2></div><div class="el-h3"><h3 data-heading="Required Components" dir="auto" class="heading" id="Required_Components_0">Required Components</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>2 Registers</strong>: A and B for storing numbers</li>
<li data-line="1" dir="auto"><strong>1 Subtractor</strong>: for A-B or B-A operations</li>
<li data-line="2" dir="auto"><div class="list-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></div><strong>3 Multiplexers</strong>:
<ul>
<li data-line="3" dir="auto">MUX1: Select between Aout/Bout for X input</li>
<li data-line="4" dir="auto">MUX2: Select between Aout/Bout for Y input</li>
<li data-line="5" dir="auto">MUX3: Select between SubOut/data_in for Bus</li>
</ul>
</li>
<li data-line="6" dir="auto"><strong>1 Comparator</strong>: Generate LT, GT, EQ status signals</li>
</ul></div><div class="el-h3"><h3 data-heading="Control Signals" dir="auto" class="heading" id="Control_Signals_0">Control Signals</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>LdA</code>, <code>LdB</code>: Load controls for registers A and B</li>
<li data-line="1" dir="auto"><code>sel1</code>, <code>sel2</code>: Select inputs for subtractor multiplexers</li>
<li data-line="2" dir="auto"><code>sel_in</code>: Select between external data and subtractor output</li>
</ul></div><div class="el-h3"><h3 data-heading="Status Signals" dir="auto" class="heading" id="Status_Signals_0">Status Signals</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><code>lt</code>: A &lt; B</li>
<li data-line="1" dir="auto"><code>gt</code>: A &gt; B</li>
<li data-line="2" dir="auto"><code>eq</code>: A = B</li>
</ul></div><div class="el-h2"><h2 data-heading="Complete Verilog Implementation" dir="auto" class="heading" id="Complete_Verilog_Implementation_0">Complete Verilog Implementation</h2></div><div class="el-h3"><h3 data-heading="1. GCD Datapath Module" dir="auto" class="heading" id="1._GCD_Datapath_Module_0">1. GCD Datapath Module</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> GCD_datapath <span class="token punctuation">(</span>gt<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> clk<span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">output</span> gt<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> eq<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">,</span> X<span class="token punctuation">,</span> Y<span class="token punctuation">,</span> Bus<span class="token punctuation">,</span> SubOut<span class="token punctuation">;</span>
  PIPO A <span class="token punctuation">(</span>Aout<span class="token punctuation">,</span> Bus<span class="token punctuation">,</span> ldA<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  PIPO B <span class="token punctuation">(</span>Bout<span class="token punctuation">,</span> Bus<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  MUX MUX_in1 <span class="token punctuation">(</span>X<span class="token punctuation">,</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">,</span> sel1<span class="token punctuation">)</span><span class="token punctuation">;</span>
  MUX MUX_in2 <span class="token punctuation">(</span>Y<span class="token punctuation">,</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">,</span> sel2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  MUX MUX_load <span class="token punctuation">(</span>Bus<span class="token punctuation">,</span> SubOut<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> sel_in<span class="token punctuation">)</span><span class="token punctuation">;</span>
  SUB SB <span class="token punctuation">(</span>SubOut<span class="token punctuation">,</span> X<span class="token punctuation">,</span> Y<span class="token punctuation">)</span><span class="token punctuation">;</span>
  COMPARE COMP <span class="token punctuation">(</span>lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> Aout<span class="token punctuation">,</span> Bout<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="2. Component Modules" dir="auto" class="heading" id="2._Component_Modules_0">2. Component Modules</h3></div><div class="el-h4"><h4 data-heading="Register Module (PIPO)" dir="auto" class="heading" id="Register_Module_(PIPO)_0">Register Module (PIPO)</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> PIPO <span class="token punctuation">(</span>data_out<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> load<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">input</span> load<span class="token punctuation">,</span> clk<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_out<span class="token punctuation">;</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>load<span class="token punctuation">)</span> data_out <span class="token operator">&lt;=</span> data_in<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Subtractor Module" dir="auto" class="heading" id="Subtractor_Module_0">Subtractor Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> SUB <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
  <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span>
    out <span class="token operator">=</span> in1 <span class="token operator">-</span> in2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Comparator Module" dir="auto" class="heading" id="Comparator_Module_0">Comparator Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> COMPARE <span class="token punctuation">(</span>lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> data1<span class="token punctuation">,</span> data2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data1<span class="token punctuation">,</span> data2<span class="token punctuation">;</span>
  <span class="token keyword">output</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> lt <span class="token operator">=</span> data1 <span class="token operator">&lt;</span> data2<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> gt <span class="token operator">=</span> data1 <span class="token operator">&gt;</span> data2<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> eq <span class="token operator">=</span> data1 <span class="token operator">==</span> data2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h4"><h4 data-heading="Multiplexer Module" dir="auto" class="heading" id="Multiplexer_Module_0">Multiplexer Module</h4></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> MUX <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in0<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in0<span class="token punctuation">,</span> in1<span class="token punctuation">;</span>
  <span class="token keyword">input</span> sel<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> out <span class="token operator">=</span> sel <span class="token operator">?</span> in1 <span class="token punctuation">:</span> in0<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="3. FSM Controller - Original Style" dir="auto" class="heading" id="3._FSM_Controller_-_Original_Style_0">3. FSM Controller - Original Style</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> controller <span class="token punctuation">(</span>ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> done<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> start<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">input</span> clk<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> start<span class="token punctuation">;</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> done<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">;</span>
  <span class="token keyword">parameter</span> S0<span class="token operator">=</span><span class="token number">3'b000</span><span class="token punctuation">,</span> S1<span class="token operator">=</span><span class="token number">3'b001</span><span class="token punctuation">,</span> S2<span class="token operator">=</span><span class="token number">3'b010</span><span class="token punctuation">,</span> S3<span class="token operator">=</span><span class="token number">3'b011</span><span class="token punctuation">,</span> S4<span class="token operator">=</span><span class="token number">3'b100</span><span class="token punctuation">,</span> S5<span class="token operator">=</span><span class="token number">3'b101</span><span class="token punctuation">;</span>
  <span class="token comment">// State transition logic</span>
  <span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
      S0<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>start<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S1<span class="token punctuation">;</span>
      S1<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S2<span class="token punctuation">;</span>
      S2<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
      S3<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
      S4<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S3<span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> S4<span class="token punctuation">;</span>
      S5<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S5<span class="token punctuation">;</span>
      <span class="token keyword">default</span><span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> S0<span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">end</span>
  <span class="token comment">// Output logic</span>
  <span class="token important">always @</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
      S0<span class="token punctuation">:</span> <span class="token keyword">begin</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S1<span class="token punctuation">:</span> <span class="token keyword">begin</span> sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S2<span class="token punctuation">:</span> <span class="token keyword">begin</span> sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S3<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S4<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      S5<span class="token punctuation">:</span> <span class="token keyword">begin</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
      <span class="token keyword">default</span><span class="token punctuation">:</span> <span class="token keyword">begin</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
    <span class="token keyword">endcase</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="State Transition Diagram" dir="auto" class="heading" id="State_Transition_Diagram_0">State Transition Diagram</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">State</th>
<th dir="ltr">Operation</th>
<th dir="ltr">Next State Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>S0</strong></td>
<td dir="ltr">Wait for start</td>
<td dir="ltr"><code>start = 1</code> → S1</td>
</tr>
<tr>
<td dir="ltr"><strong>S1</strong></td>
<td dir="ltr">Load A from data_in</td>
<td dir="ltr">Always → S2</td>
</tr>
<tr>
<td dir="ltr"><strong>S2</strong></td>
<td dir="ltr">Load B from data_in</td>
<td dir="ltr"><code>eq</code> → S5, <code>lt</code> → S3, <code>gt</code> → S4</td>
</tr>
<tr>
<td dir="ltr"><strong>S3</strong></td>
<td dir="ltr">A &lt; B: B = B - A</td>
<td dir="ltr"><code>eq</code> → S5, <code>lt</code> → S3, <code>gt</code> → S4</td>
</tr>
<tr>
<td dir="ltr"><strong>S4</strong></td>
<td dir="ltr">A &gt; B: A = A - B</td>
<td dir="ltr"><code>eq</code> → S5, <code>lt</code> → S3, <code>gt</code> → S4</td>
</tr>
<tr>
<td dir="ltr"><strong>S5</strong></td>
<td dir="ltr">Done, output result</td>
<td dir="ltr">Stay in S5</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Improved FSM Style - Alternate Approach" dir="auto" class="heading" id="Improved_FSM_Style_-_Alternate_Approach_0">Improved FSM Style - Alternate Approach</h2></div><div class="el-h3"><h3 data-heading="Key Improvements" dir="auto" class="heading" id="Key_Improvements_0">Key Improvements</h3></div><div class="el-p"><p dir="auto"><strong>Separate State Variables</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">,</span> next_state<span class="token punctuation">;</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Simplified Clock Block</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  state <span class="token operator">&lt;=</span> next_state<span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-p"><p dir="auto"><strong>Separate Next State Computation</strong>:</p></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token important">always @</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  <span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
    S0<span class="token punctuation">:</span> <span class="token keyword">begin</span>
      sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> done <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      next_state <span class="token operator">=</span> S1<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    S1<span class="token punctuation">:</span> <span class="token keyword">begin</span>
      sel_in <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
      next_state <span class="token operator">=</span> S2<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    S2<span class="token punctuation">:</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>eq<span class="token punctuation">)</span> <span class="token keyword">begin</span> done <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> next_state <span class="token operator">=</span> S5<span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>lt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> next_state <span class="token operator">=</span> S3<span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token keyword">end</span> <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>gt<span class="token punctuation">)</span> <span class="token keyword">begin</span> sel1 <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> sel2 <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> sel_in <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> next_state <span class="token operator">=</span> S4<span class="token punctuation">;</span> ldA <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> ldB <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
    <span class="token comment">// Similar for S3, S4, S5...</span>
  <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Test Bench" dir="auto" class="heading" id="Test_Bench_0">Test Bench</h3></div><div class="el-pre"><pre class="language-verilog" tabindex="0"><code data-line="0" class="language-verilog is-loaded"><span class="token keyword">module</span> GCD_test<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> clk<span class="token punctuation">,</span> start<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> done<span class="token punctuation">;</span>
  GCD_datapath DP <span class="token punctuation">(</span>gt<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
  controller CON <span class="token punctuation">(</span>ldA<span class="token punctuation">,</span> ldB<span class="token punctuation">,</span> sel1<span class="token punctuation">,</span> sel2<span class="token punctuation">,</span> sel_in<span class="token punctuation">,</span> done<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> lt<span class="token punctuation">,</span> gt<span class="token punctuation">,</span> eq<span class="token punctuation">,</span> start<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    start <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    <span class="token number">#3</span> start <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    <span class="token number">#1000</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
  <span class="token important">always</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token number">#12</span> data_in <span class="token operator">=</span> <span class="token number">143</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> data_in <span class="token operator">=</span> <span class="token number">78</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token kernel-function property">$time</span><span class="token punctuation">,</span> <span class="token string">" %d %b"</span><span class="token punctuation">,</span> DP<span class="token punctuation">.</span>Aout<span class="token punctuation">,</span> done<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$dumpfile</span><span class="token punctuation">(</span><span class="token string">"gcd.vcd"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token kernel-function property">$dumpvars</span><span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> GCD_test<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code><button class="copy-code-button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-copy"><rect x="8" y="8" width="14" height="14" rx="2" ry="2"></rect><path d="M4 16c-1.1 0-2-.9-2-2V4c0-1.1.9-2 2-2h10c1.1 0 2 .9 2 2"></path></svg></button></pre></div><div class="el-h3"><h3 data-heading="Simulation Results" dir="auto" class="heading" id="Simulation_Results_1">Simulation Results</h3></div><div class="el-p"><p dir="auto"><strong>Test Case</strong>: GCD(143, 78) = 13</p></div><div class="el-p"><p dir="auto"><strong>Progressive Values</strong>:</p></div><div class="el-ul"><ul>
<li data-line="0" dir="auto">Time 0: XX (undefined)</li>
<li data-line="1" dir="auto">Time 15: 143 (loaded A)</li>
<li data-line="2" dir="auto">Time 35: 65 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c34"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="3" dir="auto">Time 55: 52 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c37"></mjx-c><mjx-c class="mjx-c38"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>, then <span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c36"></mjx-c><mjx-c class="mjx-c35"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="4"><mjx-c class="mjx-c3D"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="4"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="4" dir="auto">Time 65: 39 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c35"></mjx-c><mjx-c class="mjx-c32"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="5" dir="auto">Time 75: 26 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c33"></mjx-c><mjx-c class="mjx-c39"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="6" dir="auto">Time 85: 13 (<span class="math math-inline is-loaded"><mjx-container class="MathJax" jax="CHTML"><mjx-math class="MJX-TEX"><mjx-mn class="mjx-n"><mjx-c class="mjx-c32"></mjx-c><mjx-c class="mjx-c36"></mjx-c></mjx-mn><mjx-mo class="mjx-n" space="3"><mjx-c class="mjx-c2212"></mjx-c></mjx-mo><mjx-mn class="mjx-n" space="3"><mjx-c class="mjx-c31"></mjx-c><mjx-c class="mjx-c33"></mjx-c></mjx-mn></mjx-math></mjx-container></span>)</li>
<li data-line="7" dir="auto">Time 87: 13 with done=1 ✓</li>
</ul></div><div class="el-h2"><h2 data-heading="Main Differences Between FSM Coding Styles" dir="auto" class="heading" id="Main_Differences_Between_FSM_Coding_Styles_0">Main Differences Between FSM Coding Styles</h2></div><div class="el-h3"><h3 data-heading="Original Style Problems" dir="auto" class="heading" id="Original_Style_Problems_0">Original Style Problems</h3></div><div class="el-ul"><ul>
<li data-line="0" dir="auto"><strong>Mixed Logic</strong>: Sequential and combinational logic in same block</li>
<li data-line="1" dir="auto"><strong>Complex Debugging</strong>: Harder to trace state transitions</li>
<li data-line="2" dir="auto"><strong>Synthesis Issues</strong>: Tools may not optimize effectively</li>
<li data-line="3" dir="auto"><strong>Maintenance</strong>: Difficult to modify without introducing bugs</li>
</ul></div><div class="el-h3"><h3 data-heading="Improved Style Benefits" dir="auto" class="heading" id="Improved_Style_Benefits_0">Improved Style Benefits</h3></div><div class="el-table" dir="ltr" style="overflow-x: auto;"><table>
<thead>
<tr>
<th dir="ltr">Aspect</th>
<th dir="ltr">Original Style</th>
<th dir="ltr">Improved Style</th>
</tr>
</thead>
<tbody>
<tr>
<td dir="ltr"><strong>Separation</strong></td>
<td dir="ltr">Mixed sequential/combinational</td>
<td dir="ltr">Clean separation</td>
</tr>
<tr>
<td dir="ltr"><strong>Debugging</strong></td>
<td dir="ltr">Complex, hard to trace</td>
<td dir="ltr">Easier state tracking</td>
</tr>
<tr>
<td dir="ltr"><strong>Synthesis</strong></td>
<td dir="ltr">Suboptimal results</td>
<td dir="ltr">Better optimization</td>
</tr>
<tr>
<td dir="ltr"><strong>Maintainability</strong></td>
<td dir="ltr">Error-prone modifications</td>
<td dir="ltr">Cleaner, safer changes</td>
</tr>
<tr>
<td dir="ltr"><strong>Readability</strong></td>
<td dir="ltr">Verbose, confusing</td>
<td dir="ltr">More structured, clear</td>
</tr>
</tbody>
</table></div><div class="el-h2"><h2 data-heading="Best Practices" dir="auto" class="heading" id="Best_Practices_5">Best Practices</h2></div><div class="el-ol"><ol>
<li data-line="0" dir="auto"><strong>Use separate <code>always</code> blocks</strong> for different logic types</li>
<li data-line="1" dir="auto"><strong>Clock block</strong>: Only handle state register updates</li>
<li data-line="2" dir="auto"><strong>Combinational block</strong>: Compute next state and outputs using blocking assignments</li>
<li data-line="3" dir="auto"><strong>Clear naming</strong>: Use descriptive state and signal names</li>
<li data-line="4" dir="auto"><strong>Proper initialization</strong>: Always include reset/default conditions</li>
</ol></div><div class="el-p"><p dir="auto">The improved FSM coding style provides <strong>better synthesis results, easier debugging, and more maintainable code</strong> while maintaining the same functionality as the original approach.</p></div><div class="footer"><div class="data-bar"></div></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div><div class="canvas-node-label">datapath&amp;controller2</div></div><div class="canvas-node" data-text-align="center" style="z-index: 27; transform: translate(1300px, 4440px); width: 260px; height: 60px; --canvas-node-width: 260px; --canvas-node-height: 60px;"><div class="canvas-node-container"><div class="canvas-node-content markdown-embed"><div class="markdown-embed-content node-insert-event"><div class="markdown-preview-view markdown-rendered node-insert-event show-indentation-guide allow-fold-headings allow-fold-lists"><div class="markdown-preview-sizer markdown-preview-section" style="padding-bottom: 0px; min-height: 28px;"><div class="markdown-preview-pusher" style="width: 1px; height: 0.1px; margin-bottom: 0px;"></div><div class="el-h1"><h1 data-heading="Full" dir="auto" class="heading" id="Full_0"><span class="heading-collapse-indicator collapse-indicator collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon right-triangle"><path d="M3 8L12 17L21 8"></path></svg></span>Full</h1></div></div></div></div><div class="markdown-embed-content node-insert-event" style="display: none;"></div></div></div></div></div></div></div></div><div id="right-content" class="leaf" style="--sidebar-width: var(--sidebar-width-right);"><div id="right-sidebar" class="sidebar"><div class="sidebar-handle"></div><div class="sidebar-topbar"><div class="topbar-content"><label class="theme-toggle-container" for="theme-toggle-input" id=""><input class="theme-toggle-input" type="checkbox" id="theme-toggle-input"><div class="toggle-background"></div></label></div><div class="clickable-icon sidebar-collapse-icon"><svg xmlns="http://www.w3.org/2000/svg" width="100%" height="100%" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="3" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><path d="M21 3H3C1.89543 3 1 3.89543 1 5V19C1 20.1046 1.89543 21 3 21H21C22.1046 21 23 20.1046 23 19V5C23 3.89543 22.1046 3 21 3Z"></path><path d="M10 4V20"></path><path d="M4 7H7"></path><path d="M4 10H7"></path><path d="M4 13H7"></path></svg></div></div><div class="sidebar-content-wrapper"><div id="right-sidebar-content" class="leaf-content"><div class="graph-view-wrapper"><div class="feature-header"><div class="feature-title">Interactive Graph</div></div><div class="graph-view-placeholder">
		<div class="graph-view-container">
			<div class="graph-icon graph-expand" role="button" aria-label="Expand" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon"><line x1="7" y1="17" x2="17" y2="7"></line><polyline points="7 7 17 7 17 17"></polyline></svg></div>
			<div class="graph-icon graph-global" role="button" aria-label="Global Graph" data-tooltip-position="top"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="svg-icon lucide-git-fork"><circle cx="12" cy="18" r="3"></circle><circle cx="6" cy="6" r="3"></circle><circle cx="18" cy="6" r="3"></circle><path d="M18 9v2c0 .6-.4 1-1 1H7c-.6 0-1-.4-1-1V9"></path><path d="M12 12v3"></path></svg></div>
			<canvas id="graph-canvas" class="hide" width="512px" height="512px"></canvas>
		</div>
		</div></div><div id="outline" class=" tree-container"><div class="feature-header"><div class="feature-title">Table Of Contents</div><button class="clickable-icon nav-action-button tree-collapse-all" aria-label="Collapse All"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"></svg></button></div></div></div></div><script defer="">let rs = document.querySelector("#right-sidebar"); rs.classList.toggle("is-collapsed", window.innerWidth < 768); rs.style.setProperty("--sidebar-width", localStorage.getItem("sidebar-right-width"));</script></div></div></div></div></body></html>