[
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246238",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246238",
        "articleTitle": "A new approach to the decomposition of incompletely specified multi-output functions based on graph coloring and local transformations and its application to FPGA mapping",
        "volume": null,
        "issue": null,
        "startPage": "230",
        "endPage": "235",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087355442,
                "preferredName": "W. Wan",
                "firstName": "W.",
                "lastName": "Wan"
            },
            {
                "id": 37282422900,
                "preferredName": "M.A. Perkowski",
                "firstName": "M.A.",
                "lastName": "Perkowski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246271",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246271",
        "articleTitle": "Design of delay insensitive circuits using multi-ring structures",
        "volume": null,
        "issue": null,
        "startPage": "15",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37265824500,
                "preferredName": "J. Sparso",
                "firstName": "J.",
                "lastName": "Sparso"
            },
            {
                "id": 37389037800,
                "preferredName": "J. Staunstrup",
                "firstName": "J.",
                "lastName": "Staunstrup"
            },
            {
                "id": 37087632569,
                "preferredName": "M. Dantzer-Sorensen",
                "firstName": "M.",
                "lastName": "Dantzer-Sorensen"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246202",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246202",
        "articleTitle": "Locating logic design errors via test generation and don't-care propagation",
        "volume": null,
        "issue": null,
        "startPage": "466",
        "endPage": "471",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37275685500,
                "preferredName": "S.-Y. Kuo",
                "firstName": "S.-Y.",
                "lastName": "Kuo"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246263",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246263",
        "articleTitle": "System clock estimation based on clock slack minimization",
        "volume": null,
        "issue": null,
        "startPage": "66",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246218",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246218",
        "articleTitle": "Topology optimization techniques for power/ground networks in VLSI",
        "volume": null,
        "issue": null,
        "startPage": "362",
        "endPage": "367",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378092300,
                "preferredName": "K.-H. Erhard",
                "firstName": "K.-H.",
                "lastName": "Erhard"
            },
            {
                "id": 37284380700,
                "preferredName": "F.M. Johannes",
                "firstName": "F.M.",
                "lastName": "Johannes"
            },
            {
                "id": 37378108500,
                "preferredName": "R. Dachauer",
                "firstName": "R.",
                "lastName": "Dachauer"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246223",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246223",
        "articleTitle": "Automatic module allocation in high level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "328",
        "endPage": "333",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37354751400,
                "preferredName": "P. Gutberlet",
                "firstName": "P.",
                "lastName": "Gutberlet"
            },
            {
                "id": 37382918000,
                "preferredName": "J. Muller",
                "firstName": "J.",
                "lastName": "Muller"
            },
            {
                "id": 37326438100,
                "preferredName": "H. Kramer",
                "firstName": "H.",
                "lastName": "Kramer"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246264",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246264",
        "articleTitle": "Timing models for high-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "60",
        "endPage": "65",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37390024600,
                "preferredName": "V. Chaiyakul",
                "firstName": "V.",
                "lastName": "Chaiyakul"
            },
            {
                "id": 37089117583,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246265",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246265",
        "articleTitle": "A genetic algorithm for macro cell placement",
        "volume": null,
        "issue": null,
        "startPage": "52",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37352363800,
                "preferredName": "H. Esbensen",
                "firstName": "H.",
                "lastName": "Esbensen"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246338",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246338",
        "articleTitle": "Using VHDL for simulation of SDL specifications",
        "volume": null,
        "issue": null,
        "startPage": "630",
        "endPage": "635",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378100900,
                "preferredName": "B. Lutter",
                "firstName": "B.",
                "lastName": "Lutter"
            },
            {
                "id": 37378100600,
                "preferredName": "W. Glunz",
                "firstName": "W.",
                "lastName": "Glunz"
            },
            {
                "id": 37279580200,
                "preferredName": "F.J. Rammig",
                "firstName": "F.J.",
                "lastName": "Rammig"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246201",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246201",
        "articleTitle": "New design error modeling and metrics for design validation",
        "volume": null,
        "issue": null,
        "startPage": "472",
        "endPage": "477",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37089102129,
                "preferredName": "S. Kang",
                "firstName": "S.",
                "lastName": "Kang"
            },
            {
                "id": 37273647200,
                "preferredName": "S.A. Szygenda",
                "firstName": "S.A.",
                "lastName": "Szygenda"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246179",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246179",
        "articleTitle": "The design cube-a model for VHDL designflow representation",
        "volume": null,
        "issue": null,
        "startPage": "752",
        "endPage": "757",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            },
            {
                "id": 37378071900,
                "preferredName": "M. Hofmeister",
                "firstName": "M.",
                "lastName": "Hofmeister"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246320",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246320",
        "articleTitle": "JESSI common framework design management-the means to configuration and execution of the design process",
        "volume": null,
        "issue": null,
        "startPage": "552",
        "endPage": "557",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087256264,
                "preferredName": "D.C. Liebisch",
                "firstName": "D.C.",
                "lastName": "Liebisch"
            },
            {
                "id": 37087257745,
                "preferredName": "A. Jain",
                "firstName": "A.",
                "lastName": "Jain"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246250",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246250",
        "articleTitle": "An efficient methodology for symbolic compaction of analog ICs with multiple symmetry constraints",
        "volume": null,
        "issue": null,
        "startPage": "148",
        "endPage": "153",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 38271852300,
                "preferredName": "E. Felt",
                "firstName": "E.",
                "lastName": "Felt"
            },
            {
                "id": 37271353200,
                "preferredName": "E. Charbon",
                "firstName": "E.",
                "lastName": "Charbon"
            },
            {
                "id": 37351945900,
                "preferredName": "E. Malavasi",
                "firstName": "E.",
                "lastName": "Malavasi"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246333",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246333",
        "articleTitle": "Compiling VHDL into a high-level synthesis design representation",
        "volume": null,
        "issue": null,
        "startPage": "604",
        "endPage": "609",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37278884400,
                "preferredName": "P. Eles",
                "firstName": "P.",
                "lastName": "Eles"
            },
            {
                "id": 37275582000,
                "preferredName": "K. Kuchcinski",
                "firstName": "K.",
                "lastName": "Kuchcinski"
            },
            {
                "id": 37278887200,
                "preferredName": "Z. Peng",
                "firstName": "Z.",
                "lastName": "Peng"
            },
            {
                "id": 37087256365,
                "preferredName": "M. Minea",
                "firstName": "M.",
                "lastName": "Minea"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246270",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246270",
        "articleTitle": "DESB, a functional abstractor for CMOS VLSI circuits",
        "volume": null,
        "issue": null,
        "startPage": "22",
        "endPage": "27",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37088791774,
                "preferredName": "M. Laurentin",
                "firstName": "M.",
                "lastName": "Laurentin"
            },
            {
                "id": 37300107800,
                "preferredName": "A. Greiner",
                "firstName": "A.",
                "lastName": "Greiner"
            },
            {
                "id": 37388323000,
                "preferredName": "R. Marbot",
                "firstName": "R.",
                "lastName": "Marbot"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246337",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246337",
        "articleTitle": "Integration of SDL and VHDL for high-level digital design",
        "volume": null,
        "issue": null,
        "startPage": "624",
        "endPage": "629",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37354396900,
                "preferredName": "O. Pulkkinen",
                "firstName": "O.",
                "lastName": "Pulkkinen"
            },
            {
                "id": 37354395200,
                "preferredName": "K. Kronlof",
                "firstName": "K.",
                "lastName": "Kronlof"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246308",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246308",
        "articleTitle": "Design assistance for CAD frameworks",
        "volume": null,
        "issue": null,
        "startPage": "494",
        "endPage": "499",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37723378300,
                "preferredName": "J.C. Lopez",
                "firstName": "J.C.",
                "lastName": "Lopez"
            },
            {
                "id": 37282505600,
                "preferredName": "M.F. Jacome",
                "firstName": "M.F.",
                "lastName": "Jacome"
            },
            {
                "id": 37325266600,
                "preferredName": "S.W. Director",
                "firstName": "S.W.",
                "lastName": "Director"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246257",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246257",
        "articleTitle": "An integer programming approach to instruction implementation method selection problem",
        "volume": null,
        "issue": null,
        "startPage": "106",
        "endPage": "111",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37273853200,
                "preferredName": "M. Imai",
                "firstName": "M.",
                "lastName": "Imai"
            },
            {
                "id": 37282401000,
                "preferredName": "A. Alomary",
                "firstName": "A.",
                "lastName": "Alomary"
            },
            {
                "id": 37089119753,
                "preferredName": "J. Sato",
                "firstName": "J.",
                "lastName": "Sato"
            },
            {
                "id": 37347827400,
                "preferredName": "N. Hikichi",
                "firstName": "N.",
                "lastName": "Hikichi"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246328",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246328",
        "articleTitle": "Design technology research for the nineties: more of the same?",
        "volume": null,
        "issue": null,
        "startPage": "592",
        "endPage": "596",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37275981200,
                "preferredName": "H. De Man",
                "firstName": "H.",
                "lastName": "De Man"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246232",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246232",
        "articleTitle": "ROM-based finite state machines with PLA address modifiers",
        "volume": null,
        "issue": null,
        "startPage": "272",
        "endPage": "277",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37320366900,
                "preferredName": "T. Luba",
                "firstName": "T.",
                "lastName": "Luba"
            },
            {
                "id": 37376682400,
                "preferredName": "K. Gorski",
                "firstName": "K.",
                "lastName": "Gorski"
            },
            {
                "id": 37086978922,
                "preferredName": "L.B. Wronski",
                "firstName": "L.B.",
                "lastName": "Wronski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246225",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246225",
        "articleTitle": "MILEF: an efficient approach to mixed level automatic test pattern generation",
        "volume": null,
        "issue": null,
        "startPage": "318",
        "endPage": "321",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37357250600,
                "preferredName": "U. Glaser",
                "firstName": "U.",
                "lastName": "Glaser"
            },
            {
                "id": 37267110200,
                "preferredName": "H.T. Vierhaus",
                "firstName": "H.T.",
                "lastName": "Vierhaus"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246243",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246243",
        "articleTitle": "Application-specific microelectronics for mechatronic systems",
        "volume": null,
        "issue": null,
        "startPage": "194",
        "endPage": "199",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37388897500,
                "preferredName": "P. Windirsch",
                "firstName": "P.",
                "lastName": "Windirsch"
            },
            {
                "id": 37354822700,
                "preferredName": "H.-J. Herpel",
                "firstName": "H.-J.",
                "lastName": "Herpel"
            },
            {
                "id": 37388899600,
                "preferredName": "A. Laudenbach",
                "firstName": "A.",
                "lastName": "Laudenbach"
            },
            {
                "id": 37277320300,
                "preferredName": "M. Glesner",
                "firstName": "M.",
                "lastName": "Glesner"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246215",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246215",
        "articleTitle": "Design for testability view on placement and routing",
        "volume": null,
        "issue": null,
        "startPage": "382",
        "endPage": "387",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37372279200,
                "preferredName": "D. Feltham",
                "firstName": "D.",
                "lastName": "Feltham"
            },
            {
                "id": 38308176900,
                "preferredName": "J. Khare",
                "firstName": "J.",
                "lastName": "Khare"
            },
            {
                "id": 37284393300,
                "preferredName": "W. Maly",
                "firstName": "W.",
                "lastName": "Maly"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246339",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246339",
        "articleTitle": "VHDL and fuzzy logic if-then rules",
        "volume": null,
        "issue": null,
        "startPage": "636",
        "endPage": "641",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378132800,
                "preferredName": "A. Zamfirescu",
                "firstName": "A.",
                "lastName": "Zamfirescu"
            },
            {
                "id": 37087256591,
                "preferredName": "C. Ussery",
                "firstName": "C.",
                "lastName": "Ussery"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246226",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246226",
        "articleTitle": "Generation of deterministic test patterns by minimal basic test sets",
        "volume": null,
        "issue": null,
        "startPage": "312",
        "endPage": "317",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37348376300,
                "preferredName": "A.B. Kunzmann",
                "firstName": "A.B.",
                "lastName": "Kunzmann"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246205",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246205",
        "articleTitle": "SEESIM-a fast synchronous sequential circuit fault simulator with single event equivalence",
        "volume": null,
        "issue": null,
        "startPage": "446",
        "endPage": "449",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087934024,
                "preferredName": "C.P. Wu",
                "firstName": "C.P.",
                "lastName": "Wu"
            },
            {
                "id": 38190162000,
                "preferredName": "C.L. Lee",
                "firstName": "C.L.",
                "lastName": "Lee"
            },
            {
                "id": 37335137000,
                "preferredName": "W.Z. Shen",
                "firstName": "W.Z.",
                "lastName": "Shen"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246252",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246252",
        "articleTitle": "DynaTAPP: dynamic timing analysis with partial path activation in sequential circuits",
        "volume": null,
        "issue": null,
        "startPage": "138",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37266484100,
                "preferredName": "P. Agrawal",
                "firstName": "P.",
                "lastName": "Agrawal"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            },
            {
                "id": 37269972600,
                "preferredName": "S.C. Seth",
                "firstName": "S.C.",
                "lastName": "Seth"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246221",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246221",
        "articleTitle": "A neural network based algorithm for the scheduling problem in high-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "341",
        "endPage": "346",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            },
            {
                "id": 37265464000,
                "preferredName": "C. Papachristou",
                "firstName": "C.",
                "lastName": "Papachristou"
            },
            {
                "id": 37355165300,
                "preferredName": "Y. Takefuji",
                "firstName": "Y.",
                "lastName": "Takefuji"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246199",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246199",
        "articleTitle": "Test generation for I/sub DDQ/ testing and leakage fault detection in CMOS circuits",
        "volume": null,
        "issue": null,
        "startPage": "486",
        "endPage": "491",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37346732400,
                "preferredName": "U. Mahlstedt",
                "firstName": "U.",
                "lastName": "Mahlstedt"
            },
            {
                "id": 37346733900,
                "preferredName": "M. Heinitz",
                "firstName": "M.",
                "lastName": "Heinitz"
            },
            {
                "id": 37346733100,
                "preferredName": "J. Alt",
                "firstName": "J.",
                "lastName": "Alt"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246178",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246178",
        "articleTitle": "VHDL intermediate form standardization: process, issues and status",
        "volume": null,
        "issue": null,
        "startPage": "758",
        "endPage": "762",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37383418700,
                "preferredName": "M. Brown",
                "firstName": "M.",
                "lastName": "Brown"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246324",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246324",
        "articleTitle": "GOSSIP-a generic system for statistical circuit design",
        "volume": null,
        "issue": null,
        "startPage": "572",
        "endPage": "577",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37353391600,
                "preferredName": "L.J. Opalski",
                "firstName": "L.J.",
                "lastName": "Opalski"
            },
            {
                "id": 37344541600,
                "preferredName": "M.A. Styblinski",
                "firstName": "M.A.",
                "lastName": "Styblinski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246220",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246220",
        "articleTitle": "An optimal channel pin assignment with multiple intervals for building block layout",
        "volume": null,
        "issue": null,
        "startPage": "348",
        "endPage": "353",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37373522600,
                "preferredName": "S. Wakabayashi",
                "firstName": "S.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37347051300,
                "preferredName": "N. Yoshida",
                "firstName": "N.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246230",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246230",
        "articleTitle": "Routing algorithms for multi-chip modules",
        "volume": null,
        "issue": null,
        "startPage": "286",
        "endPage": "291",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37282145000,
                "preferredName": "J. Lienig",
                "firstName": "J.",
                "lastName": "Lienig"
            },
            {
                "id": 37281602900,
                "preferredName": "K. Thulasiraman",
                "firstName": "K.",
                "lastName": "Thulasiraman"
            },
            {
                "id": 37274448600,
                "preferredName": "M.N.S. Swamy",
                "firstName": "M.N.S.",
                "lastName": "Swamy"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246234",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246234",
        "articleTitle": "A multilevel testability assistant for VLSI design",
        "volume": null,
        "issue": null,
        "startPage": "258",
        "endPage": "263",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37344445100,
                "preferredName": "M. Bombana",
                "firstName": "M.",
                "lastName": "Bombana"
            },
            {
                "id": 37344321700,
                "preferredName": "G. Buonanno",
                "firstName": "G.",
                "lastName": "Buonanno"
            },
            {
                "id": 37344446800,
                "preferredName": "P. Cavalloro",
                "firstName": "P.",
                "lastName": "Cavalloro"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            },
            {
                "id": 37344420700,
                "preferredName": "G. Zaza",
                "firstName": "G.",
                "lastName": "Zaza"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246207",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246207",
        "articleTitle": "Fast fault simulation in combinational circuits: an efficient data structure, dynamic dominators and refined check-up",
        "volume": null,
        "issue": null,
        "startPage": "436",
        "endPage": "441",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            },
            {
                "id": 37378822600,
                "preferredName": "R. Hahn",
                "firstName": "R.",
                "lastName": "Hahn"
            },
            {
                "id": 37352025000,
                "preferredName": "R. Krieger",
                "firstName": "R.",
                "lastName": "Krieger"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246187",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246187",
        "articleTitle": "Providing a VHDL-interface for proof systems",
        "volume": null,
        "issue": null,
        "startPage": "698",
        "endPage": "703",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087329606,
                "preferredName": "G. Umbreit",
                "firstName": "G.",
                "lastName": "Umbreit"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246318",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246318",
        "articleTitle": "A quantitative measure of robustness for delay fault testing",
        "volume": null,
        "issue": null,
        "startPage": "543",
        "endPage": "549",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37349173400,
                "preferredName": "W. Mao",
                "firstName": "W.",
                "lastName": "Mao"
            },
            {
                "id": 37353124700,
                "preferredName": "M.D. Ciletti",
                "firstName": "M.D.",
                "lastName": "Ciletti"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246216",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246216",
        "articleTitle": "A time optimal robust path-delay-fault self-testable adder",
        "volume": null,
        "issue": null,
        "startPage": "376",
        "endPage": "381",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            },
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246261",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246261",
        "articleTitle": "Correctness verification of concurrent controller specifications",
        "volume": null,
        "issue": null,
        "startPage": "80",
        "endPage": "85",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37388630500,
                "preferredName": "M.T.L. Schaefer",
                "firstName": "M.T.L.",
                "lastName": "Schaefer"
            },
            {
                "id": 37085620974,
                "preferredName": "W.U. Klein",
                "firstName": "W.U.",
                "lastName": "Klein"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246228",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246228",
        "articleTitle": "A distributed routing system for multilayer SOG",
        "volume": null,
        "issue": null,
        "startPage": "298",
        "endPage": "303",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37088001417,
                "preferredName": "T. Shimamoto",
                "firstName": "T.",
                "lastName": "Shimamoto"
            },
            {
                "id": 37086976613,
                "preferredName": "H. Hane",
                "firstName": "H.",
                "lastName": "Hane"
            },
            {
                "id": 37270891800,
                "preferredName": "I. Shirakawa",
                "firstName": "I.",
                "lastName": "Shirakawa"
            },
            {
                "id": 37266998000,
                "preferredName": "S. Tsukiyama",
                "firstName": "S.",
                "lastName": "Tsukiyama"
            },
            {
                "id": 37282073200,
                "preferredName": "S. Shinoda",
                "firstName": "S.",
                "lastName": "Shinoda"
            },
            {
                "id": 37088006250,
                "preferredName": "N. Yui",
                "firstName": "N.",
                "lastName": "Yui"
            },
            {
                "id": 37388013600,
                "preferredName": "N. Nishiguchi",
                "firstName": "N.",
                "lastName": "Nishiguchi"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246309",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246309",
        "articleTitle": "Unifying tool, data and process flow management",
        "volume": null,
        "issue": null,
        "startPage": "500",
        "endPage": "505",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378116300,
                "preferredName": "M. Rumsey",
                "firstName": "M.",
                "lastName": "Rumsey"
            },
            {
                "id": 37088030647,
                "preferredName": "C. Farquhar",
                "firstName": "C.",
                "lastName": "Farquhar"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246317",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246317",
        "articleTitle": "Experiments on the synthesis and testability of non-scan finite state machines",
        "volume": null,
        "issue": null,
        "startPage": "537",
        "endPage": "542",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37385349000,
                "preferredName": "M. Pabst",
                "firstName": "M.",
                "lastName": "Pabst"
            },
            {
                "id": 37320616000,
                "preferredName": "T. Villa",
                "firstName": "T.",
                "lastName": "Villa"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246209",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246209",
        "articleTitle": "A dynamic scheduling algorithm for the simulation of MOS and bipolar circuits using waveform relaxation",
        "volume": null,
        "issue": null,
        "startPage": "421",
        "endPage": "426",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378118700,
                "preferredName": "W. Rissiek",
                "firstName": "W.",
                "lastName": "Rissiek"
            },
            {
                "id": 37089120544,
                "preferredName": "W. John",
                "firstName": "W.",
                "lastName": "John"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246217",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246217",
        "articleTitle": "A performance driven generator for efficient testable conditional-sum-adders",
        "volume": null,
        "issue": null,
        "startPage": "370",
        "endPage": "375",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246260",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246260",
        "articleTitle": "Design verification considering manufacturing tolerances by using worst-case distances",
        "volume": null,
        "issue": null,
        "startPage": "86",
        "endPage": "91",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37298522400,
                "preferredName": "H.E. Graeb",
                "firstName": "H.E.",
                "lastName": "Graeb"
            },
            {
                "id": 37376823300,
                "preferredName": "C.U. Wieser",
                "firstName": "C.U.",
                "lastName": "Wieser"
            },
            {
                "id": 37327230500,
                "preferredName": "K.J. Antreich",
                "firstName": "K.J.",
                "lastName": "Antreich"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246197",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246197",
        "articleTitle": "1992 VHDL standardization overview",
        "volume": null,
        "issue": null,
        "startPage": "666",
        "endPage": "667",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378093000,
                "preferredName": "M. Shahdad",
                "firstName": "M.",
                "lastName": "Shahdad"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246322",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246322",
        "articleTitle": "Representing the hardware design process by a common data schema",
        "volume": null,
        "issue": null,
        "startPage": "564",
        "endPage": "569",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37353277100,
                "preferredName": "M. Brielmann",
                "firstName": "M.",
                "lastName": "Brielmann"
            },
            {
                "id": 37390040900,
                "preferredName": "E. Kupitz",
                "firstName": "E.",
                "lastName": "Kupitz"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246259",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246259",
        "articleTitle": "State machine abstraction from circuit layouts using BDDs: applications in verification and synthesis",
        "volume": null,
        "issue": null,
        "startPage": "92",
        "endPage": "97",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37327364100,
                "preferredName": "T. Kam",
                "firstName": "T.",
                "lastName": "Kam"
            },
            {
                "id": 37354279400,
                "preferredName": "P.A. Subrahmanyam",
                "firstName": "P.A.",
                "lastName": "Subrahmanyam"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246267",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246267",
        "articleTitle": "Parallel algorithms for slicing based final placement",
        "volume": null,
        "issue": null,
        "startPage": "40",
        "endPage": "45",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37376321500,
                "preferredName": "H. Spruth",
                "firstName": "H.",
                "lastName": "Spruth"
            },
            {
                "id": 37089131371,
                "preferredName": "G. Sigl",
                "firstName": "G.",
                "lastName": "Sigl"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246335",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246335",
        "articleTitle": "Semantics and synthesis of signals in behavioral VHDL",
        "volume": null,
        "issue": null,
        "startPage": "616",
        "endPage": "621",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37390289700,
                "preferredName": "L. Ramachandran",
                "firstName": "L.",
                "lastName": "Ramachandran"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246235",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246235",
        "articleTitle": "Tackling cost optimization in testable design by forward inferencing",
        "volume": null,
        "issue": null,
        "startPage": "252",
        "endPage": "257",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37283231400,
                "preferredName": "M. Kraak",
                "firstName": "M.",
                "lastName": "Kraak"
            },
            {
                "id": 37374236300,
                "preferredName": "R.H.J.M. Otten",
                "firstName": "R.H.J.M.",
                "lastName": "Otten"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246239",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246239",
        "articleTitle": "Maximal reduction of lookup-table based FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "224",
        "endPage": "229",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37278251200,
                "preferredName": "K.C. Chen",
                "firstName": "K.C.",
                "lastName": "Chen"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246206",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246206",
        "articleTitle": "Linear time fault simulation algorithm using a content addressable memory",
        "volume": null,
        "issue": null,
        "startPage": "442",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37353466000,
                "preferredName": "N. Ishiura",
                "firstName": "N.",
                "lastName": "Ishiura"
            },
            {
                "id": 37319425100,
                "preferredName": "S. Yajima",
                "firstName": "S.",
                "lastName": "Yajima"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246316",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246316",
        "articleTitle": "Cellular scan test generation for sequential circuits",
        "volume": null,
        "issue": null,
        "startPage": "530",
        "endPage": "536",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 38305575200,
                "preferredName": "C. Gloster",
                "firstName": "C.",
                "lastName": "Gloster"
            },
            {
                "id": 37351102500,
                "preferredName": "F. Brglez",
                "firstName": "F.",
                "lastName": "Brglez"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246180",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246180",
        "articleTitle": "Evaluation criteria of HDLs: VHDL compared to Verilog, UDL/I and M",
        "volume": null,
        "issue": null,
        "startPage": "746",
        "endPage": "751",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37354722100,
                "preferredName": "S. Maginot",
                "firstName": "S.",
                "lastName": "Maginot"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246224",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246224",
        "articleTitle": "Automatic partitioning for deterministic test",
        "volume": null,
        "issue": null,
        "startPage": "322",
        "endPage": "325",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 38308041800,
                "preferredName": "D. Crestani",
                "firstName": "D.",
                "lastName": "Crestani"
            },
            {
                "id": 37378102400,
                "preferredName": "A. Aguila",
                "firstName": "A.",
                "lastName": "Aguila"
            },
            {
                "id": 37087354669,
                "preferredName": "M.K. Gentil",
                "firstName": "M.K.",
                "lastName": "Gentil"
            },
            {
                "id": 37378102800,
                "preferredName": "P. Chardon",
                "firstName": "P.",
                "lastName": "Chardon"
            },
            {
                "id": 37375044100,
                "preferredName": "C. Durante",
                "firstName": "C.",
                "lastName": "Durante"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246194",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246194",
        "articleTitle": "Synchronous design in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "680",
        "endPage": "681",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37390054000,
                "preferredName": "A. Debreil",
                "firstName": "A.",
                "lastName": "Debreil"
            },
            {
                "id": 37378112400,
                "preferredName": "P. Oddo",
                "firstName": "P.",
                "lastName": "Oddo"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246196",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246196",
        "articleTitle": "Analysis of user requirements",
        "volume": null,
        "issue": null,
        "startPage": "668",
        "endPage": "671",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378123700,
                "preferredName": "J. Rouillard",
                "firstName": "J.",
                "lastName": "Rouillard"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246273",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246273",
        "articleTitle": "Path Breaker: a tool for the optimal design of speed independent asynchronous controllers",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "8",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087928455,
                "preferredName": "Y. Mishra",
                "firstName": "Y.",
                "lastName": "Mishra"
            },
            {
                "id": 37352311400,
                "preferredName": "S.D. Sherlekar",
                "firstName": "S.D.",
                "lastName": "Sherlekar"
            },
            {
                "id": 37355292800,
                "preferredName": "G. Venkatesh",
                "firstName": "G.",
                "lastName": "Venkatesh"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246203",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246203",
        "articleTitle": "Information modelling of folded and unfolded design",
        "volume": null,
        "issue": null,
        "startPage": "459",
        "endPage": "464",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378043200,
                "preferredName": "G. Scholz",
                "firstName": "G.",
                "lastName": "Scholz"
            },
            {
                "id": 37378338100,
                "preferredName": "W. Wilkes",
                "firstName": "W.",
                "lastName": "Wilkes"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246246",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246246",
        "articleTitle": "ALU synthesis from HDL descriptions to optimized multi-level logic",
        "volume": null,
        "issue": null,
        "startPage": "175",
        "endPage": "180",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37377723300,
                "preferredName": "F. Buijs",
                "firstName": "F.",
                "lastName": "Buijs"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246321",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246321",
        "articleTitle": "Design of a tool interface for integrated CAD-environments",
        "volume": null,
        "issue": null,
        "startPage": "558",
        "endPage": "563",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087257889,
                "preferredName": "U. Hunzelmann",
                "firstName": "U.",
                "lastName": "Hunzelmann"
            },
            {
                "id": 37378338100,
                "preferredName": "W. Wilkes",
                "firstName": "W.",
                "lastName": "Wilkes"
            },
            {
                "id": 37299350800,
                "preferredName": "G. Schlageter",
                "firstName": "G.",
                "lastName": "Schlageter"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246248",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246248",
        "articleTitle": "P.Size: a sizing aid for optimized designs",
        "volume": null,
        "issue": null,
        "startPage": "160",
        "endPage": "165",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37265802800,
                "preferredName": "N. Azemard",
                "firstName": "N.",
                "lastName": "Azemard"
            },
            {
                "id": 37386099100,
                "preferredName": "V. Bonzom",
                "firstName": "V.",
                "lastName": "Bonzom"
            },
            {
                "id": 37265804200,
                "preferredName": "D. Auvergne",
                "firstName": "D.",
                "lastName": "Auvergne"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246254",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246254",
        "articleTitle": "Transient simulation of lossy coupled transmission lines",
        "volume": null,
        "issue": null,
        "startPage": "126",
        "endPage": "131",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37382825900,
                "preferredName": "S. Lin",
                "firstName": "S.",
                "lastName": "Lin"
            },
            {
                "id": 37294004400,
                "preferredName": "E.S. Kuh",
                "firstName": "E.S.",
                "lastName": "Kuh"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246219",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246219",
        "articleTitle": "Crossing distribution (circuit layout CAD)",
        "volume": null,
        "issue": null,
        "startPage": "354",
        "endPage": "361",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37089073703,
                "preferredName": "D.C. Wang",
                "firstName": "D.C.",
                "lastName": "Wang"
            },
            {
                "id": 37620765900,
                "preferredName": "C.B. Shung",
                "firstName": "C.B.",
                "lastName": "Shung"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246258",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246258",
        "articleTitle": "Verification of digital circuits based on formal semantics of a hardware description language",
        "volume": null,
        "issue": null,
        "startPage": "98",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378050100,
                "preferredName": "M. Mutz",
                "firstName": "M.",
                "lastName": "Mutz"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246189",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246189",
        "articleTitle": "VHDL intermediate format standardization activity: status and trends",
        "volume": null,
        "issue": null,
        "startPage": "687",
        "endPage": "688",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378123500,
                "preferredName": "A. Fonkoua",
                "firstName": "A.",
                "lastName": "Fonkoua"
            },
            {
                "id": 37378123700,
                "preferredName": "J. Rouillard",
                "firstName": "J.",
                "lastName": "Rouillard"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246227",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246227",
        "articleTitle": "Cross-fertilizing FSM verification techniques and sequential diagnosis",
        "volume": null,
        "issue": null,
        "startPage": "306",
        "endPage": "311",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37295811500,
                "preferredName": "G. Cabodi",
                "firstName": "G.",
                "lastName": "Cabodi"
            },
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            },
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            },
            {
                "id": 38304725200,
                "preferredName": "M. Sonza Reorda",
                "firstName": "M.",
                "lastName": "Sonza Reorda"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246195",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246195",
        "articleTitle": "VHDL 1076-1992 languages changes",
        "volume": null,
        "issue": null,
        "startPage": "672",
        "endPage": "678",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087742316,
                "preferredName": "A. Guyler",
                "firstName": "A.",
                "lastName": "Guyler"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246233",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246233",
        "articleTitle": "Efficient constrained encoding for VLSI sequential logic synthesis",
        "volume": null,
        "issue": null,
        "startPage": "266",
        "endPage": "271",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37068736200,
                "preferredName": "C.-J. Shi",
                "firstName": "C.-J.",
                "lastName": "Shi"
            },
            {
                "id": 37320119700,
                "preferredName": "J.A. Brzozowski",
                "firstName": "J.A.",
                "lastName": "Brzozowski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246272",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246272",
        "articleTitle": "Asynchronous state machine synthesis using data driven clocks",
        "volume": null,
        "issue": null,
        "startPage": "9",
        "endPage": "14",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 38180275700,
                "preferredName": "F. Aghdasi",
                "firstName": "F.",
                "lastName": "Aghdasi"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246241",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246241",
        "articleTitle": "Embedded pin assignment for top down system design",
        "volume": null,
        "issue": null,
        "startPage": "209",
        "endPage": "214",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378095300,
                "preferredName": "T. Pfortner",
                "firstName": "T.",
                "lastName": "Pfortner"
            },
            {
                "id": 37087355039,
                "preferredName": "S. Kiefl",
                "firstName": "S.",
                "lastName": "Kiefl"
            },
            {
                "id": 37378108500,
                "preferredName": "R. Dachauer",
                "firstName": "R.",
                "lastName": "Dachauer"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246251",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246251",
        "articleTitle": "Delay macromodels for the timing analysis of GaAs DCFL",
        "volume": null,
        "issue": null,
        "startPage": "142",
        "endPage": "145",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37273921000,
                "preferredName": "A.I. Kayssi",
                "firstName": "A.I.",
                "lastName": "Kayssi"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246182",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246182",
        "articleTitle": "Using VHDL for datapath synthesis",
        "volume": null,
        "issue": null,
        "startPage": "732",
        "endPage": "737",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37317979900,
                "preferredName": "V. Olive",
                "firstName": "V.",
                "lastName": "Olive"
            },
            {
                "id": 37378094200,
                "preferredName": "R. Airiau",
                "firstName": "R.",
                "lastName": "Airiau"
            },
            {
                "id": 37354998200,
                "preferredName": "J.M. Berge",
                "firstName": "J.M.",
                "lastName": "Berge"
            },
            {
                "id": 37351908400,
                "preferredName": "A. Robert",
                "firstName": "A.",
                "lastName": "Robert"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246184",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246184",
        "articleTitle": "Subtype concept of VHDL for synthesis constraints",
        "volume": null,
        "issue": null,
        "startPage": "720",
        "endPage": "725",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            },
            {
                "id": 37376509600,
                "preferredName": "S. Marz",
                "firstName": "S.",
                "lastName": "Marz"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246255",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246255",
        "articleTitle": "Performance-driven interconnection optimization for microarchitecture synthesis",
        "volume": null,
        "issue": null,
        "startPage": "118",
        "endPage": "123",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37384076600,
                "preferredName": "Y.-M. Jiang",
                "firstName": "Y.-M.",
                "lastName": "Jiang"
            },
            {
                "id": 37383172100,
                "preferredName": "T.-F. Lee",
                "firstName": "T.-F.",
                "lastName": "Lee"
            },
            {
                "id": 37086978559,
                "preferredName": "T.-T. Kwang",
                "firstName": "T.-T.",
                "lastName": "Kwang"
            },
            {
                "id": 37087484211,
                "preferredName": "Y.-L. Lin",
                "firstName": "Y.-L.",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246326",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246326",
        "articleTitle": "PAR-APLAC: parallel circuit analysis and optimization",
        "volume": null,
        "issue": null,
        "startPage": "584",
        "endPage": "589",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37388762900,
                "preferredName": "E. Pajarre",
                "firstName": "E.",
                "lastName": "Pajarre"
            },
            {
                "id": 37355010500,
                "preferredName": "T. Ritoniemi",
                "firstName": "T.",
                "lastName": "Ritoniemi"
            },
            {
                "id": 37273474300,
                "preferredName": "H. Tenhunen",
                "firstName": "H.",
                "lastName": "Tenhunen"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246330",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246330",
        "articleTitle": "Electronic systems design-tools and methodology to meet the productivity change",
        "volume": null,
        "issue": null,
        "startPage": "599",
        "endPage": "600",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087257331,
                "preferredName": "R. Davies",
                "firstName": "R.",
                "lastName": "Davies"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246186",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246186",
        "articleTitle": "Towards a standard VHDL synthesis package",
        "volume": null,
        "issue": null,
        "startPage": "706",
        "endPage": "712",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087328855,
                "preferredName": "P.L. Harper",
                "firstName": "P.L.",
                "lastName": "Harper"
            },
            {
                "id": 37389788600,
                "preferredName": "K. Scott",
                "firstName": "K.",
                "lastName": "Scott"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246342",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246342",
        "articleTitle": "Experiences and issues in VHDL-based synthesis",
        "volume": null,
        "issue": null,
        "startPage": "646",
        "endPage": "651",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087257711,
                "preferredName": "S.E. Lim",
                "firstName": "S.E.",
                "lastName": "Lim"
            },
            {
                "id": 37348443900,
                "preferredName": "D.C. Hendry",
                "firstName": "D.C.",
                "lastName": "Hendry"
            },
            {
                "id": 37087256567,
                "preferredName": "P.F. Yeung",
                "firstName": "P.F.",
                "lastName": "Yeung"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246198",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246198",
        "articleTitle": "Design of complex systems with a VHDL based methodology",
        "volume": null,
        "issue": null,
        "startPage": "658",
        "endPage": "663",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087745657,
                "preferredName": "S. Amadori",
                "firstName": "S.",
                "lastName": "Amadori"
            },
            {
                "id": 37087744801,
                "preferredName": "P. Coerezza",
                "firstName": "P.",
                "lastName": "Coerezza"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246269",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246269",
        "articleTitle": "Automatic import of custom designs into a cell-based environment using switch-level analysis and circuit simulation",
        "volume": null,
        "issue": null,
        "startPage": "28",
        "endPage": "31",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37089097262,
                "preferredName": "R. Stewart",
                "firstName": "R.",
                "lastName": "Stewart"
            },
            {
                "id": 37088320187,
                "preferredName": "V. Anjubault",
                "firstName": "V.",
                "lastName": "Anjubault"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246211",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246211",
        "articleTitle": "A fast and accurate characterization method for full-CMOS circuits",
        "volume": null,
        "issue": null,
        "startPage": "410",
        "endPage": "415",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37328804000,
                "preferredName": "R.P. Llopis",
                "firstName": "R.P.",
                "lastName": "Llopis"
            },
            {
                "id": 37272834300,
                "preferredName": "H.G. Kerkhoff",
                "firstName": "H.G.",
                "lastName": "Kerkhoff"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246183",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246183",
        "articleTitle": "Synthesis of VHDL arrays on RAM cells",
        "volume": null,
        "issue": null,
        "startPage": "726",
        "endPage": "731",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37089050121,
                "preferredName": "C. Berthet",
                "firstName": "C.",
                "lastName": "Berthet"
            },
            {
                "id": 37388872400,
                "preferredName": "J. Rampon",
                "firstName": "J.",
                "lastName": "Rampon"
            },
            {
                "id": 37388895400,
                "preferredName": "L. Sponga",
                "firstName": "L.",
                "lastName": "Sponga"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246325",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246325",
        "articleTitle": "A generic software system for drift reliability optimization of VLSI circuits",
        "volume": null,
        "issue": null,
        "startPage": "578",
        "endPage": "583",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37381399200,
                "preferredName": "M. Huang",
                "firstName": "M.",
                "lastName": "Huang"
            },
            {
                "id": 37344541600,
                "preferredName": "M.A. Styblinski",
                "firstName": "M.A.",
                "lastName": "Styblinski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246191",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246191",
        "articleTitle": "Interest of a VHDL native environment",
        "volume": null,
        "issue": null,
        "startPage": "684",
        "endPage": "685",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378131900,
                "preferredName": "J.L. Giordana",
                "firstName": "J.L.",
                "lastName": "Giordana"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246329",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246329",
        "articleTitle": "Challenges for CAD in computer development in the 1990s",
        "volume": null,
        "issue": null,
        "startPage": "597",
        "endPage": "598",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087256261,
                "preferredName": "G. Dedie",
                "firstName": "G.",
                "lastName": "Dedie"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246193",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246193",
        "articleTitle": "Towards a common RT-level subset of VHDL",
        "volume": null,
        "issue": null,
        "startPage": "682",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246266",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246266",
        "articleTitle": "Wolverines: standard cell placement on a network of workstations",
        "volume": null,
        "issue": null,
        "startPage": "46",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37089070652,
                "preferredName": "S. Mohan",
                "firstName": "S.",
                "lastName": "Mohan"
            },
            {
                "id": 37278367400,
                "preferredName": "P. Mazumder",
                "firstName": "P.",
                "lastName": "Mazumder"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246200",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246200",
        "articleTitle": "Random current testing for CMOS logic circuits by monitoring a dynamic power supply current",
        "volume": null,
        "issue": null,
        "startPage": "480",
        "endPage": "485",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37354994700,
                "preferredName": "H. Tamamoto",
                "firstName": "H.",
                "lastName": "Tamamoto"
            },
            {
                "id": 37380718200,
                "preferredName": "H. Yokoyama",
                "firstName": "H.",
                "lastName": "Yokoyama"
            },
            {
                "id": 37379048200,
                "preferredName": "Y. Narita",
                "firstName": "Y.",
                "lastName": "Narita"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246343",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246343",
        "articleTitle": "VHDL for high speed desktop video ICs-experience with replacement of other simulator",
        "volume": null,
        "issue": null,
        "startPage": "652",
        "endPage": "657",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087257840,
                "preferredName": "M. Jacobsen",
                "firstName": "M.",
                "lastName": "Jacobsen"
            },
            {
                "id": 37265850200,
                "preferredName": "W. Nebel",
                "firstName": "W.",
                "lastName": "Nebel"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246210",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246210",
        "articleTitle": "An exact analytic technique for simulating uniform RC lines",
        "volume": null,
        "issue": null,
        "startPage": "416",
        "endPage": "420",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37266458300,
                "preferredName": "J.S. Roychowdhury",
                "firstName": "J.S.",
                "lastName": "Roychowdhury"
            },
            {
                "id": 38559623600,
                "preferredName": "A.R. Newton",
                "firstName": "A.R.",
                "lastName": "Newton"
            },
            {
                "id": 37325338500,
                "preferredName": "D.O. Pederson",
                "firstName": "D.O.",
                "lastName": "Pederson"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246190",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246190",
        "articleTitle": "Multi-kernel simulation description within VHDL",
        "volume": null,
        "issue": null,
        "startPage": "686",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087256875,
                "preferredName": "C. Oczko",
                "firstName": "C.",
                "lastName": "Oczko"
            },
            {
                "id": 37087256876,
                "preferredName": "M.W. Nitsche",
                "firstName": "M.W.",
                "lastName": "Nitsche"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246192",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246192",
        "articleTitle": "Selected aspects of component modeling",
        "volume": null,
        "issue": null,
        "startPage": "683",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37088312078,
                "preferredName": "A. Pawlack",
                "firstName": "A.",
                "lastName": "Pawlack"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246208",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246208",
        "articleTitle": "SPADES: a simulator for path delay faults in sequential circuits",
        "volume": null,
        "issue": null,
        "startPage": "428",
        "endPage": "435",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37352506500,
                "preferredName": "L.N. Reddy",
                "firstName": "L.N.",
                "lastName": "Reddy"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246212",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246212",
        "articleTitle": "SYNTEST: an environment for system-level design for test",
        "volume": null,
        "issue": null,
        "startPage": "402",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37276490700,
                "preferredName": "H. Harmanani",
                "firstName": "H.",
                "lastName": "Harmanani"
            },
            {
                "id": 37265464000,
                "preferredName": "C. Papachristou",
                "firstName": "C.",
                "lastName": "Papachristou"
            },
            {
                "id": 37344096000,
                "preferredName": "S. Chiu",
                "firstName": "S.",
                "lastName": "Chiu"
            },
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246247",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246247",
        "articleTitle": "Boolean matching in logic synthesis",
        "volume": null,
        "issue": null,
        "startPage": "168",
        "endPage": "174",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37332015000,
                "preferredName": "H. Savoj",
                "firstName": "H.",
                "lastName": "Savoj"
            },
            {
                "id": 37089611086,
                "preferredName": "M.J. Silva",
                "firstName": "M.J.",
                "lastName": "Silva"
            },
            {
                "id": 37275814500,
                "preferredName": "R.K. Brayton",
                "firstName": "R.K.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246229",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246229",
        "articleTitle": "A fast multilayer general area router for MCM designs",
        "volume": null,
        "issue": null,
        "startPage": "292",
        "endPage": "297",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37089136594,
                "preferredName": "K.-Y. Khoo",
                "firstName": "K.-Y.",
                "lastName": "Khoo"
            },
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246245",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246245",
        "articleTitle": "Calculation of the Rademacher-Walsh spectrum from a reduced representation of Boolean functions",
        "volume": null,
        "issue": null,
        "startPage": "181",
        "endPage": "186",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37270767000,
                "preferredName": "B.J. Falkowski",
                "firstName": "B.J.",
                "lastName": "Falkowski"
            },
            {
                "id": 37389673000,
                "preferredName": "I. Schafer",
                "firstName": "I.",
                "lastName": "Schafer"
            },
            {
                "id": 37282422900,
                "preferredName": "M.A. Perkowski",
                "firstName": "M.A.",
                "lastName": "Perkowski"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246268",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246268",
        "articleTitle": "Communication based logic partitioning",
        "volume": null,
        "issue": null,
        "startPage": "32",
        "endPage": "37",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378095100,
                "preferredName": "M. Beardslee",
                "firstName": "M.",
                "lastName": "Beardslee"
            },
            {
                "id": 37276211100,
                "preferredName": "B. Lin",
                "firstName": "B.",
                "lastName": "Lin"
            },
            {
                "id": 37086978625,
                "preferredName": "A. Sangiovanni-Vincentilli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentilli"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246262",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246262",
        "articleTitle": "Combined topological and functionality based delay estimation using at layout-driven approach for high level applications",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "78",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37388639700,
                "preferredName": "C. Ramachandran",
                "firstName": "C.",
                "lastName": "Ramachandran"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246314",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246314",
        "articleTitle": "An approach to multi-paradigm controller synthesis from timing diagram specifications",
        "volume": null,
        "issue": null,
        "startPage": "522",
        "endPage": "527",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378060700,
                "preferredName": "W.-D. Tiedemann",
                "firstName": "W.-D.",
                "lastName": "Tiedemann"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246236",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246236",
        "articleTitle": "SIESTA: a multi-facet scan design system",
        "volume": null,
        "issue": null,
        "startPage": "246",
        "endPage": "251",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37268512800,
                "preferredName": "S. Narayanan",
                "firstName": "S.",
                "lastName": "Narayanan"
            },
            {
                "id": 37353218700,
                "preferredName": "C. Njinda",
                "firstName": "C.",
                "lastName": "Njinda"
            },
            {
                "id": 37381007600,
                "preferredName": "R. Gupta",
                "firstName": "R.",
                "lastName": "Gupta"
            },
            {
                "id": 37273801100,
                "preferredName": "M. Breuer",
                "firstName": "M.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246242",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246242",
        "articleTitle": "On the intrinsic Rent parameter and spectra-based partitioning methodologies",
        "volume": null,
        "issue": null,
        "startPage": "202",
        "endPage": "208",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37348345000,
                "preferredName": "L. Hagen",
                "firstName": "L.",
                "lastName": "Hagen"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37267909800,
                "preferredName": "F.J. Kurdahi",
                "firstName": "F.J.",
                "lastName": "Kurdahi"
            },
            {
                "id": 37388639700,
                "preferredName": "C. Ramachandran",
                "firstName": "C.",
                "lastName": "Ramachandran"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246213",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246213",
        "articleTitle": "Harmonic scheduling of linear recurrences for digital filter design",
        "volume": null,
        "issue": null,
        "startPage": "396",
        "endPage": "401",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37350789600,
                "preferredName": "H. Wang",
                "firstName": "H.",
                "lastName": "Wang"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246237",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246237",
        "articleTitle": "Towards a requirements definition, specification and system design environment",
        "volume": null,
        "issue": null,
        "startPage": "238",
        "endPage": "243",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 38289333300,
                "preferredName": "K.D. Muller-Glaser",
                "firstName": "K.D.",
                "lastName": "Muller-Glaser"
            },
            {
                "id": 37355635200,
                "preferredName": "J. Bortolazzi",
                "firstName": "J.",
                "lastName": "Bortolazzi"
            },
            {
                "id": 37352427300,
                "preferredName": "Y. Tanurhan",
                "firstName": "Y.",
                "lastName": "Tanurhan"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246204",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246204",
        "articleTitle": "On modeling integrated design environments",
        "volume": null,
        "issue": null,
        "startPage": "452",
        "endPage": "458",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37389583300,
                "preferredName": "C. Hubel",
                "firstName": "C.",
                "lastName": "Hubel"
            },
            {
                "id": 37087930659,
                "preferredName": "D. Ruland",
                "firstName": "D.",
                "lastName": "Ruland"
            },
            {
                "id": 37378087000,
                "preferredName": "E. Siepmann",
                "firstName": "E.",
                "lastName": "Siepmann"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246222",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246222",
        "articleTitle": "Heuristics for branch-and-bound global attraction",
        "volume": null,
        "issue": null,
        "startPage": "334",
        "endPage": "340",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37374074600,
                "preferredName": "J. Septien",
                "firstName": "J.",
                "lastName": "Septien"
            },
            {
                "id": 37282472600,
                "preferredName": "D. Mozos",
                "firstName": "D.",
                "lastName": "Mozos"
            },
            {
                "id": 37331004200,
                "preferredName": "F. Tirado",
                "firstName": "F.",
                "lastName": "Tirado"
            },
            {
                "id": 37272589200,
                "preferredName": "R. Hermida",
                "firstName": "R.",
                "lastName": "Hermida"
            },
            {
                "id": 37270484100,
                "preferredName": "M. Fernandez",
                "firstName": "M.",
                "lastName": "Fernandez"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246334",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246334",
        "articleTitle": "Flexible timing specification in a VHDL synthesis subset",
        "volume": null,
        "issue": null,
        "startPage": "610",
        "endPage": "615",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37386988000,
                "preferredName": "A. Stoll",
                "firstName": "A.",
                "lastName": "Stoll"
            },
            {
                "id": 37376679600,
                "preferredName": "J. Biesenack",
                "firstName": "J.",
                "lastName": "Biesenack"
            },
            {
                "id": 37376510600,
                "preferredName": "S. Rumler",
                "firstName": "S.",
                "lastName": "Rumler"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246244",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246244",
        "articleTitle": "High-level synthesis in a rapid-prototype environment for mechatronic systems",
        "volume": null,
        "issue": null,
        "startPage": "188",
        "endPage": "193",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37271665700,
                "preferredName": "N. Wehn",
                "firstName": "N.",
                "lastName": "Wehn"
            },
            {
                "id": 37354822700,
                "preferredName": "H.-J. Herpel",
                "firstName": "H.-J.",
                "lastName": "Herpel"
            },
            {
                "id": 37277265700,
                "preferredName": "T. Hollstein",
                "firstName": "T.",
                "lastName": "Hollstein"
            },
            {
                "id": 37381089300,
                "preferredName": "P. Poechmueller",
                "firstName": "P.",
                "lastName": "Poechmueller"
            },
            {
                "id": 37277320300,
                "preferredName": "M. Glesner",
                "firstName": "M.",
                "lastName": "Glesner"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246214",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246214",
        "articleTitle": "Generating pipelined datapaths using reduction techniques to shorten critical paths",
        "volume": null,
        "issue": null,
        "startPage": "390",
        "endPage": "395",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378313700,
                "preferredName": "D.A. Lobo",
                "firstName": "D.A.",
                "lastName": "Lobo"
            },
            {
                "id": 37326038000,
                "preferredName": "B.M. Pangrle",
                "firstName": "B.M.",
                "lastName": "Pangrle"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246188",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246188",
        "articleTitle": "Temporal verification of behavioral descriptions in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "692",
        "endPage": "697",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087328766,
                "preferredName": "D. Boussebha",
                "firstName": "D.",
                "lastName": "Boussebha"
            },
            {
                "id": 37354616400,
                "preferredName": "N. Giambiasi",
                "firstName": "N.",
                "lastName": "Giambiasi"
            },
            {
                "id": 37370474900,
                "preferredName": "J. Magnier",
                "firstName": "J.",
                "lastName": "Magnier"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246185",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246185",
        "articleTitle": "VHDL analog extensions: process, issues, and status",
        "volume": null,
        "issue": null,
        "startPage": "713",
        "endPage": "717",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37087330741,
                "preferredName": "R. Cottrell",
                "firstName": "R.",
                "lastName": "Cottrell"
            },
            {
                "id": 37087330123,
                "preferredName": "K. Nolan",
                "firstName": "K.",
                "lastName": "Nolan"
            },
            {
                "id": 37383418700,
                "preferredName": "M. Brown",
                "firstName": "M.",
                "lastName": "Brown"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246231",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246231",
        "articleTitle": "Minimal area merger of finite state machine controllers",
        "volume": null,
        "issue": null,
        "startPage": "278",
        "endPage": "283",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37354219300,
                "preferredName": "D. Mukherjee",
                "firstName": "D.",
                "lastName": "Mukherjee"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37273801100,
                "preferredName": "M. Breuer",
                "firstName": "M.",
                "lastName": "Breuer"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246310",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246310",
        "articleTitle": "ANT-A test harness for the NELSIS CAD system",
        "volume": null,
        "issue": null,
        "startPage": "506",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37389681500,
                "preferredName": "C.A. Schot",
                "firstName": "C.A.",
                "lastName": "Schot"
            },
            {
                "id": 37378924400,
                "preferredName": "M.N. Sim",
                "firstName": "M.N.",
                "lastName": "Sim"
            },
            {
                "id": 37389679500,
                "preferredName": "P.M. Kist",
                "firstName": "P.M.",
                "lastName": "Kist"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246312",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246312",
        "articleTitle": "Finite state machine verification on MIMD machines",
        "volume": null,
        "issue": null,
        "startPage": "514",
        "endPage": "520",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37343824000,
                "preferredName": "N. Kumar",
                "firstName": "N.",
                "lastName": "Kumar"
            },
            {
                "id": 38225292600,
                "preferredName": "R. Vemuri",
                "firstName": "R.",
                "lastName": "Vemuri"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246240",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246240",
        "articleTitle": "Chip assembly in the PLAYOUT VLSI design system",
        "volume": null,
        "issue": null,
        "startPage": "215",
        "endPage": "221",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378106500,
                "preferredName": "K. Glasmacher",
                "firstName": "K.",
                "lastName": "Glasmacher"
            },
            {
                "id": 37358098600,
                "preferredName": "G. Zimmermann",
                "firstName": "G.",
                "lastName": "Zimmermann"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246249",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246249",
        "articleTitle": "PERFLEX: a performance driven module generator",
        "volume": null,
        "issue": null,
        "startPage": "154",
        "endPage": "159",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37384029700,
                "preferredName": "S. Kim",
                "firstName": "S.",
                "lastName": "Kim"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246181",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246181",
        "articleTitle": "Challenges in the analysis of VHDL",
        "volume": null,
        "issue": null,
        "startPage": "740",
        "endPage": "745",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37380664800,
                "preferredName": "D.B. Bernstein",
                "firstName": "D.B.",
                "lastName": "Bernstein"
            },
            {
                "id": 37087328888,
                "preferredName": "D. Charness",
                "firstName": "D.",
                "lastName": "Charness"
            },
            {
                "id": 37387045500,
                "preferredName": "R. Farrow",
                "firstName": "R.",
                "lastName": "Farrow"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246256",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246256",
        "articleTitle": "Flexible controlpath microarchitecture synthesis based on artificial intelligence",
        "volume": null,
        "issue": null,
        "startPage": "112",
        "endPage": "117",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37378316900,
                "preferredName": "A.J.W.M. ten Berg",
                "firstName": "A.J.W.M.",
                "lastName": "ten Berg"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246253",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246253",
        "articleTitle": "The exact solution of timing verification",
        "volume": null,
        "issue": null,
        "startPage": "132",
        "endPage": "137",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": [
            {
                "id": 37389713800,
                "preferredName": "E. Bolender",
                "firstName": "E.",
                "lastName": "Bolender"
            },
            {
                "id": 37387795400,
                "preferredName": "H.M. Lipp",
                "firstName": "H.M.",
                "lastName": "Lipp"
            }
        ]
    },
    {
        "publicationNumber": "409",
        "doi": "10.1109/EURDAC.1992.246274",
        "publicationYear": "1992",
        "publicationDate": "7-10 Sept. 1992",
        "articleNumber": "246274",
        "articleTitle": "EURO-DAC '92. European Design Automation Conference, EURO-VHDL '92 (Cat. No.92CH3126-0)",
        "volume": null,
        "issue": null,
        "startPage": "0_1",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings EURO-DAC '92: European Design Automation Conference",
        "authors": []
    }
]