<<<<<<< HEAD
\BOOKMARK [1][-]{section.1}{Outline}{}% 1
\BOOKMARK [1][-]{section.2}{Design and Optimisation}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{NAND}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{NOR2}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{XOR2}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.4}{DFF}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.5}{Dual Edge Triggered Flip Flop}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.6}{C Element}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.7}{Dual Rail AND}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.8}{1-bit Subtractor}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.9}{2-to-1 Multiplexor}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.10}{Mutex Element}{section.2}% 12
\BOOKMARK [1][-]{section.3}{Testing}{}% 13
\BOOKMARK [2][-]{subsection.3.1}{NAND}{section.3}% 14
\BOOKMARK [2][-]{subsection.3.2}{NOR2}{section.3}% 15
\BOOKMARK [2][-]{subsection.3.3}{XOR2}{section.3}% 16
\BOOKMARK [2][-]{subsection.3.4}{DFF}{section.3}% 17
\BOOKMARK [2][-]{subsection.3.5}{Dual Edge Triggered Flip Flop}{section.3}% 18
\BOOKMARK [2][-]{subsection.3.6}{C Element}{section.3}% 19
\BOOKMARK [2][-]{subsection.3.7}{Dual Rail AND}{section.3}% 20
\BOOKMARK [2][-]{subsection.3.8}{1-bit Subtractor}{section.3}% 21
\BOOKMARK [2][-]{subsection.3.9}{2-to-1 Multiplexor}{section.3}% 22
\BOOKMARK [2][-]{subsection.3.10}{Mutex Element}{section.3}% 23
\BOOKMARK [1][-]{section.4}{Impact of Variablility}{}% 24
\BOOKMARK [2][-]{subsection.4.1}{NAND}{section.4}% 25
\BOOKMARK [2][-]{subsection.4.2}{NOR2}{section.4}% 26
\BOOKMARK [2][-]{subsection.4.3}{XOR2}{section.4}% 27
\BOOKMARK [2][-]{subsection.4.4}{DFF}{section.4}% 28
\BOOKMARK [2][-]{subsection.4.5}{Dual Edge Triggered Flip Flop}{section.4}% 29
\BOOKMARK [2][-]{subsection.4.6}{C Element}{section.4}% 30
\BOOKMARK [2][-]{subsection.4.7}{Dual Rail AND}{section.4}% 31
\BOOKMARK [2][-]{subsection.4.8}{1-bit Subtractor}{section.4}% 32
\BOOKMARK [2][-]{subsection.4.9}{2-to-1 Multiplexor}{section.4}% 33
\BOOKMARK [2][-]{subsection.4.10}{Mutex Element}{section.4}% 34
\BOOKMARK [1][-]{section.5}{Conclusions}{}% 35
=======
\BOOKMARK [1][-]{section.1}{NAND logic gate}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Design and Optimization}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Testing}{section.1}% 3
\BOOKMARK [1][-]{section.2}{NAND}{}% 4
\BOOKMARK [1][-]{section.3}{NOR2}{}% 5
\BOOKMARK [1][-]{section.4}{XOR2}{}% 6
\BOOKMARK [1][-]{section.5}{DFF}{}% 7
\BOOKMARK [1][-]{section.6}{Duel Edge Triggered Flip Flop}{}% 8
\BOOKMARK [1][-]{section.7}{C Element}{}% 9
\BOOKMARK [1][-]{section.8}{Dual Rail AND}{}% 10
\BOOKMARK [1][-]{section.9}{1-bit Subtractor}{}% 11
\BOOKMARK [1][-]{section.10}{2-to-1 Multiplexor}{}% 12
\BOOKMARK [1][-]{section.11}{Mutex Element}{}% 13
\BOOKMARK [1][-]{section.12}{NAND}{}% 14
\BOOKMARK [1][-]{section.13}{NOR2}{}% 15
\BOOKMARK [1][-]{section.14}{XOR2}{}% 16
\BOOKMARK [1][-]{section.15}{DFF}{}% 17
\BOOKMARK [1][-]{section.16}{Duel Edge Triggered Flip Flop}{}% 18
\BOOKMARK [1][-]{section.17}{C Element}{}% 19
\BOOKMARK [1][-]{section.18}{Dual Rail AND}{}% 20
\BOOKMARK [1][-]{section.19}{1-bit Subtractor}{}% 21
\BOOKMARK [1][-]{section.20}{2-to-1 Multiplexor}{}% 22
\BOOKMARK [1][-]{section.21}{Mutex Element}{}% 23
\BOOKMARK [1][-]{section.22}{NAND}{}% 24
\BOOKMARK [1][-]{section.23}{NOR2}{}% 25
\BOOKMARK [1][-]{section.24}{XOR2}{}% 26
\BOOKMARK [1][-]{section.25}{DFF}{}% 27
\BOOKMARK [1][-]{section.26}{Duel Edge Triggered Flip Flop}{}% 28
\BOOKMARK [1][-]{section.27}{C Element}{}% 29
\BOOKMARK [1][-]{section.28}{Dual Rail AND}{}% 30
\BOOKMARK [1][-]{section.29}{1-bit Subtractor}{}% 31
\BOOKMARK [1][-]{section.30}{2-to-1 Multiplexor}{}% 32
\BOOKMARK [1][-]{section.31}{Mutex Element}{}% 33
>>>>>>> 8969d87990f57cfb119fcaa226e78850025517ff
