-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/full_tx_ip_src_ram_formatting.vhd
-- Created: 2024-09-01 16:46:29
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_tx_ip_src_ram_formatting
-- Source Path: HDLTx/full_tx/store_frame_in_ram/write_frame_to_ram/ram_formatting
-- Hierarchy Level: 3
-- Model version: 4.102
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_tx_ip_src_ram_formatting IS
  PORT( channel_valid                     :   IN    std_logic;
        header_valid                      :   IN    std_logic;
        payload_valid                     :   IN    std_logic;
        preamble                          :   IN    std_logic;
        channel                           :   IN    std_logic;
        header                            :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
        payload                           :   IN    std_logic_vector(1 DOWNTO 0);  -- boolean [2]
        Out1                              :   OUT   std_logic_vector(11 DOWNTO 0)  -- ufix12
        );
END full_tx_ip_src_ram_formatting;


ARCHITECTURE rtl OF full_tx_ip_src_ram_formatting IS

  -- Component Declarations
  COMPONENT full_tx_ip_src_one_hot_coder_block2
    PORT( channel_valid                   :   IN    std_logic;
          header_valid                    :   IN    std_logic;
          payload_valid                   :   IN    std_logic;
          data_select                     :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_tx_ip_src_one_hot_coder_block2
    USE ENTITY work.full_tx_ip_src_one_hot_coder_block2(rtl);

  -- Signals
  SIGNAL data_select                      : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL data_select_unsigned             : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Constant10_out1                  : std_logic;
  SIGNAL Constant9_out1                   : std_logic;
  SIGNAL Constant8_out1                   : std_logic;
  SIGNAL Constant7_out1                   : std_logic;
  SIGNAL Constant6_out1                   : std_logic;
  SIGNAL Constant5_out1                   : std_logic;
  SIGNAL Constant4_out1                   : std_logic;
  SIGNAL Constant3_out1                   : std_logic;
  SIGNAL Constant2_out1                   : std_logic;
  SIGNAL Constant1_out1                   : std_logic;
  SIGNAL Constant_out1                    : std_logic;
  SIGNAL y                                : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL Constant13_out1                  : std_logic;
  SIGNAL Constant21_out1                  : std_logic;
  SIGNAL Constant20_out1                  : std_logic;
  SIGNAL Constant19_out1                  : std_logic;
  SIGNAL Constant18_out1                  : std_logic;
  SIGNAL Constant17_out1                  : std_logic;
  SIGNAL Constant16_out1                  : std_logic;
  SIGNAL Constant15_out1                  : std_logic;
  SIGNAL Constant14_out1                  : std_logic;
  SIGNAL Constant12_out1                  : std_logic;
  SIGNAL Constant11_out1                  : std_logic;
  SIGNAL Constant24_out1                  : std_logic;
  SIGNAL Constant32_out1                  : std_logic;
  SIGNAL Constant31_out1                  : std_logic;
  SIGNAL Constant30_out1                  : std_logic;
  SIGNAL Constant29_out1                  : std_logic;
  SIGNAL Constant28_out1                  : std_logic;
  SIGNAL Constant27_out1                  : std_logic;
  SIGNAL Constant26_out1                  : std_logic;
  SIGNAL Constant25_out1                  : std_logic;
  SIGNAL Constant23_out1                  : std_logic;
  SIGNAL header_0                         : std_logic;
  SIGNAL Constant64_out1                  : std_logic;
  SIGNAL Constant72_out1                  : std_logic;
  SIGNAL Constant71_out1                  : std_logic;
  SIGNAL Constant70_out1                  : std_logic;
  SIGNAL Constant69_out1                  : std_logic;
  SIGNAL Constant68_out1                  : std_logic;
  SIGNAL Constant67_out1                  : std_logic;
  SIGNAL Constant66_out1                  : std_logic;
  SIGNAL Constant65_out1                  : std_logic;
  SIGNAL Constant56_out1                  : std_logic;
  SIGNAL payload_0                        : std_logic;
  SIGNAL y_1                              : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL header_1                         : std_logic;
  SIGNAL y_2                              : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL payload_1                        : std_logic;
  SIGNAL y_3                              : unsigned(11 DOWNTO 0);  -- ufix12
  SIGNAL Multiport_Switch_out1            : unsigned(11 DOWNTO 0);  -- ufix12

BEGIN
  u_one_hot_coder : full_tx_ip_src_one_hot_coder_block2
    PORT MAP( channel_valid => channel_valid,
              header_valid => header_valid,
              payload_valid => payload_valid,
              data_select => data_select  -- ufix2
              );

  data_select_unsigned <= unsigned(data_select);

  Constant10_out1 <= '0';

  Constant9_out1 <= '0';

  Constant8_out1 <= '0';

  Constant7_out1 <= '0';

  Constant6_out1 <= '0';

  Constant5_out1 <= '0';

  Constant4_out1 <= '0';

  Constant3_out1 <= '0';

  Constant2_out1 <= '0';

  Constant1_out1 <= '0';

  Constant_out1 <= '0';

  y <= unsigned'(Constant10_out1 & Constant9_out1 & Constant8_out1 & Constant7_out1 & Constant6_out1 & Constant5_out1 & Constant4_out1 & Constant3_out1 & Constant2_out1 & Constant1_out1 & Constant_out1 & preamble);

  Constant13_out1 <= '0';

  Constant21_out1 <= '0';

  Constant20_out1 <= '0';

  Constant19_out1 <= '0';

  Constant18_out1 <= '0';

  Constant17_out1 <= '0';

  Constant16_out1 <= '0';

  Constant15_out1 <= '0';

  Constant14_out1 <= '0';

  Constant12_out1 <= '0';

  Constant11_out1 <= '0';

  Constant24_out1 <= '0';

  Constant32_out1 <= '0';

  Constant31_out1 <= '0';

  Constant30_out1 <= '0';

  Constant29_out1 <= '0';

  Constant28_out1 <= '0';

  Constant27_out1 <= '0';

  Constant26_out1 <= '0';

  Constant25_out1 <= '0';

  Constant23_out1 <= '0';

  header_0 <= header(0);

  Constant64_out1 <= '0';

  Constant72_out1 <= '0';

  Constant71_out1 <= '0';

  Constant70_out1 <= '0';

  Constant69_out1 <= '0';

  Constant68_out1 <= '0';

  Constant67_out1 <= '0';

  Constant66_out1 <= '0';

  Constant65_out1 <= '0';

  Constant56_out1 <= '0';

  payload_0 <= payload(0);

  y_1 <= unsigned'(Constant13_out1 & Constant21_out1 & Constant20_out1 & Constant19_out1 & Constant18_out1 & Constant17_out1 & Constant16_out1 & Constant15_out1 & Constant14_out1 & Constant12_out1 & Constant11_out1 & channel);

  header_1 <= header(1);

  y_2 <= unsigned'(Constant24_out1 & Constant32_out1 & Constant31_out1 & Constant30_out1 & Constant29_out1 & Constant28_out1 & Constant27_out1 & Constant26_out1 & Constant25_out1 & Constant23_out1 & header_0 & header_1);

  payload_1 <= payload(1);

  y_3 <= unsigned'(Constant64_out1 & Constant72_out1 & Constant71_out1 & Constant70_out1 & Constant69_out1 & Constant68_out1 & Constant67_out1 & Constant66_out1 & Constant65_out1 & Constant56_out1 & payload_0 & payload_1);

  
  Multiport_Switch_out1 <= y WHEN data_select_unsigned = to_unsigned(16#0#, 2) ELSE
      y_1 WHEN data_select_unsigned = to_unsigned(16#1#, 2) ELSE
      y_2 WHEN data_select_unsigned = to_unsigned(16#2#, 2) ELSE
      y_3;

  Out1 <= std_logic_vector(Multiport_Switch_out1);

END rtl;

