[2024-03-29 18:05:20.493061] |==============================================================================|
[2024-03-29 18:05:20.493222] |=========                      OpenRAM v1.2.48                       =========|
[2024-03-29 18:05:20.493269] |=========                                                            =========|
[2024-03-29 18:05:20.493300] |=========               VLSI Design and Automation Lab               =========|
[2024-03-29 18:05:20.493340] |=========        Computer Science and Engineering Department         =========|
[2024-03-29 18:05:20.493374] |=========            University of California Santa Cruz             =========|
[2024-03-29 18:05:20.493409] |=========                                                            =========|
[2024-03-29 18:05:20.493441] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-03-29 18:05:20.493478] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-03-29 18:05:20.493514] |=========                See LICENSE for license info                =========|
[2024-03-29 18:05:20.493540] |==============================================================================|
[2024-03-29 18:05:20.493573] ** Start: 03/29/2024 18:05:20
[2024-03-29 18:05:20.493602] Technology: scn4m_subm
[2024-03-29 18:05:20.493631] Total size: 65536 bits
[2024-03-29 18:05:20.493662] Word size: 8
Words: 8192
Banks: 1
[2024-03-29 18:05:20.493692] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-03-29 18:05:20.493727] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-03-29 18:05:20.493754] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-03-29 18:05:20.493787] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-03-29 18:05:20.493813] Only generating nominal corner timing.
[2024-03-29 18:05:20.493848] Words per row: None
[2024-03-29 18:05:20.493879] Output files are: 
[2024-03-29 18:05:20.493906] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.lvs
[2024-03-29 18:05:20.493932] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.sp
[2024-03-29 18:05:20.493957] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.v
[2024-03-29 18:05:20.493982] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.lib
[2024-03-29 18:05:20.494006] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.py
[2024-03-29 18:05:20.494031] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.html
[2024-03-29 18:05:20.494054] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.log
[2024-03-29 18:05:20.494080] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.lef
[2024-03-29 18:05:20.494105] /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.gds
[2024-03-29 18:05:20.536515] WARNING: file sram_config.py: line 160: Extremely large number of columns for 16-way maximum column mux.

[2024-03-29 18:23:50.453184] ** Submodules: 1109.9 seconds
[2024-03-29 18:23:50.457952] ** Placement: 0.0 seconds
[2024-03-29 19:13:25.311937] ** Routing: 2974.9 seconds
[2024-03-29 19:13:25.316965] ** Verification: 0.0 seconds
[2024-03-29 19:13:25.317013] ** SRAM creation: 4084.8 seconds
[2024-03-29 19:13:25.317054] SP: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.sp
[2024-03-29 19:13:25.858042] ** Spice writing: 0.5 seconds
[2024-03-29 19:13:25.858115] DELAY: Writing stimulus...
[2024-03-29 19:13:28.243127] ** DELAY: 2.4 seconds
[2024-03-29 19:13:28.755445] GDS: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.gds
[2024-03-29 19:13:30.167360] ** GDS: 1.4 seconds
[2024-03-29 19:13:30.167463] LEF: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.lef
[2024-03-29 19:13:30.171900] ** LEF: 0.0 seconds
[2024-03-29 19:13:30.171951] LVS: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.lvs.sp
[2024-03-29 19:13:30.690322] ** LVS writing: 0.5 seconds
[2024-03-29 19:13:30.690430] LIB: Characterizing... 
[2024-03-29 19:13:36.921618] ** Characterization: 6.2 seconds
[2024-03-29 19:13:36.921811] Config: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.py
[2024-03-29 19:13:36.921877] ** Config: 0.0 seconds
[2024-03-29 19:13:36.922536] Datasheet: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.html
[2024-03-29 19:13:36.923384] ** Datasheet: 0.0 seconds
[2024-03-29 19:13:36.923431] Verilog: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm.v
[2024-03-29 19:13:36.923565] ** Verilog: 0.0 seconds
[2024-03-29 19:13:36.923603] Extended Config: Writing to /home/zerohua/OpenRAM/temp/sram_8_8192_scn4m_subm_extended.py
[2024-03-29 19:13:36.923789] ** Extended Config: 0.0 seconds
[2024-03-29 19:13:36.931341] ** End: 4096.4 seconds
