library IEEE;	
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity pc_counter is
	port( 
		clk		: 	in 	std_logic;
		rst		: 	in 	std_logic;
		en_cnt	: 	in 	std_logic;
		ld_pc		: 	in 	std_logic;
		end8		: 	in 	std_logic_vector(7 downto 0);
		pc			: 	out 	std_logic_vector(7 downto 0) 
	);
end pc_counter;

architecture comportamento of pc_counter is	
begin
		process(clk,rst)
			variable temp	:	std_logic_vector(7 downto 0); 
		begin
			if (rst='1') then
				temp := "00000000";
			elsif (clk'event and clk='1') then
				if (en_cnt='1') then
					temp := temp + '1';
				elsif (ld_pc='1') then
					temp := end8;			
				end if;
			end if;
		pc <= temp;	
		end process;	
end comportamento;