Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.03 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.04 secs
 
--> Reading design: vgaText_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgaText_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgaText_top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : vgaText_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Libraries/EE/FPGA/Basys 2/vgaText/text_package.vhd" in Library work.
Package <text_package> compiled.
Package body <text_package> compiled.
Compiling vhdl file "D:/Libraries/EE/FPGA/Basys 2/vgaText/fontROM.vhd" in Library work.
Entity <fontROM> compiled.
Entity <fontROM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Libraries/EE/FPGA/Basys 2/vgaText/text_line.vhd" in Library work.
Entity <text_line> compiled.
Entity <text_line> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/Libraries/EE/FPGA/Basys 2/vgaText/vgaText_top.vhd" in Library work.
Entity <vgaText_top> compiled.
Entity <vgaText_top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgaText_top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <text_line> in library <work> (architecture <Behavioral>) with generics.
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 11

Analyzing hierarchy for entity <fontROM> in library <work> (architecture <Behavioral>) with generics.
	ADDR_WIDTH = 11
	DATA_WIDTH = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgaText_top> in library <work> (Architecture <Behavioral>).
Entity <vgaText_top> analyzed. Unit <vgaText_top> generated.

Analyzing generic Entity <text_line> in library <work> (Architecture <Behavioral>).
	fontHeight = 16
	fontWidth = 8
	textPassageLength = 11
WARNING:Xst:790 - "D:/Libraries/EE/FPGA/Basys 2/vgaText/text_line.vhd" line 172: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <textMemory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <RGBBuffer> in unit <text_line> has a constant value of 11111111 during circuit operation. The register is replaced by logic.
Entity <text_line> analyzed. Unit <text_line> generated.

Analyzing generic Entity <fontROM> in library <work> (Architecture <Behavioral>).
	ADDR_WIDTH = 11
	DATA_WIDTH = 8
Entity <fontROM> analyzed. Unit <fontROM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fontROM>.
    Related source file is "D:/Libraries/EE/FPGA/Basys 2/vgaText/fontROM.vhd".
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2222.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <fontROM> synthesized.


Synthesizing Unit <text_line>.
    Related source file is "D:/Libraries/EE/FPGA/Basys 2/vgaText/text_line.vhd".
WARNING:Xst:1305 - Output <debug.debugDraw> is never assigned. Tied to value 0000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <position.x<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <position.y<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x88-bit dual-port RAM <Mram_textMemory> for signal <textMemory>.
    Register <prevTextPassage<3>> equivalent to <prevTextPassage<10>> has been removed
    Register <prevTextPassage<4>> equivalent to <prevTextPassage<10>> has been removed
    Register <prevTextPassage<8>> equivalent to <prevTextPassage<5>> has been removed
    Found 10-bit subtractor for signal <$sub0000> created at line 172.
    Found 32-bit subtractor for signal <and0000$sub0000> created at line 125.
    Found 7-bit register for signal <char_addr>.
    Found 32-bit register for signal <currCharacter>.
    Found 32-bit adder for signal <currCharacter$addsub0000> created at line 145.
    Found 32-bit comparator less for signal <currCharacter$cmp_lt0000> created at line 125.
    Found 5-bit comparator less for signal <currCharacter$cmp_lt0001> created at line 142.
    Found 1-bit register for signal <currState<0>>.
    Found 11-bit comparator greatequal for signal <pixelBuffer$cmp_ge0000> created at line 167.
    Found 11-bit comparator greatequal for signal <pixelBuffer$cmp_ge0001> created at line 168.
    Found 11-bit comparator less for signal <pixelBuffer$cmp_lt0000> created at line 167.
    Found 11-bit comparator less for signal <pixelBuffer$cmp_lt0001> created at line 168.
    Found 16-bit register for signal <prevTextPassage<1:2>>.
    Found 24-bit register for signal <prevTextPassage<5:7>>.
    Found 24-bit register for signal <prevTextPassage<9:11>>.
    Found 4-bit up counter for signal <row_addr>.
    Found 5-bit comparator greatequal for signal <row_addr$cmp_ge0000> created at line 142.
    Found 32-bit comparator greatequal for signal <row_addr$cmp_ge0001> created at line 125.
    Found 1-bit 88-to-1 multiplexer for signal <varindex0000$mux0000> created at line 172.
    Found 10-bit subtractor for signal <varindex0000$sub0000> created at line 172.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Counter(s).
	inferred 104 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <text_line> synthesized.


Synthesizing Unit <vgaText_top>.
    Related source file is "D:/Libraries/EE/FPGA/Basys 2/vgaText/vgaText_top.vhd".
WARNING:Xst:646 - Signal <text_lineDebug.debugDraw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 3-bit register for signal <Red>.
    Found 3-bit register for signal <Green>.
    Found 2-bit register for signal <Blue>.
    Found 1-bit register for signal <divide_by_2>.
    Found 11-bit comparator less for signal <Green$cmp_lt0000> created at line 144.
    Found 11-bit comparator less for signal <Green$cmp_lt0001> created at line 144.
    Found 10-bit up counter for signal <hCounter>.
    Found 11-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 138.
    Found 11-bit comparator less for signal <hsync$cmp_lt0000> created at line 138.
    Found 10-bit up counter for signal <vCounter>.
    Found 11-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 132.
    Found 11-bit comparator less for signal <vsync$cmp_lt0000> created at line 132.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgaText_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x88-bit dual-port RAM                               : 1
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 18
 1-bit register                                        : 4
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 8
# Comparators                                          : 14
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 6
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 88-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <prevTextPassage_6_5> in Unit <textDrawComponent> is equivalent to the following 28 FFs/Latches, which will be removed : <prevTextPassage_7_0> <prevTextPassage_7_1> <prevTextPassage_7_2> <prevTextPassage_7_4> <prevTextPassage_7_6> <prevTextPassage_10_2> <prevTextPassage_10_3> <prevTextPassage_10_5> <prevTextPassage_10_6> <prevTextPassage_9_1> <prevTextPassage_9_4> <prevTextPassage_9_5> <prevTextPassage_9_6> <prevTextPassage_11_2> <prevTextPassage_11_5> <prevTextPassage_11_6> <prevTextPassage_5_0> <prevTextPassage_5_1> <prevTextPassage_5_2> <prevTextPassage_5_3> <prevTextPassage_5_5> <prevTextPassage_5_6> <prevTextPassage_1_3> <prevTextPassage_1_6> <prevTextPassage_2_0> <prevTextPassage_2_2> <prevTextPassage_2_5> <prevTextPassage_2_6> 
INFO:Xst:2261 - The FF/Latch <prevTextPassage_6_0> in Unit <textDrawComponent> is equivalent to the following 34 FFs/Latches, which will be removed : <prevTextPassage_6_1> <prevTextPassage_6_2> <prevTextPassage_6_3> <prevTextPassage_6_4> <prevTextPassage_6_6> <prevTextPassage_6_7> <prevTextPassage_7_3> <prevTextPassage_7_5> <prevTextPassage_7_7> <prevTextPassage_10_0> <prevTextPassage_10_1> <prevTextPassage_10_4> <prevTextPassage_10_7> <prevTextPassage_9_0> <prevTextPassage_9_2> <prevTextPassage_9_3> <prevTextPassage_9_7> <prevTextPassage_11_0> <prevTextPassage_11_1> <prevTextPassage_11_3> <prevTextPassage_11_4> <prevTextPassage_11_7> <prevTextPassage_5_4> <prevTextPassage_5_7> <prevTextPassage_1_0> <prevTextPassage_1_1> <prevTextPassage_1_2> <prevTextPassage_1_4> <prevTextPassage_1_5> <prevTextPassage_1_7> <prevTextPassage_2_1> <prevTextPassage_2_3> <prevTextPassage_2_4> <prevTextPassage_2_7> 
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_6_5 hinder the constant cleaning in the block textDrawComponent.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <prevTextPassage_6_0> has a constant value of 0 in block <textDrawComponent>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <fontROM>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fontROM> synthesized (advanced).

Synthesizing (advanced) Unit <text_line>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_textMemory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 88-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <currState_0>   | high     |
    |     addrA          | connected to signal <row_addr>      |          |
    |     diA            | connected to signal <fontRowData>   |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 88-bit                    |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <text_line> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x88-bit dual-port distributed RAM                   : 1
 2048x8-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 115
 Flip-Flops                                            : 115
# Comparators                                          : 14
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 6
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 88-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_2_0 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_2_2 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_2_5 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_2_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_10_2 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_10_3 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_10_5 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_10_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_5_0 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_5_1 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_5_2 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_5_3 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_5_5 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_5_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_6_5 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_7_0 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_7_1 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_7_2 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_7_4 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_7_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_9_1 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_9_4 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_9_5 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_9_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_11_2 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_11_5 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_11_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_1_3 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch prevTextPassage_1_6 hinder the constant cleaning in the block text_line.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <prevTextPassage_10_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_9_0> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_9_2> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_9_3> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_9_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_5_4> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_5_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_1_0> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_1_1> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_1_2> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_1_4> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_1_5> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_1_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_2_1> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_2_3> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_2_4> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_2_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_0> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_1> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_2> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_3> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_4> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_6> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_6_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_7_3> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_7_5> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_7_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_11_0> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_11_1> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_11_3> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_11_4> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_11_7> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_10_0> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_10_1> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prevTextPassage_10_4> has a constant value of 0 in block <text_line>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <prevTextPassage_6_5> in Unit <text_line> is equivalent to the following 28 FFs/Latches, which will be removed : <prevTextPassage_7_0> <prevTextPassage_7_1> <prevTextPassage_7_2> <prevTextPassage_7_4> <prevTextPassage_7_6> <prevTextPassage_11_2> <prevTextPassage_11_5> <prevTextPassage_11_6> <prevTextPassage_10_2> <prevTextPassage_10_3> <prevTextPassage_10_5> <prevTextPassage_10_6> <prevTextPassage_9_1> <prevTextPassage_9_4> <prevTextPassage_9_5> <prevTextPassage_9_6> <prevTextPassage_5_0> <prevTextPassage_5_1> <prevTextPassage_5_2> <prevTextPassage_5_3> <prevTextPassage_5_5> <prevTextPassage_5_6> <prevTextPassage_1_3> <prevTextPassage_1_6> <prevTextPassage_2_0> <prevTextPassage_2_2> <prevTextPassage_2_5> <prevTextPassage_2_6> 

Optimizing unit <vgaText_top> ...

Optimizing unit <text_line> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Green_0> in Unit <vgaText_top> is equivalent to the following 7 FFs/Latches, which will be removed : <Green_1> <Green_2> <Blue_1> <Blue_2> <Red_0> <Red_1> <Red_2> 
Found area constraint ratio of 100 (+ 5) on block vgaText_top, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 69
 Flip-Flops                                            : 69

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgaText_top.ngr
Top Level Output File Name         : vgaText_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 453
#      GND                         : 1
#      INV                         : 42
#      LUT1                        : 51
#      LUT2                        : 41
#      LUT3                        : 62
#      LUT3_D                      : 1
#      LUT4                        : 34
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 91
#      MUXF5                       : 24
#      MUXF6                       : 11
#      MUXF7                       : 5
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 84
# FlipFlops/Latches                : 69
#      FDE                         : 43
#      FDRE                        : 26
# RAMS                             : 89
#      RAM16X1D                    : 88
#      RAMB16_S9                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      207  out of   2448     8%  
 Number of Slice Flip Flops:             69  out of   4896     1%  
 Number of 4 input LUTs:                410  out of   4896     8%  
    Number used as logic:               234
    Number used as RAMs:                176
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     92    21%  
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 158   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.164ns (Maximum Frequency: 89.577MHz)
   Minimum input arrival time before clock: 4.748ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.164ns (frequency: 89.577MHz)
  Total number of paths / destination ports: 93181 / 1051
-------------------------------------------------------------------------
Delay:               11.164ns (Levels of Logic = 34)
  Source:            textDrawComponent/currCharacter_0 (FF)
  Destination:       textDrawComponent/currCharacter_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: textDrawComponent/currCharacter_0 to textDrawComponent/currCharacter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.995  textDrawComponent/currCharacter_0 (textDrawComponent/currCharacter_0)
     LUT1:I0->O            1   0.704   0.000  textDrawComponent/Msub_and0000_sub0000_cy<0>_rt (textDrawComponent/Msub_and0000_sub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  textDrawComponent/Msub_and0000_sub0000_cy<0> (textDrawComponent/Msub_and0000_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<1> (textDrawComponent/Msub_and0000_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<2> (textDrawComponent/Msub_and0000_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<3> (textDrawComponent/Msub_and0000_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<4> (textDrawComponent/Msub_and0000_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<5> (textDrawComponent/Msub_and0000_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<6> (textDrawComponent/Msub_and0000_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<7> (textDrawComponent/Msub_and0000_sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<8> (textDrawComponent/Msub_and0000_sub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<9> (textDrawComponent/Msub_and0000_sub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<10> (textDrawComponent/Msub_and0000_sub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<11> (textDrawComponent/Msub_and0000_sub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<12> (textDrawComponent/Msub_and0000_sub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<13> (textDrawComponent/Msub_and0000_sub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<14> (textDrawComponent/Msub_and0000_sub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<15> (textDrawComponent/Msub_and0000_sub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<16> (textDrawComponent/Msub_and0000_sub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<17> (textDrawComponent/Msub_and0000_sub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<18> (textDrawComponent/Msub_and0000_sub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<19> (textDrawComponent/Msub_and0000_sub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<20> (textDrawComponent/Msub_and0000_sub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<21> (textDrawComponent/Msub_and0000_sub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<22> (textDrawComponent/Msub_and0000_sub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<23> (textDrawComponent/Msub_and0000_sub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<24> (textDrawComponent/Msub_and0000_sub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<25> (textDrawComponent/Msub_and0000_sub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<26> (textDrawComponent/Msub_and0000_sub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  textDrawComponent/Msub_and0000_sub0000_cy<27> (textDrawComponent/Msub_and0000_sub0000_cy<27>)
     XORCY:CI->O           1   0.804   0.595  textDrawComponent/Msub_and0000_sub0000_xor<28> (textDrawComponent/and0000_sub0000<28>)
     LUT3:I0->O            1   0.704   0.000  textDrawComponent/Mcompar_currCharacter_cmp_lt0000_lut<9> (textDrawComponent/Mcompar_currCharacter_cmp_lt0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  textDrawComponent/Mcompar_currCharacter_cmp_lt0000_cy<9> (textDrawComponent/Mcompar_currCharacter_cmp_lt0000_cy<9>)
     MUXCY:CI->O          42   0.459   1.269  textDrawComponent/Mcompar_currCharacter_cmp_lt0000_cy<10> (textDrawComponent/Mcompar_currCharacter_cmp_lt0000_cy<10>)
     LUT4:I3->O           32   0.704   1.262  textDrawComponent/currCharacter_not0002 (textDrawComponent/currCharacter_not0002)
     FDE:CE                    0.555          textDrawComponent/currCharacter_0
    ----------------------------------------
    Total                     11.164ns (7.042ns logic, 4.122ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 24
-------------------------------------------------------------------------
Offset:              4.748ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       vCounter_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to vCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.712  reset_IBUF (reset_IBUF)
     LUT4:I3->O            1   0.704   0.000  vCounter_or0000591 (vCounter_or000059)
     MUXF5:I1->O          10   0.321   0.882  vCounter_or000059_f5 (vCounter_or0000)
     FDRE:R                    0.911          vCounter_0
    ----------------------------------------
    Total                      4.748ns (3.154ns logic, 1.594ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            Green_0 (FF)
  Destination:       Blue<2> (PAD)
  Source Clock:      clk rising

  Data Path: Green_0 to Blue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.757  Green_0 (Green_0)
     OBUF:I->O                 3.272          Blue_1_OBUF (Blue<1>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 106.00 secs
Total CPU time to Xst completion: 105.99 secs
 
--> 

Total memory usage is 349832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    9 (   0 filtered)

