w 0xfffffff8,0x00000000 #Ignore if suspend mode
#acpu PLL setting
w 9800010c,0x9697600
m 98000110,fffffff8,3
w 0xfffffffc,0x00000000#Ignore if suspend mode end

#reset DCPHY
m 98000010,3fffffff,c0000000
m 98000010,3fffffff,00000000
#release DC_PHY reset
m 98000000,feffffff,01000000
#rstn_dcu
m 98000054,fffffffd,00000002


#Should be after PLL set as real chip
w 98000050,8001#release dpi/disp crt rstn
#w 98000050,9#release PLLDDR LDO rstn
#w 98000050,19#release dpi ssc rstn
#w 98000050,1f#release dpi ptr rstn and alert rx rstn
#turn on clock
m 98000010,3fffffff,c0000000

w 9800e08c,9
w 9800e08c,b
w 9800e08c,3
w 9800e08c,f

#DCPHY0
w 9800e008,b0080000#PLLDDR clock output disable
w 9800e018,5d5066c5
#DDR_TYPE_LPDDR4
w 9800e010,1b1b001b#DDRPLL phase select
w 9800e014,00001b1b
w 9800e098,0b000000
w 9800e088,00002222

w 9800e024,04000400#frequency
w 9800e080,33333333#0.5T adj
w 9800e028,04002423#frequency
w 9800e004,1fff1fff#DDRPLL OE

w 9800e030,33052807#DCC
w 9800e034,33052807
w 9800e038,33052807
w 9800e03c,33052807
w 9800e040,33052807
w 9800e044,33052807
w 9800e048,33052807
w 9800e04c,33052807
w 9800e050,33052807
w 9800e054,33052807
w 9800e058,33052807

#DCPHY0
w 9800e028,00002423#oc_en toggle
w 9800e01c,8#oc init
w 9800e000,0300c231#DDR pin mux setting
w 98000128,7#enable DISP SD A PLL power on & release RSTB
w 98000560,d#CLK_PLLDDSA  trun on OC_EN & release RSTB
n 10000

w 9800e008,b00f8000#PLLDDR OE
w 9800e008,800f8000#PLLDDR OE
w 9800e210,3fffffff
w 9800e528,003fff07

w 98000128,3#enable DISP SD A PLL OEB

#adjust dqs_en DDR_TYPE_LPDDR4
w 9800e244,6
w 9800e248,6
w 9800e24c,6
w 9800e250,6
w 9800e254,00010004#rd_fifo en adjust

w 9800e6c0,08080808
w 9800e6c4,08080808
w 9800e6c8,08080808
w 9800e6cc,08080808

w 9800e730,08080808
w 9800e734,08080808
w 9800e738,08080808
w 9800e73c,08080808

w 9800e740,08080808
w 9800e744,08080808
w 9800e748,08080808
w 9800e74c,08080808

w 9800e750,08080808
w 9800e754,08080808
w 9800e758,08080808
w 9800e75c,08080808

w 9800e760,08080808
w 9800e764,08080808
w 9800e768,08080808
w 9800e76c,08080808

w 9800e770,08080808
w 9800e774,08080808
w 9800e778,08080808
w 9800e77c,08080808

w 9800e31c,c#update set

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 98007f08,f#DDR_IO_CTRL
w 0xfffffffc,0x00000000#Ignore if suspend mode end

#DCPHY0
w 9800e000,00000243
w 9800ea24,000000a3
w 9800ea30,04000000
w 9800e804,4000022c
w 9800e808,00705210#MC <-> DPI latency

w 9800e840,00000030#MR3
w 9800e83c,0000001b#MR2
w 9800e838,00000034#MR1
#w 9800e834,00000124#MR0
w 9800e318,80002030
w 9800e830,00020186#rxi310 set

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 9800e810,31002360#refresh normal
w 0xfffffffc,0x00000000#Ignore if suspend mode end

w 0xfffffff0,0x00000000 #Ignore if normal mode
w 9800e810,31002360#refresh resume
w 0xfffffff4,0x00000000 #Ignore if normal mode end

w 9800e814,0e90b78a#tRP tRAS tWR tRTP
w 9800e818,16dd6a16#tFAW tRTW tWTR tCCD tRCD tRC tRRD
w 9800e81c,00000082#tMRD
w 9800e820,00002002#CR_TPR3
w 9800e80c,00000700#BIST+MEM set idle

#DCPHY1
w 9800fa24,000000a3
w 9800fa30,0400000
w 9800f804,4000022c
w 9800f808,00705210#MC <-> DPI latency

w 9800f840,00000030#MR3
w 9800f83c,0000001b#MR2
w 9800f838,00000034#MR1
#w 9800e834,00000124#MR0
w 9800f830,00020186#rxi310 set

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 9800f810,31002360#refresh normal
w 0xfffffffc,0x00000000#Ignore if suspend mode end

w 0xfffffff0,0x00000000 #Ignore if normal mode
w 9800f810,31002360#refresh resume
w 0xfffffff4,0x00000000 #Ignore if normal mode end

w 9800f814,0e90b78a#tRP tRAS tWR tRTP
w 9800f818,16dd6a16#tFAW tRTW tWTR tCCD tRCD tRC tRRD
w 9800f81c,00000082#tMRD
w 9800f820,00002002#CR_TPR3
w 9800f80c,00000700#BIST+MEM set idle

w 0xfffffff0,0x00000000 #Ignore if normal mode


m 98000000,ffffffff,10000000 #rstn_ae
m 98000004,ffffffff,00000001 #rstn_acpu
m 98000010,ffffffff,00000010 #clk_en_acpu

#w 98000328,00000008
#w 98000320,0000dde1
#w 98000328,0000000c

#p 98000324,ffffffff,0000ace2
#w 98000328,00000008
#w 98000320,0000dde2
#w 98000328,0000000c
#p 98000324,ffffffff,0000dde2

#DCU clean reset
m 9800000c,fffbffff,00040000
m 9800000c,fffbffff,00000000
m 98000000,ff7fffff,00800000
m 9800000c,fffbffff,00040000

w 9800e800,80000000#skip initial
w 9800f800,80000000#skip initial
n 1000
w 98007f08,f#DDR_IO_CTRL

w 9800e808,00000010 #dynamic CKE
w 9800e80c,00000600 #set normal access mode

w 9800f808,00000010 #dynamic CKE
w 9800f80c,00000600 #set normal access mod

w 98008004,03420010#DC_SYS_MISC

#set scpu_boot_info=0xace7
w 98000328,00000008
w 98000320,0000ace7
w 98000328,0000000c
w 0xfffffff4,0x00000000 #Ignore if normal mode end

w 0xfffffff8,0x00000000 #Ignore if suspend mode
w 9800e800,1#initial
p 9800e800,00000001,00000001 #polling bit0=1
w 9800e80c,00000600#MEM set active

w 9800f800,1#initial
p 9800f800,00000001,00000001 #polling bit0=1
w 9800f80c,00000600#MEM set activ

#DCU clean reset
m 9800000c,fffbffff,00040000
m 9800000c,fffbffff,00000000
m 98000000,ff7fffff,00800000
m 9800000c,fffbffff,00040000

#init DCU
w 98008004,03420010#DC_SYS_MISC
w 98008740,00000000#DC_SECURE_MISC

#adjust nf speed
w 9801f23c,00000000
w 9801f238,00000003
w 9801f234,00000000
w 0xfffffffc,0x00000000 #Ignore if suspend mode end
