# ğŸ“‹ AES-256 Encryption Core - FPGA Specification

**Author:** Nguyá»…n Äá»©c Tháº¡o  
**Date:** 2025-10-16  
**Version:** 1.0  
**Standard:** FIPS-197 (Advanced Encryption Standard)

---

## ğŸ¯ Requirement of AES-256 Encryption Core

âœ… Block size is 128 bits (16 bytes)  
âœ… Key size is 256 bits (32 bytes)  
âœ… Number of rounds is 14  
âœ… Support both Encryption and Decryption  
âœ… Key expansion generates 15 round keys (240 bytes total)  
âœ… Implement 4 transformations: SubBytes, ShiftRows, MixColumns, AddRoundKey  
âœ… Final round does NOT include MixColumns transformation  
âœ… Support block mode (fixed 128-bit input/output)  
âœ… TuÃ¢n thá»§ chuáº©n FIPS-197 Appendix C.3 test vectors  

---

## ï¿½ Complete I/O Summary

### Total Interface: 9 Ports

#### Control & Clock Signals (3 ports)
| Port | Type | Width | Description |
|------|------|-------|-------------|
| clk | Input | 1 | System clock |
| rst_n | Input | 1 | Active-low reset |
| start_i | Input | 1 | Start processing (pulse) |

#### Configuration (1 port)
| Port | Type | Width | Description |
|------|------|-------|-------------|
| mode_i | Input | 1 | 0=Encrypt, 1=Decrypt |

#### Data Input (2 ports)
| Port | Type | Width | Description |
|------|------|-------|-------------|
| plaintext_i | Input | 128 | Data input (plaintext for encrypt, ciphertext for decrypt) |
| key_i | Input | 256 | 256-bit key (same for both modes) |

#### Data Output (1 port)
| Port | Type | Width | Description |
|------|------|-------|-------------|
| ciphertext_o | Output | 128 | Data output (ciphertext for encrypt, plaintext for decrypt) |

#### Status Signals (2 ports)
| Port | Type | Width | Description |
|------|------|-------|-------------|
| valid_o | Output | 1 | Output data valid |
| busy_o | Output | 1 | Core is processing |

### Data Flow by Mode

```
ENCRYPTION MODE (mode_i = 0):
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
Input:  plaintext_i[127:0]  = Original plaintext (e.g., "Hello World")
        key_i[255:0]        = 256-bit encryption key
Output: ciphertext_o[127:0] = Encrypted ciphertext (scrambled data)
        valid_o             = 1 (when done)
        busy_o              = 1 (during processing)

DECRYPTION MODE (mode_i = 1):
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
Input:  plaintext_i[127:0]  = Encrypted ciphertext (scrambled data)
        key_i[255:0]        = Same 256-bit key used in encryption
Output: ciphertext_o[127:0] = Recovered plaintext (e.g., "Hello World")
        valid_o             = 1 (when done)
        busy_o              = 1 (during processing)
```

**âš ï¸ Critical Design Notes:**
1. **Port Reuse**: `plaintext_i` and `ciphertext_o` serve dual purposes
2. **Same Key**: Encryption and decryption use identical key
3. **Same Key Expansion**: Key schedule is identical for both modes
4. **Different Operations**: Encryption uses forward transforms, decryption uses inverse transforms
5. **Different Order**: Encryption applies round keys 0â†’14, decryption applies 14â†’0

---

## ï¿½ğŸ“Š Block Diagrams

### Overall System Diagram

```
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
                        AES-256 ENCRYPTION/DECRYPTION CORE
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

                         INPUTS (6 signals)
                         â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

                    plaintext_i[127:0]
                    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                    â€¢ 128-bit data input
                    â€¢ Mode 0: Original plaintext
                    â€¢ Mode 1: Encrypted ciphertext
                           â”‚
                           â”‚
                           â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚                                           â”‚
key_i      â”‚                                           â”‚      ciphertext_o
[255:0] â”€â”€â†’â”‚                                           â”‚â”€â”€â†’   [127:0]
           â”‚                                           â”‚      â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
256-bit    â”‚                                           â”‚      â€¢ 128-bit output
Key        â”‚           AES-256 CORE                    â”‚      â€¢ Mode 0: Ciphertext
           â”‚                                           â”‚      â€¢ Mode 1: Plaintext
           â”‚                                           â”‚
           â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
start_i â”€â”€â†’â”‚   â”‚  â€¢ Key Expansion (15 keys)      â”‚    â”‚â”€â”€â†’   valid_o
           â”‚   â”‚  â€¢ 14 Round Transformations     â”‚    â”‚      â”€â”€â”€â”€â”€â”€â”€â”€
Start      â”‚   â”‚  â€¢ SubBytes / InvSubBytes       â”‚    â”‚      Output Valid
Trigger    â”‚   â”‚  â€¢ ShiftRows / InvShiftRows     â”‚    â”‚      (High when ready)
(Pulse)    â”‚   â”‚  â€¢ MixColumns / InvMixColumns   â”‚    â”‚
           â”‚   â”‚  â€¢ AddRoundKey                  â”‚    â”‚
           â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
mode_i â”€â”€â”€â†’â”‚                                           â”‚â”€â”€â†’   busy_o
           â”‚   Mode Select:                            â”‚      â”€â”€â”€â”€â”€â”€â”€â”€
0=Encrypt  â”‚   â€¢ 0: Encryption path                   â”‚      Processing Status
1=Decrypt  â”‚   â€¢ 1: Decryption path                   â”‚      (High during work)
           â”‚                                           â”‚
           â”‚                                           â”‚
clk â”€â”€â”€â”€â”€â”€â†’â”‚   Clock & Control:                       â”‚
           â”‚   â€¢ Positive edge triggered              â”‚
System     â”‚   â€¢ Synchronous operations               â”‚
Clock      â”‚                                           â”‚
           â”‚                                           â”‚
rst_n â”€â”€â”€â”€â”€â†’â”‚   Reset:                                 â”‚
           â”‚   â€¢ Active LOW                           â”‚
Active-Low â”‚   â€¢ Asynchronous reset                   â”‚
Reset      â”‚                                           â”‚
           â”‚                                           â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

                         OUTPUTS (3 signals)
                         â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•


â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
                              SIGNAL DETAILS
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ INPUTS (6 ports)                                                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                             â”‚
â”‚ 1. plaintext_i[127:0]                                                       â”‚
â”‚    â”œâ”€ Type: Input, 128 bits                                                â”‚
â”‚    â”œâ”€ Purpose: Data input (dual function)                                  â”‚
â”‚    â”œâ”€ Encryption mode: Original plaintext data                             â”‚
â”‚    â””â”€ Decryption mode: Encrypted ciphertext data                           â”‚
â”‚                                                                             â”‚
â”‚ 2. key_i[255:0]                                                             â”‚
â”‚    â”œâ”€ Type: Input, 256 bits                                                â”‚
â”‚    â”œâ”€ Purpose: Master encryption/decryption key                            â”‚
â”‚    â”œâ”€ Same key used for both encryption and decryption                     â”‚
â”‚    â””â”€ Expands to 15 round keys (240 bytes total)                           â”‚
â”‚                                                                             â”‚
â”‚ 3. start_i                                                                  â”‚
â”‚    â”œâ”€ Type: Input, 1 bit (control signal)                                  â”‚
â”‚    â”œâ”€ Purpose: Start trigger                                               â”‚
â”‚    â”œâ”€ Active: Positive edge                                                â”‚
â”‚    â””â”€ Triggers encryption or decryption process                            â”‚
â”‚                                                                             â”‚
â”‚ 4. mode_i                                                                   â”‚
â”‚    â”œâ”€ Type: Input, 1 bit (configuration)                                   â”‚
â”‚    â”œâ”€ Purpose: Operation mode selection                                    â”‚
â”‚    â”œâ”€ Value 0: Encryption mode                                             â”‚
â”‚    â””â”€ Value 1: Decryption mode                                             â”‚
â”‚                                                                             â”‚
â”‚ 5. clk                                                                      â”‚
â”‚    â”œâ”€ Type: Input, 1 bit (clock)                                           â”‚
â”‚    â”œâ”€ Purpose: System clock signal                                         â”‚
â”‚    â”œâ”€ Active: Positive edge                                                â”‚
â”‚    â””â”€ Target frequency: â‰¥ 100 MHz                                          â”‚
â”‚                                                                             â”‚
â”‚ 6. rst_n                                                                    â”‚
â”‚    â”œâ”€ Type: Input, 1 bit (reset)                                           â”‚
â”‚    â”œâ”€ Purpose: System reset                                                â”‚
â”‚    â”œâ”€ Active: LOW (0)                                                      â”‚
â”‚    â””â”€ Type: Asynchronous reset                                             â”‚
â”‚                                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ OUTPUTS (3 ports)                                                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                             â”‚
â”‚ 1. ciphertext_o[127:0]                                                      â”‚
â”‚    â”œâ”€ Type: Output, 128 bits                                               â”‚
â”‚    â”œâ”€ Purpose: Data output (dual function)                                 â”‚
â”‚    â”œâ”€ Encryption mode: Encrypted ciphertext                                â”‚
â”‚    â””â”€ Decryption mode: Recovered plaintext                                 â”‚
â”‚                                                                             â”‚
â”‚ 2. valid_o                                                                  â”‚
â”‚    â”œâ”€ Type: Output, 1 bit (status signal)                                  â”‚
â”‚    â”œâ”€ Purpose: Output data valid indicator                                 â”‚
â”‚    â”œâ”€ High (1): Output data is ready and valid                             â”‚
â”‚    â””â”€ Low (0): Output data not ready                                       â”‚
â”‚                                                                             â”‚
â”‚ 3. busy_o                                                                   â”‚
â”‚    â”œâ”€ Type: Output, 1 bit (status signal)                                  â”‚
â”‚    â”œâ”€ Purpose: Processing status indicator                                 â”‚
â”‚    â”œâ”€ High (1): Core is busy processing                                    â”‚
â”‚    â””â”€ Low (0): Core is idle, ready for new input                           â”‚
â”‚                                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜


â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
                          OPERATION MODES DETAIL
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ MODE 0: ENCRYPTION (mode_i = 0)                                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                             â”‚
â”‚  INPUT SIGNALS:                                                             â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                             â”‚
â”‚  plaintext_i[127:0]  = Original plaintext (e.g., "Hello World......")      â”‚
â”‚  key_i[255:0]        = 256-bit encryption key                              â”‚
â”‚  start_i             = 1 (pulse to start)                                  â”‚
â”‚  mode_i              = 0 (encryption mode)                                 â”‚
â”‚  clk                 = System clock                                        â”‚
â”‚  rst_n               = 1 (not in reset)                                    â”‚
â”‚                                                                             â”‚
â”‚  INTERNAL PROCESS:                                                          â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                          â”‚
â”‚  1. Key Expansion: key_i[255:0] â†’ 15 round keys                           â”‚
â”‚  2. Round 0: AddRoundKey(plaintext, RoundKey[0])                           â”‚
â”‚  3. Rounds 1-13: SubBytes â†’ ShiftRows â†’ MixColumns â†’ AddRoundKey          â”‚
â”‚  4. Round 14: SubBytes â†’ ShiftRows â†’ AddRoundKey (NO MixColumns)          â”‚
â”‚                                                                             â”‚
â”‚  OUTPUT SIGNALS:                                                            â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                            â”‚
â”‚  ciphertext_o[127:0] = Encrypted ciphertext (scrambled data)               â”‚
â”‚  valid_o             = 1 (when encryption complete)                        â”‚
â”‚  busy_o              = 1 (during processing), 0 (when done)                â”‚
â”‚                                                                             â”‚
â”‚  TIMING:                                                                    â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€                                                                    â”‚
â”‚  Latency: ~20-50 clock cycles (depends on implementation)                  â”‚
â”‚                                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ MODE 1: DECRYPTION (mode_i = 1)                                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                             â”‚
â”‚  INPUT SIGNALS:                                                             â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                             â”‚
â”‚  plaintext_i[127:0]  = Encrypted ciphertext (scrambled data)               â”‚
â”‚                        âš ï¸  NOTE: Uses same port, but different data        â”‚
â”‚  key_i[255:0]        = Same 256-bit key used in encryption                 â”‚
â”‚  start_i             = 1 (pulse to start)                                  â”‚
â”‚  mode_i              = 1 (decryption mode)                                 â”‚
â”‚  clk                 = System clock                                        â”‚
â”‚  rst_n               = 1 (not in reset)                                    â”‚
â”‚                                                                             â”‚
â”‚  INTERNAL PROCESS:                                                          â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                          â”‚
â”‚  1. Key Expansion: key_i[255:0] â†’ 15 round keys (same as encryption)      â”‚
â”‚  2. Round 14: AddRoundKey(ciphertext, RoundKey[14])                        â”‚
â”‚  3. Rounds 13-1: InvShiftRows â†’ InvSubBytes â†’ AddRoundKey â†’ InvMixColumns â”‚
â”‚  4. Round 0: InvShiftRows â†’ InvSubBytes â†’ AddRoundKey (NO InvMixColumns)  â”‚
â”‚                                                                             â”‚
â”‚  OUTPUT SIGNALS:                                                            â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                            â”‚
â”‚  ciphertext_o[127:0] = Recovered plaintext (e.g., "Hello World......")     â”‚
â”‚                        âš ï¸  NOTE: Uses same port, but different data        â”‚
â”‚  valid_o             = 1 (when decryption complete)                        â”‚
â”‚  busy_o              = 1 (during processing), 0 (when done)                â”‚
â”‚                                                                             â”‚
â”‚  TIMING:                                                                    â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€                                                                    â”‚
â”‚  Latency: ~20-50 clock cycles (depends on implementation)                  â”‚
â”‚                                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜


â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
                       PORT REUSE ARCHITECTURE
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

                    WHY PORT REUSE?
                    â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    â€¢ Hardware optimization: Reduce pin count
    â€¢ FPGA efficiency: Share same data buses
    â€¢ Interface simplicity: Single unified interface
    â€¢ Area saving: Minimize routing resources

    ENCRYPTION FLOW:
    â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    
    plaintext_i[127:0] â”€â”€â”€â”€â”
    (Real Plaintext)       â”‚
                          â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    key_i[255:0] â”€â”€â†’â”‚ AES-256  â”‚
    mode_i = 0   â”€â”€â†’â”‚   CORE   â”‚
    start_i = 1  â”€â”€â†’â”‚          â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â”‚
                          â–¼
    ciphertext_o[127:0] â”€â”€â”˜
    (Real Ciphertext)


    DECRYPTION FLOW:
    â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    
    plaintext_i[127:0] â”€â”€â”€â”€â”
    (Ciphertext Input)     â”‚  âš ï¸ SAME PORT, DIFFERENT DATA
                          â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    key_i[255:0] â”€â”€â†’â”‚ AES-256  â”‚
    mode_i = 1   â”€â”€â†’â”‚   CORE   â”‚  (Inverse operations)
    start_i = 1  â”€â”€â†’â”‚          â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â”‚
                          â–¼
    ciphertext_o[127:0] â”€â”€â”˜
    (Plaintext Output)         âš ï¸ SAME PORT, DIFFERENT DATA


â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
                            COMPLETE I/O SUMMARY
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

TOTAL: 9 PORTS (6 Inputs + 3 Outputs)

âœ… DATA PATHS:
   â€¢ Input data bus: 128 bits (plaintext_i)
   â€¢ Output data bus: 128 bits (ciphertext_o)
   â€¢ Key input: 256 bits (key_i)

âœ… CONTROL SIGNALS:
   â€¢ Start trigger: 1 bit (start_i)
   â€¢ Mode select: 1 bit (mode_i)

âœ… TIMING SIGNALS:
   â€¢ Clock: 1 bit (clk)
   â€¢ Reset: 1 bit (rst_n)

âœ… STATUS SIGNALS:
   â€¢ Valid indicator: 1 bit (valid_o)
   â€¢ Busy indicator: 1 bit (busy_o)

TOTAL BIT WIDTH: 128 + 256 + 128 + 5 control/status = 517 bits
```

---

## ğŸ”§ Parameters

| No | Name | Value | Description |
|----|------|-------|-------------|
| 1 | P_CLK_FREQ | 100_000_000 | The frequency of clock signal = 100 MHz (default) |
| 2 | P_DATA_WIDTH | 128 | Data block width = 128 bits (plaintext/ciphertext) |
| 3 | P_KEY_WIDTH | 256 | Master key width = 256 bits (AES-256) |
| 4 | P_NUM_ROUNDS | 14 | Number of encryption/decryption rounds |
| 5 | P_NUM_ROUND_KEYS | 15 | Total round keys = rounds + 1 |
| 6 | P_ROUND_KEY_WIDTH | 128 | Each round key width = 128 bits |
| 7 | P_KEY_WORDS | 60 | Total key expansion words (w[0] to w[59]) |
| 8 | P_STATE_SIZE | 16 | State matrix size = 16 bytes (4Ã—4 matrix) |
| 9 | P_SBOX_SIZE | 256 | S-box lookup table size = 256 entries |
| 10 | P_RCON_SIZE | 14 | Round constant table size for key expansion |

---

## ğŸ”Œ Interface Specification

### Interface Table

| Port Name | I/O | Bitwidth | Clock domain | Active type | Active level | Description |
|-----------|-----|----------|--------------|-------------|--------------|-------------|
| clk | I | 1 | - | Edge | Positive Edge | System clock signal for synchronous operations |
| rst_n | I | 1 | - | Level | Low | Asynchronous reset signal (active low) |
| plaintext_i | I | 128 | clk | Level | High | 128-bit data input. **Encryption mode**: original plaintext data. **Decryption mode**: encrypted ciphertext data |
| key_i | I | 256 | clk | Level | High | 256-bit master key for encryption/decryption. Same key used for both modes |
| start_i | I | 1 | clk | Edge | Positive Edge | Start signal. The positive edge of this signal will trigger the encryption or decryption process |
| mode_i | I | 1 | clk | Level | High | Operation mode selection. **0 = Encryption mode**, **1 = Decryption mode** |
| ciphertext_o | O | 128 | clk | Level | High | 128-bit data output. **Encryption mode**: encrypted ciphertext. **Decryption mode**: recovered plaintext |
| valid_o | O | 1 | clk | Level | High | Output valid signal. High indicates the output data is ready and valid |
| busy_o | O | 1 | clk | Level | High | Busy status signal. High indicates the core is processing. Low indicates ready for new input |

---

## ğŸ”‘ Key Expansion Module

```
                    key_i[255:0]
                    (32 bytes)
                         â”‚
                         â–¼
                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â”‚                â”‚
                â”‚  Key Expansion â”‚
                â”‚     Module     â”‚
                â”‚                â”‚
                â”‚  8 words       â”‚
                â”‚    â†“           â”‚
                â”‚  60 words      â”‚
                â”‚                â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
                         â–¼
              round_keys[239:0]
              (15 keys Ã— 16 bytes)
              
              RoundKey[0]:  w[0..3]   (16 bytes)
              RoundKey[1]:  w[4..7]   (16 bytes)
              RoundKey[2]:  w[8..11]  (16 bytes)
              ...
              RoundKey[14]: w[56..59] (16 bytes)
```

**Algorithm Details:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ i % 8 == 0:                                 â”‚
â”‚   temp = RotWord(w[i-1])                    â”‚
â”‚   temp = SubWord(temp)                      â”‚
â”‚   temp = temp âŠ• Rcon[i/8]                   â”‚
â”‚   w[i] = w[i-8] âŠ• temp                      â”‚
â”‚                                             â”‚
â”‚ i % 8 == 4: (AES-256 SPECIAL)               â”‚
â”‚   temp = SubWord(w[i-1])  // NO RotWord    â”‚
â”‚   w[i] = w[i-8] âŠ• temp                      â”‚
â”‚                                             â”‚
â”‚ Otherwise:                                  â”‚
â”‚   w[i] = w[i-1] âŠ• w[i-8]                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### Module 2: Encryption Core

```
        plaintext_i[127:0]          round_keys[239:0]
        (16 bytes)                  (from Key Expansion)
              â”‚                              â”‚
              â–¼                              â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚                                       â”‚
      â”‚         ENCRYPTION CORE               â”‚
      â”‚                                       â”‚
      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
      â”‚  â”‚  Round 0                    â”‚     â”‚
      â”‚  â”‚  AddRoundKey(RK[0])         â”‚     â”‚
      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
      â”‚             â–¼                         â”‚
      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
      â”‚  â”‚  Rounds 1-13 (Ã—13)          â”‚     â”‚
      â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚     â”‚
      â”‚  â”‚  â”‚ SubBytes        â”‚        â”‚     â”‚
      â”‚  â”‚  â”‚ ShiftRows       â”‚        â”‚     â”‚
      â”‚  â”‚  â”‚ MixColumns      â”‚        â”‚     â”‚
      â”‚  â”‚  â”‚ AddRoundKey(RK) â”‚        â”‚     â”‚
      â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚     â”‚
      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
      â”‚             â–¼                         â”‚
      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
      â”‚  â”‚  Round 14 (Final)           â”‚     â”‚
      â”‚  â”‚  SubBytes                   â”‚     â”‚
      â”‚  â”‚  ShiftRows                  â”‚     â”‚
      â”‚  â”‚  AddRoundKey(RK[14])        â”‚     â”‚
      â”‚  â”‚  âŒ NO MixColumns            â”‚     â”‚
      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
      â”‚             â–¼                         â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â–¼
            ciphertext_o[127:0]
            (16 bytes)
```

**Transformations Used:**
- âœ… SubBytes (S-box)
- âœ… ShiftRows (Left shift)
- âœ… MixColumns (GF(2^8) matrix)
- âœ… AddRoundKey (XOR)

---

### Module 3: Decryption Core

```
        ciphertext_i[127:0]         round_keys[239:0]
        (16 bytes)                  (from Key Expansion)
              â”‚                              â”‚
              â–¼                              â–¼
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚                                       â”‚
      â”‚         DECRYPTION CORE               â”‚
      â”‚                                       â”‚
      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
      â”‚  â”‚  Round 14 (Initial)         â”‚     â”‚
      â”‚  â”‚  AddRoundKey(RK[14])        â”‚     â”‚
      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
      â”‚             â–¼                         â”‚
      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
      â”‚  â”‚  Rounds 13-1 (Ã—13)          â”‚     â”‚
      â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚     â”‚
      â”‚  â”‚  â”‚ InvShiftRows    â”‚        â”‚     â”‚
      â”‚  â”‚  â”‚ InvSubBytes     â”‚        â”‚     â”‚
      â”‚  â”‚  â”‚ AddRoundKey(RK) â”‚        â”‚     â”‚
      â”‚  â”‚  â”‚ InvMixColumns   â”‚        â”‚     â”‚
      â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚     â”‚
      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
      â”‚             â–¼                         â”‚
      â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
      â”‚  â”‚  Round 0 (Final)            â”‚     â”‚
      â”‚  â”‚  InvShiftRows               â”‚     â”‚
      â”‚  â”‚  InvSubBytes                â”‚     â”‚
      â”‚  â”‚  AddRoundKey(RK[0])         â”‚     â”‚
      â”‚  â”‚  âŒ NO InvMixColumns         â”‚     â”‚
      â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
      â”‚             â–¼                         â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â–¼
            plaintext_o[127:0]
            (16 bytes - recovered)
```

**Inverse Transformations Used:**
- âœ… InvSubBytes (Inverse S-box)
- âœ… InvShiftRows (Right shift)
- âœ… InvMixColumns (Inverse GF(2^8) matrix)
- âœ… AddRoundKey (XOR - same as encryption)

---

### Complete System Integration

```
                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                     â”‚                                      â”‚
    key_i[255:0] â”€â”€â”€â”€â”¤   Key Expansion Module               â”‚
                     â”‚   (Generate 15 Round Keys)           â”‚
                     â”‚   Same for both Encrypt & Decrypt    â”‚
                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                   â”‚
                          round_keys[239:0]
                          (15 keys Ã— 128 bits)
                                   â”‚
                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                     â”‚                              â”‚
                     â–¼                              â–¼
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚  Encryption Core  â”‚        â”‚  Decryption Core  â”‚
         â”‚   (mode_i = 0)    â”‚        â”‚   (mode_i = 1)    â”‚
         â”‚                   â”‚        â”‚                   â”‚
plaintextâ”‚  14 Rounds        â”‚        â”‚  14 Rounds        â”‚ciphertext
  [127:0]â”‚  RK[0]â†’RK[14]     â”‚        â”‚  RK[14]â†’RK[0]     â”‚[127:0]
    â”€â”€â”€â”€â–¶â”‚  (Forward order)  â”‚        â”‚  (Reverse order)  â”‚â—€â”€â”€â”€â”€
         â”‚                   â”‚        â”‚                   â”‚
         â”‚  SubBytes         â”‚        â”‚  InvSubBytes      â”‚
         â”‚  ShiftRows        â”‚        â”‚  InvShiftRows     â”‚
         â”‚  MixColumns       â”‚        â”‚  InvMixColumns    â”‚
         â”‚  AddRoundKey      â”‚        â”‚  AddRoundKey      â”‚
         â”‚                   â”‚        â”‚                   â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚                            â”‚
                   â–¼                            â–¼
            ciphertext_o[127:0]          ciphertext_o[127:0]
            (Encrypted output)           (Recovered plaintext)


    ğŸ”„ PORT REUSE MAPPING:
    â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
    
    ENCRYPTION (mode_i = 0):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ plaintext_i     â”‚  â”€â”€â”€â”€â”€â†’ â”‚ ciphertext_o        â”‚
    â”‚ (Real plaintext)â”‚   AES   â”‚ (Real ciphertext)   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    
    DECRYPTION (mode_i = 1):
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ plaintext_i     â”‚  â”€â”€â”€â”€â”€â†’ â”‚ ciphertext_o        â”‚
    â”‚ (Ciphertext in) â”‚ AESâ»Â¹   â”‚ (Plaintext out)     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”§ Parameters

| No | Name | Bitwidth | Description |
|----|------|----------|-------------|
| 1 | P_CLK_FREQ | 32 | The frequency of clock signal (Hz) |
| 2 | P_DATA_WIDTH | 32 | Data width = 128 bits |
| 3 | P_KEY_WIDTH | 32 | Key width = 256 bits |
| 4 | P_NUM_ROUNDS | 32 | Number of rounds = 14 |

---

## ğŸ”Œ Interface Specification

### Main Interface

| Port Name | I/O | Bitwidth | Clock domain | Active type | Active level | Description |
|-----------|-----|----------|--------------|-------------|--------------|-------------|
| clk | I | 1 | - | Edge | Positive Edge | System clock signal |
| rst_n | I | 1 | - | Level | Low | Asynchronous reset (active low) |
| plaintext_i | I | 128 | clk | Level | High | 128-bit input data. **Encryption mode**: plaintext input. **Decryption mode**: ciphertext input |
| key_i | I | 256 | clk | Level | High | 256-bit encryption/decryption key (same key for both modes) |
| start_i | I | 1 | clk | Edge | Positive Edge | Start signal. Positive edge triggers encryption or decryption process |
| mode_i | I | 1 | clk | Level | High | Operation mode: **0 = Encryption**, **1 = Decryption** |
| ciphertext_o | O | 128 | clk | Level | High | 128-bit output data. **Encryption mode**: ciphertext output. **Decryption mode**: recovered plaintext output |
| valid_o | O | 1 | clk | Level | High | Output valid signal. High when output data is ready and valid |
| busy_o | O | 1 | clk | Level | High | Busy signal. High when core is processing. Low when ready for new input |

### ğŸ“Œ I/O Port Mapping Summary

| Mode | Input Port | Input Type | Output Port | Output Type |
|------|------------|------------|-------------|-------------|
| **Encryption** (mode_i=0) | plaintext_i[127:0] | Original Plaintext | ciphertext_o[127:0] | Encrypted Ciphertext |
| **Decryption** (mode_i=1) | plaintext_i[127:0] | Encrypted Ciphertext | ciphertext_o[127:0] | Recovered Plaintext |

**âš ï¸ Important Notes:**
- Both modes use the **same physical ports** (plaintext_i and ciphertext_o)
- Port naming reflects encryption mode convention
- Hardware implementation: Use `mode_i` to control datapath multiplexing
- The `key_i[255:0]` is the **same key** for both encryption and decryption
- Key expansion process is **identical** for both modes
- Only the **round key usage order** differs (forward vs reverse)

---

## ğŸ“ Detailed Function Description

### 1. Encryption Mode (mode_i = 0)

**Input:**
- `plaintext_i[127:0]`: 128-bit plaintext (original data to encrypt)
- `key_i[255:0]`: 256-bit encryption key

**Process:**
```
Round 0:    AddRoundKey(State, RoundKey[0])

Rounds 1-13:
    - SubBytes(State)
    - ShiftRows(State)
    - MixColumns(State)
    - AddRoundKey(State, RoundKey[i])

Round 14 (Final):
    - SubBytes(State)
    - ShiftRows(State)
    - AddRoundKey(State, RoundKey[14])
    âŒ NO MixColumns
```

**Output:**
- `ciphertext_o[127:0]`: 128-bit ciphertext (encrypted data)
- `valid_o`: High when encryption complete
- `busy_o`: Low when ready for next operation

### 2. Decryption Mode (mode_i = 1)

**Input:**
- `plaintext_i[127:0]`: 128-bit ciphertext (encrypted data to decrypt) âš ï¸ **Note: Uses same port as plaintext**
- `key_i[255:0]`: 256-bit decryption key (same key as encryption)

**Process:**
```
Round 14:   AddRoundKey(State, RoundKey[14])

Rounds 13-1:
    - InvShiftRows(State)
    - InvSubBytes(State)
    - AddRoundKey(State, RoundKey[i])
    - InvMixColumns(State)

Round 0 (Final):
    - InvShiftRows(State)
    - InvSubBytes(State)
    - AddRoundKey(State, RoundKey[0])
    âŒ NO InvMixColumns
```

**Output:**
- `ciphertext_o[127:0]`: 128-bit plaintext (recovered original data) âš ï¸ **Note: Uses same port as ciphertext**
- `valid_o`: High when decryption complete
- `busy_o`: Low when ready for next operation

---

## ğŸ”‘ Key Expansion

**Input:** 256-bit master key (8 words)  
**Output:** 15 round keys (60 words = 240 bytes)

**Algorithm:**
```
w[0..7] = key_i[255:0]  // Initial 8 words

For i = 8 to 59:
    temp = w[i-1]
    
    If (i % 8 == 0):
        temp = SubWord(RotWord(temp)) âŠ• Rcon[i/8]
    Else if (i % 8 == 4):  // AES-256 SPECIAL CASE
        temp = SubWord(temp)
    
    w[i] = w[i-8] âŠ• temp
```

**Round Keys:**
- Round Key 0 = w[0..3] (16 bytes)
- Round Key 1 = w[4..7] (16 bytes)
- ...
- Round Key 14 = w[56..59] (16 bytes)

---

## ğŸ§® Core Transformations

### 1. SubBytes Transformation

| Parameter | Value |
|-----------|-------|
| Input | State[127:0] (4Ã—4 matrix) |
| Output | State[127:0] (4Ã—4 matrix) |
| Operation | S-box lookup for each byte |
| S-box size | 256 bytes (ROM/LUT) |
| Latency | 1 clock cycle (parallel) or 16 cycles (sequential) |

**Function:**
```
For each byte in State:
    State[i] = SBOX[State[i]]
```

### 2. ShiftRows Transformation

| Parameter | Value |
|-----------|-------|
| Input | State[127:0] (4Ã—4 matrix) |
| Output | State[127:0] (4Ã—4 matrix) |
| Operation | Cyclic left shift |
| Latency | 0 cycles (wiring only) |

**Function:**
```
Row 0: No shift       [a b c d] â†’ [a b c d]
Row 1: Shift left 1   [a b c d] â†’ [b c d a]
Row 2: Shift left 2   [a b c d] â†’ [c d a b]
Row 3: Shift left 3   [a b c d] â†’ [d a b c]
```

### 3. MixColumns Transformation

| Parameter | Value |
|-----------|-------|
| Input | State[127:0] (4Ã—4 matrix) |
| Output | State[127:0] (4Ã—4 matrix) |
| Operation | Matrix multiplication in GF(2^8) |
| Polynomial | 0x11b (x^8+x^4+x^3+x+1) |
| Latency | 2-3 clock cycles |

**Matrix:**
```
[02 03 01 01]
[01 02 03 01]
[01 01 02 03]
[03 01 01 02]
```

**Function:**
```
For each column c in State:
    out[0] = (02â€¢in[0]) âŠ• (03â€¢in[1]) âŠ• (01â€¢in[2]) âŠ• (01â€¢in[3])
    out[1] = (01â€¢in[0]) âŠ• (02â€¢in[1]) âŠ• (03â€¢in[2]) âŠ• (01â€¢in[3])
    out[2] = (01â€¢in[0]) âŠ• (01â€¢in[1]) âŠ• (02â€¢in[2]) âŠ• (03â€¢in[3])
    out[3] = (03â€¢in[0]) âŠ• (01â€¢in[1]) âŠ• (01â€¢in[2]) âŠ• (02â€¢in[3])
```

### 4. AddRoundKey Transformation

| Parameter | Value |
|-----------|-------|
| Input | State[127:0] + RoundKey[127:0] |
| Output | State[127:0] |
| Operation | XOR operation |
| Latency | 0 cycles (combinational) or 1 cycle |

**Function:**
```
State[127:0] = State[127:0] âŠ• RoundKey[127:0]
```

---

## ğŸ“Š Lookup Tables

### S-box Table (256 bytes)

| Usage | Size | Implementation | Access Time |
|-------|------|----------------|-------------|
| SubBytes | 256 bytes | ROM/LUT | 1 cycle |

### Inverse S-box Table (256 bytes)

| Usage | Size | Implementation | Access Time |
|-------|------|----------------|-------------|
| InvSubBytes | 256 bytes | ROM/LUT | 1 cycle |

### Rcon Table (14 values)

| Usage | Values | Implementation |
|-------|--------|----------------|
| Key Expansion | [01,02,04,08,10,20,40,80,1b,36,6c,d8,ab,4d] | ROM/Constants |

---

## â±ï¸ Timing Specification

### Encryption Timing

| Parameter | Value | Note |
|-----------|-------|------|
| **Latency** | ~20-50 clock cycles | Depends on implementation |
| **Throughput** | 1 block per latency | For single block |
| **Key Expansion Time** | ~10-20 cycles | One-time setup |
| **Clock Frequency** | â‰¥ 100 MHz | Target for FPGA |

### Control Signals Timing

```
Clock cycle:     0   1   2   3   4   ... N-1  N   N+1
                 â”‚   â”‚   â”‚   â”‚   â”‚       â”‚   â”‚   â”‚
clk         â”€â”€â”€â”€â”€â”   â”   â”   â”   â”      â”   â”   â”
            â”€â”€â”€â”€â”€â”˜   â”˜   â”˜   â”˜   â”˜      â”˜   â”˜   â”˜

start_i     â”€â”€â”€â”€â”€â”
            â”€â”€â”€â”€â”€â”˜â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

busy_o      â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

valid_o     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
            â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”€â”€â”€
```

---

## ğŸ§ª Test Vectors (FIPS-197 Appendix C.3)

### Encryption Test

**Input:**
```
Plaintext:  00112233445566778899aabbccddeeff
Key:        000102030405060708090a0b0c0d0e0f101112131415161718191a1b1c1d1e1f
```

**Expected Output:**
```
Ciphertext: 8ea2b7ca516745bfeafc49904b496089
```

### Round-trip Test

**Encrypt then Decrypt:**
```
Original:   00112233445566778899aabbccddeeff
â†“ Encrypt
Ciphertext: 8ea2b7ca516745bfeafc49904b496089
â†“ Decrypt
Recovered:  00112233445566778899aabbccddeeff  âœ… Match!
```

---

## ğŸ’¾ Resource Estimation (FPGA)

| Resource | Estimated Usage | Note |
|----------|----------------|------|
| **Logic Elements** | 5,000 - 10,000 LEs | Depends on optimization |
| **Memory (RAM)** | ~10 KB | S-box, Round keys |
| **ROM** | ~512 bytes | S-box tables |
| **DSP Blocks** | 0 | Not required |
| **Clock Frequency** | â‰¥ 100 MHz | Target |
| **Power Consumption** | < 500 mW | Estimated |

---

## ğŸ“ State Machine

### Main States

```
IDLE           â†’ Wait for start_i
KEY_EXPAND     â†’ Expand key to 15 round keys
ENCRYPT_INIT   â†’ Initialize encryption
ENCRYPT_ROUND  â†’ Execute rounds 1-13
ENCRYPT_FINAL  â†’ Execute round 14 (no MixColumns)
DECRYPT_INIT   â†’ Initialize decryption
DECRYPT_ROUND  â†’ Execute rounds 13-1
DECRYPT_FINAL  â†’ Execute round 0 (no InvMixColumns)
DONE           â†’ Output valid, assert valid_o
```

### State Transitions

```
       â”Œâ”€â”€â”€â”€â”
  â”Œâ”€â”€â”€â†’â”‚IDLEâ”‚â†â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚    â””â”€â”¬â”€â”€â”˜           â”‚
  â”‚      â”‚ start_i=1    â”‚
  â”‚      â–¼              â”‚
  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
  â”‚  â”‚KEY_EXPAND  â”‚     â”‚
  â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜     â”‚
  â”‚        â”‚            â”‚
  â”‚   mode_i=0â”‚1        â”‚
  â”‚    â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”    â”‚
  â”‚    â–¼           â–¼    â”‚
  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚
  â”‚ â”‚ENCR  â”‚   â”‚DECR  â”‚ â”‚
  â”‚ â”‚_INIT â”‚   â”‚_INIT â”‚ â”‚
  â”‚ â””â”€â”¬â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”˜ â”‚
  â”‚   â–¼            â–¼    â”‚
  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚
  â”‚ â”‚ENCR  â”‚   â”‚DECR  â”‚ â”‚
  â”‚ â”‚_ROUNDâ”‚   â”‚_ROUNDâ”‚ â”‚
  â”‚ â””â”€â”¬â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”˜ â”‚
  â”‚   â–¼            â–¼    â”‚
  â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚
  â”‚ â”‚ENCR  â”‚   â”‚DECR  â”‚ â”‚
  â”‚ â”‚_FINALâ”‚   â”‚_FINALâ”‚ â”‚
  â”‚ â””â”€â”¬â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”¬â”€â”€â”˜ â”‚
  â”‚   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    â”‚
  â”‚          â–¼           â”‚
  â”‚      â”Œâ”€â”€â”€â”€â”€â”€â”        â”‚
  â””â”€â”€â”€â”€â”€â”€â”‚ DONE â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â””â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”’ Security Features

### Cryptographic Strength

| Feature | Value |
|---------|-------|
| **Key Space** | 2^256 combinations |
| **Brute Force Resistance** | Computationally infeasible |
| **Differential Cryptanalysis** | Resistant |
| **Linear Cryptanalysis** | Resistant |
| **Known Attacks** | None practical |

### Compliance

âœ… FIPS-197 compliant  
âœ… NIST approved  
âœ… Used by US Government (Top Secret level)  
âœ… Industry standard worldwide  

---

## ğŸ“š Design Recommendations

### For High Performance

```
âœ… Pipeline architecture (14 stages)
âœ… Parallel S-box lookups (16 instances)
âœ… Unrolled rounds
âœ… Pre-computed round keys
```

**Trade-off:** Higher area, maximum throughput

### For Low Area

```
âœ… Sequential processing (1 round per cycle)
âœ… Shared S-box (1 instance)
âœ… On-the-fly key expansion
âœ… State machine control
```

**Trade-off:** Lower throughput, minimum area

### Balanced Design

```
âœ… Partially pipelined (4-5 stages)
âœ… Shared resources with multiplexing
âœ… Pre-computed round keys (stored in RAM)
âœ… Moderate parallelism
```

**Trade-off:** Good balance of area and speed

---

## ğŸ“– References

1. **FIPS-197** - Advanced Encryption Standard (AES)
   - National Institute of Standards and Technology
   - November 26, 2001

2. **Implementation Files:**
   - `aes256.py` - Python reference implementation
   - `DEEP_STEP_VERIFICATION.md` - Detailed verification report
   - `SPECIFICATION.md` - Full specification document

3. **Test Resources:**
   - FIPS-197 Appendix C.3 (AES-256 test vectors)
   - NIST Cryptographic Algorithm Validation Program

---

## ğŸ“Š FINAL I/O VERIFICATION CHECKLIST

### âœ… All Inputs (6 ports)

| # | Port Name | Width | Purpose | Notes |
|---|-----------|-------|---------|-------|
| 1 | **clk** | 1 bit | System clock | Positive edge |
| 2 | **rst_n** | 1 bit | Reset signal | Active low |
| 3 | **start_i** | 1 bit | Start trigger | Pulse to begin |
| 4 | **mode_i** | 1 bit | Operation mode | 0=Encrypt, 1=Decrypt |
| 5 | **plaintext_i** | 128 bits | Data input | Dual purpose (see below) |
| 6 | **key_i** | 256 bits | Encryption key | Same for both modes |

### âœ… All Outputs (3 ports)

| # | Port Name | Width | Purpose | Notes |
|---|-----------|-------|---------|-------|
| 1 | **ciphertext_o** | 128 bits | Data output | Dual purpose (see below) |
| 2 | **valid_o** | 1 bit | Output ready | High when done |
| 3 | **busy_o** | 1 bit | Processing status | High during operation |

### âœ… Dual-Purpose Ports Clarification

#### Port: plaintext_i[127:0]
- **Encryption mode (mode_i=0)**: Accepts original plaintext data
- **Decryption mode (mode_i=1)**: Accepts encrypted ciphertext data
- **Reason**: Hardware optimization - reuse same input bus

#### Port: ciphertext_o[127:0]
- **Encryption mode (mode_i=0)**: Outputs encrypted ciphertext
- **Decryption mode (mode_i=1)**: Outputs recovered plaintext
- **Reason**: Hardware optimization - reuse same output bus

### âœ… Data Flow Verification

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ENCRYPTION PATH                           â”‚
â”‚  plaintext_i[127:0] â”€â”€â†’ [AES Core] â”€â”€â†’ ciphertext_o[127:0] â”‚
â”‚   (Plain data)         mode_i=0         (Encrypted data)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    DECRYPTION PATH                           â”‚
â”‚  plaintext_i[127:0] â”€â”€â†’ [AES Core] â”€â”€â†’ ciphertext_o[127:0] â”‚
â”‚  (Encrypted data)      mode_i=1         (Plain data)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### âœ… Complete I/O Coverage

| Category | Encryption | Decryption | Status |
|----------|-----------|------------|--------|
| **Input Data** | plaintext_i | plaintext_i (reused) | âœ… Covered |
| **Input Key** | key_i | key_i (same key) | âœ… Covered |
| **Output Data** | ciphertext_o | ciphertext_o (reused) | âœ… Covered |
| **Control** | start_i, mode_i | start_i, mode_i | âœ… Covered |
| **Clock/Reset** | clk, rst_n | clk, rst_n | âœ… Covered |
| **Status** | valid_o, busy_o | valid_o, busy_o | âœ… Covered |

**Total I/O Count:** 9 ports (6 inputs + 3 outputs)

---

**Document Version:** 1.0  
**Last Updated:** 2025-10-16  
**Status:** âœ… READY FOR FPGA IMPLEMENTATION  
**I/O Completeness:** âœ… ALL INPUTS/OUTPUTS VERIFIED FOR BOTH ENCRYPTION & DECRYPTION

---

*This specification provides a compact, clear reference for FPGA implementation of AES-256 encryption core following FIPS-197 standard.*
