$date
	Wed May 17 16:42:54 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module level_wait $end
$var reg 8 ! data [7:0] $end
$var reg 8 " data_bus [7:0] $end
$var reg 1 # data_ready $end
$var reg 1 $ mem_read $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
b0 "
b0 !
$end
#10
b11011110 "
#20
1$
#40
1#
#41
b11011110 !
0#
#51
b10101101 "
#71
1#
#72
b10101101 !
0#
#82
