<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'sec_pulse'('tmp', ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.cpp:29), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.961+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'sec_pulse' has no reset." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.946+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found reading to uninitialized signal/variable 'ADVIOS_sec_counter_V'('ADVIOS_sec_counter_V_1', ../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.cpp:30), the signal/variable should be written or reset firstly, or it may introduce RTL simulation mismatch." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.930+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Signal 'ADVIOS_sec_counter_V' has no reset." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.914+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Port 'outLeds' has no reset." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.899+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Process writer[2]: 'ADVIOS_periodic_Incrementer' (SC_CTHREAD)" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.883+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Process writer[1]: 'ADVIOS_led_Controller' (SC_CTHREAD)" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.868+0200" type="Warning"/>
        <logs message="WARNING: [SCA 200-202] Found 2 SC_CTHREAD writers to signal 'sec_pulse', there should have handshakings among the writers." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.852+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.cpp:29:6) in function 'ADVIOS::led_Controller' is an infinite loop." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.836+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../SystemC_IPCORE_Part7/SystemC_IPCORE_Part7/ADVIOS.cpp:13:7) in function 'ADVIOS::periodic_Incrementer' is an infinite loop." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:18.430+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;ctrl' is deprecated. Please use the interface directive to specify the AXI interface." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:42:15.571+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:41:04.280+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:41:03.858+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package xil_defaultlib.aesl_sim_components&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.ADVIOS_periodic_Incrementer [advios_periodic_incrementer_defa...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.ADVIOS_led_Controller [advios_led_controller_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.ADVIOS [advios_default]&#xD;&#xA;Compiling architecture behavior of entity xil_defaultlib.autotb_top&#xD;&#xA;Built simulation snapshot ADVIOS&#xD;&#xA;&#xD;&#xA;****** Webtalk v2017.2 (64-bit)&#xD;&#xA;  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017&#xD;&#xA;  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017&#xD;&#xA;    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Part_7/Vivado_HLS/ADVIOS_HLS/solution1/sim/vhdl/xsim.dir/ADVIOS/webtalk/xsim_webtalk.tcl -notrace" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:11.585+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 10 ns&#xD;&#xA;Test passed !&#xD;&#xA;&#xD;&#xA;Info: (I804) /IEEE_Std_1666/deprecated: You can turn off warnings about&#xD;&#xA;             IEEE 1666 deprecated features by placing this method call as the&#xD;&#xA;             first statement in your sc_main() function:&#xD;&#xA;&#xD;&#xA;  sc_report_handler::set_actions(&quot;/IEEE_Std_1666/deprecated&quot;, SC_DO_NOTHING);&#xD;&#xA;&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.259+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 10 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.243+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 10 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.227+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 10 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.212+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 5 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.196+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 5 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.165+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 5 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.149+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 5 ns&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.134+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.103+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.087+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.071+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.056+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;&#xD;&#xA;Info: (I804) /IEEE_Std_1666/deprecated: all waits except wait() and wait(N)&#xD;&#xA;             are deprecated for SC_CTHREAD, use an SC_THREAD instead&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.024+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:05.009+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:04.993+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:04.978+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:04.946+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:04.931+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:04.899+0200" type="Warning"/>
        <logs message="Warning: (W212) sc_logic value 'X' cannot be converted to bool&#xD;&#xA;In file: ../../../../../src/sysc/datatypes/bit/sc_logic.cpp:94&#xD;&#xA;In process: U_dut.signal_connection @ 0 s&#xD;&#xA;" projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:04.884+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:43:24.808+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:43:24.402+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:33.227+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="ADVIOS_HLS" solutionName="solution1" date="2021-10-04T10:44:32.821+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
