INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
