// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module crosscorr_run_Pipeline_VITIS_LOOP_19_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_data_re_address0,
        out_data_re_ce0,
        out_data_re_we0,
        out_data_re_d0,
        out_data_im_address0,
        out_data_im_ce0,
        out_data_im_we0,
        out_data_im_d0,
        in_data_re_address0,
        in_data_re_ce0,
        in_data_re_q0,
        in_data_im_address0,
        in_data_im_ce0,
        in_data_im_q0,
        tmp2_re_1_cast,
        sext_ln19
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] out_data_re_address0;
output   out_data_re_ce0;
output   out_data_re_we0;
output  [15:0] out_data_re_d0;
output  [1:0] out_data_im_address0;
output   out_data_im_ce0;
output   out_data_im_we0;
output  [15:0] out_data_im_d0;
output  [1:0] in_data_re_address0;
output   in_data_re_ce0;
input  [15:0] in_data_re_q0;
output  [1:0] in_data_im_address0;
output   in_data_im_ce0;
input  [15:0] in_data_im_q0;
input  [24:0] tmp2_re_1_cast;
input  [24:0] sext_ln19;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_enable_reg_pp0_iter88;
reg    ap_enable_reg_pp0_iter89;
reg    ap_enable_reg_pp0_iter90;
reg    ap_enable_reg_pp0_iter91;
reg    ap_enable_reg_pp0_iter92;
reg    ap_enable_reg_pp0_iter93;
reg    ap_enable_reg_pp0_iter94;
reg    ap_enable_reg_pp0_iter95;
reg    ap_enable_reg_pp0_iter96;
reg    ap_enable_reg_pp0_iter97;
reg    ap_enable_reg_pp0_iter98;
reg    ap_enable_reg_pp0_iter99;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln19_fu_269_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire  signed [49:0] sext_ln19_cast_fu_233_p1;
reg  signed [49:0] sext_ln19_cast_reg_818;
wire    ap_block_pp0_stage0_11001;
wire  signed [49:0] tmp2_re_1_cast_cast_fu_237_p1;
reg  signed [49:0] tmp2_re_1_cast_cast_reg_824;
reg   [1:0] i105_load_reg_830;
reg   [1:0] i105_load_reg_830_pp0_iter1_reg;
reg   [1:0] i105_load_reg_830_pp0_iter2_reg;
reg   [1:0] i105_load_reg_830_pp0_iter3_reg;
reg   [1:0] i105_load_reg_830_pp0_iter4_reg;
reg   [1:0] i105_load_reg_830_pp0_iter5_reg;
reg   [1:0] i105_load_reg_830_pp0_iter6_reg;
reg   [1:0] i105_load_reg_830_pp0_iter7_reg;
reg   [1:0] i105_load_reg_830_pp0_iter8_reg;
reg   [1:0] i105_load_reg_830_pp0_iter9_reg;
reg   [1:0] i105_load_reg_830_pp0_iter10_reg;
reg   [1:0] i105_load_reg_830_pp0_iter11_reg;
reg   [1:0] i105_load_reg_830_pp0_iter12_reg;
reg   [1:0] i105_load_reg_830_pp0_iter13_reg;
reg   [1:0] i105_load_reg_830_pp0_iter14_reg;
reg   [1:0] i105_load_reg_830_pp0_iter15_reg;
reg   [1:0] i105_load_reg_830_pp0_iter16_reg;
reg   [1:0] i105_load_reg_830_pp0_iter17_reg;
reg   [1:0] i105_load_reg_830_pp0_iter18_reg;
reg   [1:0] i105_load_reg_830_pp0_iter19_reg;
reg   [1:0] i105_load_reg_830_pp0_iter20_reg;
reg   [1:0] i105_load_reg_830_pp0_iter21_reg;
reg   [1:0] i105_load_reg_830_pp0_iter22_reg;
reg   [1:0] i105_load_reg_830_pp0_iter23_reg;
reg   [1:0] i105_load_reg_830_pp0_iter24_reg;
reg   [1:0] i105_load_reg_830_pp0_iter25_reg;
reg   [1:0] i105_load_reg_830_pp0_iter26_reg;
reg   [1:0] i105_load_reg_830_pp0_iter27_reg;
reg   [1:0] i105_load_reg_830_pp0_iter28_reg;
reg   [1:0] i105_load_reg_830_pp0_iter29_reg;
reg   [1:0] i105_load_reg_830_pp0_iter30_reg;
reg   [1:0] i105_load_reg_830_pp0_iter31_reg;
reg   [1:0] i105_load_reg_830_pp0_iter32_reg;
reg   [1:0] i105_load_reg_830_pp0_iter33_reg;
reg   [1:0] i105_load_reg_830_pp0_iter34_reg;
reg   [1:0] i105_load_reg_830_pp0_iter35_reg;
reg   [1:0] i105_load_reg_830_pp0_iter36_reg;
reg   [1:0] i105_load_reg_830_pp0_iter37_reg;
reg   [1:0] i105_load_reg_830_pp0_iter38_reg;
reg   [1:0] i105_load_reg_830_pp0_iter39_reg;
reg   [1:0] i105_load_reg_830_pp0_iter40_reg;
reg   [1:0] i105_load_reg_830_pp0_iter41_reg;
reg   [1:0] i105_load_reg_830_pp0_iter42_reg;
reg   [1:0] i105_load_reg_830_pp0_iter43_reg;
reg   [1:0] i105_load_reg_830_pp0_iter44_reg;
reg   [1:0] i105_load_reg_830_pp0_iter45_reg;
reg   [1:0] i105_load_reg_830_pp0_iter46_reg;
reg   [1:0] i105_load_reg_830_pp0_iter47_reg;
reg   [1:0] i105_load_reg_830_pp0_iter48_reg;
reg   [1:0] i105_load_reg_830_pp0_iter49_reg;
reg   [1:0] i105_load_reg_830_pp0_iter50_reg;
reg   [1:0] i105_load_reg_830_pp0_iter51_reg;
reg   [1:0] i105_load_reg_830_pp0_iter52_reg;
reg   [1:0] i105_load_reg_830_pp0_iter53_reg;
reg   [1:0] i105_load_reg_830_pp0_iter54_reg;
reg   [1:0] i105_load_reg_830_pp0_iter55_reg;
reg   [1:0] i105_load_reg_830_pp0_iter56_reg;
reg   [1:0] i105_load_reg_830_pp0_iter57_reg;
reg   [1:0] i105_load_reg_830_pp0_iter58_reg;
reg   [1:0] i105_load_reg_830_pp0_iter59_reg;
reg   [1:0] i105_load_reg_830_pp0_iter60_reg;
reg   [1:0] i105_load_reg_830_pp0_iter61_reg;
reg   [1:0] i105_load_reg_830_pp0_iter62_reg;
reg   [1:0] i105_load_reg_830_pp0_iter63_reg;
reg   [1:0] i105_load_reg_830_pp0_iter64_reg;
reg   [1:0] i105_load_reg_830_pp0_iter65_reg;
reg   [1:0] i105_load_reg_830_pp0_iter66_reg;
reg   [1:0] i105_load_reg_830_pp0_iter67_reg;
reg   [1:0] i105_load_reg_830_pp0_iter68_reg;
reg   [1:0] i105_load_reg_830_pp0_iter69_reg;
reg   [1:0] i105_load_reg_830_pp0_iter70_reg;
reg   [1:0] i105_load_reg_830_pp0_iter71_reg;
reg   [1:0] i105_load_reg_830_pp0_iter72_reg;
reg   [1:0] i105_load_reg_830_pp0_iter73_reg;
reg   [1:0] i105_load_reg_830_pp0_iter74_reg;
reg   [1:0] i105_load_reg_830_pp0_iter75_reg;
reg   [1:0] i105_load_reg_830_pp0_iter76_reg;
reg   [1:0] i105_load_reg_830_pp0_iter77_reg;
reg   [1:0] i105_load_reg_830_pp0_iter78_reg;
reg   [1:0] i105_load_reg_830_pp0_iter79_reg;
reg   [1:0] i105_load_reg_830_pp0_iter80_reg;
reg   [1:0] i105_load_reg_830_pp0_iter81_reg;
reg   [1:0] i105_load_reg_830_pp0_iter82_reg;
reg   [1:0] i105_load_reg_830_pp0_iter83_reg;
reg   [1:0] i105_load_reg_830_pp0_iter84_reg;
reg   [1:0] i105_load_reg_830_pp0_iter85_reg;
reg   [1:0] i105_load_reg_830_pp0_iter86_reg;
reg   [1:0] i105_load_reg_830_pp0_iter87_reg;
reg   [1:0] i105_load_reg_830_pp0_iter88_reg;
reg   [1:0] i105_load_reg_830_pp0_iter89_reg;
reg   [1:0] i105_load_reg_830_pp0_iter90_reg;
reg   [1:0] i105_load_reg_830_pp0_iter91_reg;
reg   [1:0] i105_load_reg_830_pp0_iter92_reg;
reg   [1:0] i105_load_reg_830_pp0_iter93_reg;
reg   [1:0] i105_load_reg_830_pp0_iter94_reg;
reg   [1:0] i105_load_reg_830_pp0_iter95_reg;
reg   [1:0] i105_load_reg_830_pp0_iter96_reg;
reg   [1:0] i105_load_reg_830_pp0_iter97_reg;
reg   [1:0] i105_load_reg_830_pp0_iter98_reg;
reg   [15:0] in_data_re_load_reg_849;
reg   [15:0] in_data_im_load_reg_854;
reg   [25:0] tmp1_reg_859;
reg   [25:0] tmp2_reg_864;
reg   [25:0] tmp3_reg_869;
reg   [25:0] tmp4_reg_874;
reg   [0:0] tmp_reg_879;
reg   [25:0] trunc_ln134_6_reg_884;
reg   [24:0] trunc_ln134_7_reg_889;
reg   [0:0] tmp_78_reg_894;
reg   [25:0] trunc_ln135_6_reg_899;
reg   [24:0] trunc_ln135_7_reg_904;
wire  signed [30:0] tmp_re_5_fu_482_p3;
reg  signed [30:0] tmp_re_5_reg_909;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter5_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter6_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter7_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter8_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter9_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter10_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter11_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter12_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter13_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter14_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter15_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter16_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter17_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter18_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter19_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter20_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter21_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter22_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter23_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter24_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter25_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter26_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter27_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter28_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter29_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter30_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter31_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter32_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter33_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter34_reg;
reg  signed [30:0] tmp_re_5_reg_909_pp0_iter35_reg;
wire  signed [30:0] tmp_im_5_fu_509_p3;
reg  signed [30:0] tmp_im_5_reg_914;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter5_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter6_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter7_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter8_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter9_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter10_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter11_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter12_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter13_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter14_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter15_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter16_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter17_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter18_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter19_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter20_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter21_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter22_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter23_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter24_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter25_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter26_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter27_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter28_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter29_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter30_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter31_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter32_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter33_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter34_reg;
reg  signed [30:0] tmp_im_5_reg_914_pp0_iter35_reg;
reg   [15:0] tmp2_im_reg_919;
wire  signed [31:0] sext_ln9_fu_536_p1;
wire   [31:0] mul_ln9_1_fu_543_p2;
reg  signed [31:0] mul_ln9_1_reg_930;
wire  signed [32:0] grp_fu_803_p3;
reg   [32:0] x_reg_940;
reg   [25:0] comp_re_reg_945;
reg   [25:0] comp_re_reg_945_pp0_iter36_reg;
wire   [0:0] icmp_ln316_fu_562_p2;
reg   [0:0] icmp_ln316_reg_952;
reg   [0:0] icmp_ln316_reg_952_pp0_iter37_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter38_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter39_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter40_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter41_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter42_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter43_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter44_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter45_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter46_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter47_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter48_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter49_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter50_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter51_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter52_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter53_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter54_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter55_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter56_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter57_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter58_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter59_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter60_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter61_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter62_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter63_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter64_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter65_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter66_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter67_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter68_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter69_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter70_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter71_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter72_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter73_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter74_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter75_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter76_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter77_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter78_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter79_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter80_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter81_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter82_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter83_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter84_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter85_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter86_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter87_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter88_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter89_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter90_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter91_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter92_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter93_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter94_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter95_reg;
reg   [0:0] icmp_ln316_reg_952_pp0_iter96_reg;
wire   [55:0] zext_ln98_1_fu_571_p1;
reg   [27:0] tmp1_4_reg_972;
reg   [31:0] tmp_s_reg_977;
reg   [31:0] tmp_46_reg_982;
wire   [55:0] zext_ln144_fu_622_p1;
wire   [31:0] tmp2_re_6_fu_644_p1;
wire   [31:0] tmp2_im_6_fu_648_p1;
wire   [15:0] tmp2_re_5_fu_756_p3;
reg   [15:0] tmp2_re_5_reg_1013;
wire   [15:0] tmp2_im_5_fu_784_p3;
reg   [15:0] tmp2_im_5_reg_1018;
wire   [31:0] grp_sqrt_fixed_33_3_s_fu_200_ap_return;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter3_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter4_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter5_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter6_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter7_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter8_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter9_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter10_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter11_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter12_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter13_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter14_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter15_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter16_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter17_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter18_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter19_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter20_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter21_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter22_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter23_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter24_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter25_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter26_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter27_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter28_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter29_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter30_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter31_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter32_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter33_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter34_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter35_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter36_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter37_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter38_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter39_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter40_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter41_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter42_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter43_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter44_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter45_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter46_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter47_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter48_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter49_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter50_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter51_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter52_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter53_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter54_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter55_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter56_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter57_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter58_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter59_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter60_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter61_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter62_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter63_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter64_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter65_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter66_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter67_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter68_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter69_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter70_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter71_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter72_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter73_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter74_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter75_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter76_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter77_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter78_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter79_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter80_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter81_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter82_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter83_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter84_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter85_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter86_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter87_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter88_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter89_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter90_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter91_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter92_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter93_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter94_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter95_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter96_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter97_tmp_re_3_reg_178;
reg   [31:0] ap_phi_reg_pp0_iter98_tmp_re_3_reg_178;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter2_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter3_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter4_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter5_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter6_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter7_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter8_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter9_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter10_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter11_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter12_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter13_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter14_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter15_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter16_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter17_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter18_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter19_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter20_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter21_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter22_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter23_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter24_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter25_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter26_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter27_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter28_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter29_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter30_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter31_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter32_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter33_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter34_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter35_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter36_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter37_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter38_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter39_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter40_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter41_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter42_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter43_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter44_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter45_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter46_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter47_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter48_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter49_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter50_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter51_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter52_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter53_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter54_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter55_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter56_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter57_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter58_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter59_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter60_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter61_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter62_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter63_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter64_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter65_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter66_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter67_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter68_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter69_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter70_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter71_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter72_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter73_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter74_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter75_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter76_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter77_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter78_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter79_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter80_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter81_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter82_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter83_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter84_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter85_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter86_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter87_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter88_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter89_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter90_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter91_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter92_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter93_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter94_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter95_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter96_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter97_tmp_im_3_reg_189;
reg   [31:0] ap_phi_reg_pp0_iter98_tmp_im_3_reg_189;
wire    ap_block_pp0_stage0_ignoreCallOp178;
wire   [63:0] zext_ln19_fu_253_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln27_fu_797_p1;
reg   [1:0] i105_fu_110;
wire   [1:0] trunc_ln19_fu_265_p1;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_i105_load;
reg    in_data_re_ce0_local;
reg    in_data_im_ce0_local;
reg    out_data_re_we0_local;
reg    out_data_re_ce0_local;
reg    out_data_im_we0_local;
reg    out_data_im_ce0_local;
wire  signed [24:0] mul_ln98_fu_205_p0;
wire  signed [49:0] sext_ln98_fu_294_p1;
wire  signed [24:0] mul_ln98_fu_205_p1;
wire  signed [24:0] mul_ln99_fu_209_p0;
wire  signed [49:0] sext_ln99_fu_310_p1;
wire  signed [24:0] mul_ln99_fu_209_p1;
wire  signed [24:0] mul_ln100_fu_213_p0;
wire  signed [24:0] mul_ln100_fu_213_p1;
wire  signed [24:0] mul_ln101_fu_217_p0;
wire  signed [24:0] mul_ln101_fu_217_p1;
wire   [25:0] mul_ln98_2_fu_221_p0;
wire   [51:0] zext_ln98_fu_580_p1;
wire   [25:0] mul_ln98_2_fu_221_p1;
wire   [25:0] grp_fu_225_p0;
wire   [25:0] grp_fu_229_p0;
wire   [2:0] i105_cast_fu_249_p1;
wire   [2:0] i_fu_259_p2;
wire   [24:0] tmp2_re_4_fu_280_p3;
wire   [49:0] mul_ln98_fu_205_p2;
wire   [24:0] tmp2_im_4_fu_287_p3;
wire   [49:0] mul_ln99_fu_209_p2;
wire   [49:0] mul_ln100_fu_213_p2;
wire   [49:0] mul_ln101_fu_217_p2;
wire  signed [26:0] sext_ln98_1_fu_346_p1;
wire  signed [26:0] sext_ln99_1_fu_349_p1;
wire  signed [26:0] sext_ln101_fu_355_p1;
wire  signed [26:0] sext_ln100_fu_352_p1;
wire   [26:0] tmp5_re_fu_358_p2;
wire   [50:0] shl_ln_fu_370_p3;
wire  signed [51:0] sext_ln134_fu_378_p1;
wire   [51:0] sub_ln134_fu_390_p2;
wire   [26:0] tmp5_im_fu_364_p2;
wire   [50:0] shl_ln1_fu_416_p3;
wire  signed [51:0] sext_ln135_fu_424_p1;
wire   [51:0] sub_ln135_fu_436_p2;
wire  signed [29:0] sext_ln134_1_fu_462_p1;
wire  signed [29:0] sext_ln134_2_fu_469_p1;
wire   [30:0] zext_ln134_fu_465_p1;
wire   [30:0] sub_ln134_1_fu_476_p2;
wire   [30:0] zext_ln134_1_fu_472_p1;
wire  signed [29:0] sext_ln135_1_fu_489_p1;
wire  signed [29:0] sext_ln135_2_fu_496_p1;
wire   [30:0] zext_ln135_fu_492_p1;
wire   [30:0] sub_ln135_1_fu_503_p2;
wire   [30:0] zext_ln135_1_fu_499_p1;
wire   [15:0] tmp2_re_fu_516_p4;
wire  signed [15:0] mul_ln9_1_fu_543_p0;
wire  signed [31:0] sext_ln9_1_fu_540_p1;
wire  signed [15:0] mul_ln9_1_fu_543_p1;
wire   [51:0] mul_ln98_2_fu_221_p2;
wire   [55:0] grp_fu_225_p2;
wire   [55:0] grp_fu_229_p2;
wire   [55:0] grp_fu_625_p0;
wire   [28:0] grp_fu_625_p1;
wire   [55:0] grp_fu_638_p0;
wire   [28:0] grp_fu_638_p1;
wire   [31:0] grp_fu_625_p2;
wire   [31:0] grp_fu_638_p2;
wire   [26:0] trunc_ln134_fu_652_p1;
wire   [50:0] shl_ln134_1_fu_656_p3;
wire   [50:0] sub_ln134_2_fu_672_p2;
wire   [24:0] trunc_ln134_4_fu_678_p4;
wire   [26:0] trunc_ln135_fu_694_p1;
wire   [50:0] shl_ln135_1_fu_698_p3;
wire   [50:0] sub_ln135_2_fu_714_p2;
wire   [24:0] trunc_ln135_4_fu_720_p4;
wire   [24:0] sub_ln134_3_fu_688_p2;
wire   [0:0] tmp_79_fu_664_p3;
wire   [15:0] tmp_47_fu_736_p4;
wire   [15:0] tmp_48_fu_746_p4;
wire   [24:0] sub_ln135_3_fu_730_p2;
wire   [0:0] tmp_80_fu_706_p3;
wire   [15:0] tmp_49_fu_764_p4;
wire   [15:0] tmp_50_fu_774_p4;
wire   [1:0] add_ln27_fu_792_p2;
wire  signed [15:0] grp_fu_803_p0;
wire  signed [15:0] grp_fu_803_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg    ap_loop_exit_ready_pp0_iter87_reg;
reg    ap_loop_exit_ready_pp0_iter88_reg;
reg    ap_loop_exit_ready_pp0_iter89_reg;
reg    ap_loop_exit_ready_pp0_iter90_reg;
reg    ap_loop_exit_ready_pp0_iter91_reg;
reg    ap_loop_exit_ready_pp0_iter92_reg;
reg    ap_loop_exit_ready_pp0_iter93_reg;
reg    ap_loop_exit_ready_pp0_iter94_reg;
reg    ap_loop_exit_ready_pp0_iter95_reg;
reg    ap_loop_exit_ready_pp0_iter96_reg;
reg    ap_loop_exit_ready_pp0_iter97_reg;
reg    ap_loop_exit_ready_pp0_iter98_reg;
reg    ap_loop_exit_ready_pp0_iter99_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_enable_reg_pp0_iter88 = 1'b0;
#0 ap_enable_reg_pp0_iter89 = 1'b0;
#0 ap_enable_reg_pp0_iter90 = 1'b0;
#0 ap_enable_reg_pp0_iter91 = 1'b0;
#0 ap_enable_reg_pp0_iter92 = 1'b0;
#0 ap_enable_reg_pp0_iter93 = 1'b0;
#0 ap_enable_reg_pp0_iter94 = 1'b0;
#0 ap_enable_reg_pp0_iter95 = 1'b0;
#0 ap_enable_reg_pp0_iter96 = 1'b0;
#0 ap_enable_reg_pp0_iter97 = 1'b0;
#0 ap_enable_reg_pp0_iter98 = 1'b0;
#0 ap_enable_reg_pp0_iter99 = 1'b0;
#0 i105_fu_110 = 2'd0;
#0 ap_done_reg = 1'b0;
end

crosscorr_sqrt_fixed_33_3_s grp_sqrt_fixed_33_3_s_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(x_reg_940),
    .ap_return(grp_sqrt_fixed_33_3_s_fu_200_ap_return)
);

crosscorr_mul_25s_25s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 50 ))
mul_25s_25s_50_1_1_U2(
    .din0(mul_ln98_fu_205_p0),
    .din1(mul_ln98_fu_205_p1),
    .dout(mul_ln98_fu_205_p2)
);

crosscorr_mul_25s_25s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 50 ))
mul_25s_25s_50_1_1_U3(
    .din0(mul_ln99_fu_209_p0),
    .din1(mul_ln99_fu_209_p1),
    .dout(mul_ln99_fu_209_p2)
);

crosscorr_mul_25s_25s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 50 ))
mul_25s_25s_50_1_1_U4(
    .din0(mul_ln100_fu_213_p0),
    .din1(mul_ln100_fu_213_p1),
    .dout(mul_ln100_fu_213_p2)
);

crosscorr_mul_25s_25s_50_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 50 ))
mul_25s_25s_50_1_1_U5(
    .din0(mul_ln101_fu_217_p0),
    .din1(mul_ln101_fu_217_p1),
    .dout(mul_ln101_fu_217_p2)
);

crosscorr_mul_26ns_26ns_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 52 ))
mul_26ns_26ns_52_1_1_U6(
    .din0(mul_ln98_2_fu_221_p0),
    .din1(mul_ln98_2_fu_221_p1),
    .dout(mul_ln98_2_fu_221_p2)
);

crosscorr_mul_26ns_31s_56_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 56 ))
mul_26ns_31s_56_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_225_p0),
    .din1(tmp_re_5_reg_909_pp0_iter35_reg),
    .ce(1'b1),
    .dout(grp_fu_225_p2)
);

crosscorr_mul_26ns_31s_56_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 56 ))
mul_26ns_31s_56_2_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_229_p0),
    .din1(tmp_im_5_reg_914_pp0_iter35_reg),
    .ce(1'b1),
    .dout(grp_fu_229_p2)
);

crosscorr_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U9(
    .din0(mul_ln9_1_fu_543_p0),
    .din1(mul_ln9_1_fu_543_p1),
    .dout(mul_ln9_1_fu_543_p2)
);

crosscorr_sdiv_56ns_29ns_32_60_1 #(
    .ID( 1 ),
    .NUM_STAGE( 60 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
sdiv_56ns_29ns_32_60_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_625_p0),
    .din1(grp_fu_625_p1),
    .ce(1'b1),
    .dout(grp_fu_625_p2)
);

crosscorr_sdiv_56ns_29ns_32_60_1 #(
    .ID( 1 ),
    .NUM_STAGE( 60 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 32 ))
sdiv_56ns_29ns_32_60_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_638_p0),
    .din1(grp_fu_638_p1),
    .ce(1'b1),
    .dout(grp_fu_638_p2)
);

crosscorr_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_803_p0),
    .din1(grp_fu_803_p1),
    .din2(mul_ln9_1_reg_930),
    .ce(1'b1),
    .dout(grp_fu_803_p3)
);

crosscorr_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter99_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter88 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter89 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter90 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter91 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter92 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter93 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter94 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter95 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter96 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter97 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter98 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter99 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter98_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter99_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if ((icmp_ln316_fu_562_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter37_tmp_im_3_reg_189 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter37_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter36_tmp_im_3_reg_189;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if ((icmp_ln316_fu_562_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter37_tmp_re_3_reg_178 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter37_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter36_tmp_re_3_reg_178;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter97 == 1'b1))) begin
        if ((icmp_ln316_reg_952_pp0_iter96_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter98_tmp_im_3_reg_189 <= tmp2_im_6_fu_648_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter98_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter97_tmp_im_3_reg_189;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter97 == 1'b1))) begin
        if ((icmp_ln316_reg_952_pp0_iter96_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter98_tmp_re_3_reg_178 <= tmp2_re_6_fu_644_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter98_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter97_tmp_re_3_reg_178;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
            i105_fu_110 <= trunc_ln19_fu_265_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            i105_fu_110 <= 2'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
        ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
        ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
        ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
        ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
        ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
        ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
        ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
        ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
        ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
        ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        comp_re_reg_945 <= {{grp_sqrt_fixed_33_3_s_fu_200_ap_return[31:6]}};
        comp_re_reg_945_pp0_iter36_reg <= comp_re_reg_945;
        i105_load_reg_830_pp0_iter10_reg <= i105_load_reg_830_pp0_iter9_reg;
        i105_load_reg_830_pp0_iter11_reg <= i105_load_reg_830_pp0_iter10_reg;
        i105_load_reg_830_pp0_iter12_reg <= i105_load_reg_830_pp0_iter11_reg;
        i105_load_reg_830_pp0_iter13_reg <= i105_load_reg_830_pp0_iter12_reg;
        i105_load_reg_830_pp0_iter14_reg <= i105_load_reg_830_pp0_iter13_reg;
        i105_load_reg_830_pp0_iter15_reg <= i105_load_reg_830_pp0_iter14_reg;
        i105_load_reg_830_pp0_iter16_reg <= i105_load_reg_830_pp0_iter15_reg;
        i105_load_reg_830_pp0_iter17_reg <= i105_load_reg_830_pp0_iter16_reg;
        i105_load_reg_830_pp0_iter18_reg <= i105_load_reg_830_pp0_iter17_reg;
        i105_load_reg_830_pp0_iter19_reg <= i105_load_reg_830_pp0_iter18_reg;
        i105_load_reg_830_pp0_iter20_reg <= i105_load_reg_830_pp0_iter19_reg;
        i105_load_reg_830_pp0_iter21_reg <= i105_load_reg_830_pp0_iter20_reg;
        i105_load_reg_830_pp0_iter22_reg <= i105_load_reg_830_pp0_iter21_reg;
        i105_load_reg_830_pp0_iter23_reg <= i105_load_reg_830_pp0_iter22_reg;
        i105_load_reg_830_pp0_iter24_reg <= i105_load_reg_830_pp0_iter23_reg;
        i105_load_reg_830_pp0_iter25_reg <= i105_load_reg_830_pp0_iter24_reg;
        i105_load_reg_830_pp0_iter26_reg <= i105_load_reg_830_pp0_iter25_reg;
        i105_load_reg_830_pp0_iter27_reg <= i105_load_reg_830_pp0_iter26_reg;
        i105_load_reg_830_pp0_iter28_reg <= i105_load_reg_830_pp0_iter27_reg;
        i105_load_reg_830_pp0_iter29_reg <= i105_load_reg_830_pp0_iter28_reg;
        i105_load_reg_830_pp0_iter2_reg <= i105_load_reg_830_pp0_iter1_reg;
        i105_load_reg_830_pp0_iter30_reg <= i105_load_reg_830_pp0_iter29_reg;
        i105_load_reg_830_pp0_iter31_reg <= i105_load_reg_830_pp0_iter30_reg;
        i105_load_reg_830_pp0_iter32_reg <= i105_load_reg_830_pp0_iter31_reg;
        i105_load_reg_830_pp0_iter33_reg <= i105_load_reg_830_pp0_iter32_reg;
        i105_load_reg_830_pp0_iter34_reg <= i105_load_reg_830_pp0_iter33_reg;
        i105_load_reg_830_pp0_iter35_reg <= i105_load_reg_830_pp0_iter34_reg;
        i105_load_reg_830_pp0_iter36_reg <= i105_load_reg_830_pp0_iter35_reg;
        i105_load_reg_830_pp0_iter37_reg <= i105_load_reg_830_pp0_iter36_reg;
        i105_load_reg_830_pp0_iter38_reg <= i105_load_reg_830_pp0_iter37_reg;
        i105_load_reg_830_pp0_iter39_reg <= i105_load_reg_830_pp0_iter38_reg;
        i105_load_reg_830_pp0_iter3_reg <= i105_load_reg_830_pp0_iter2_reg;
        i105_load_reg_830_pp0_iter40_reg <= i105_load_reg_830_pp0_iter39_reg;
        i105_load_reg_830_pp0_iter41_reg <= i105_load_reg_830_pp0_iter40_reg;
        i105_load_reg_830_pp0_iter42_reg <= i105_load_reg_830_pp0_iter41_reg;
        i105_load_reg_830_pp0_iter43_reg <= i105_load_reg_830_pp0_iter42_reg;
        i105_load_reg_830_pp0_iter44_reg <= i105_load_reg_830_pp0_iter43_reg;
        i105_load_reg_830_pp0_iter45_reg <= i105_load_reg_830_pp0_iter44_reg;
        i105_load_reg_830_pp0_iter46_reg <= i105_load_reg_830_pp0_iter45_reg;
        i105_load_reg_830_pp0_iter47_reg <= i105_load_reg_830_pp0_iter46_reg;
        i105_load_reg_830_pp0_iter48_reg <= i105_load_reg_830_pp0_iter47_reg;
        i105_load_reg_830_pp0_iter49_reg <= i105_load_reg_830_pp0_iter48_reg;
        i105_load_reg_830_pp0_iter4_reg <= i105_load_reg_830_pp0_iter3_reg;
        i105_load_reg_830_pp0_iter50_reg <= i105_load_reg_830_pp0_iter49_reg;
        i105_load_reg_830_pp0_iter51_reg <= i105_load_reg_830_pp0_iter50_reg;
        i105_load_reg_830_pp0_iter52_reg <= i105_load_reg_830_pp0_iter51_reg;
        i105_load_reg_830_pp0_iter53_reg <= i105_load_reg_830_pp0_iter52_reg;
        i105_load_reg_830_pp0_iter54_reg <= i105_load_reg_830_pp0_iter53_reg;
        i105_load_reg_830_pp0_iter55_reg <= i105_load_reg_830_pp0_iter54_reg;
        i105_load_reg_830_pp0_iter56_reg <= i105_load_reg_830_pp0_iter55_reg;
        i105_load_reg_830_pp0_iter57_reg <= i105_load_reg_830_pp0_iter56_reg;
        i105_load_reg_830_pp0_iter58_reg <= i105_load_reg_830_pp0_iter57_reg;
        i105_load_reg_830_pp0_iter59_reg <= i105_load_reg_830_pp0_iter58_reg;
        i105_load_reg_830_pp0_iter5_reg <= i105_load_reg_830_pp0_iter4_reg;
        i105_load_reg_830_pp0_iter60_reg <= i105_load_reg_830_pp0_iter59_reg;
        i105_load_reg_830_pp0_iter61_reg <= i105_load_reg_830_pp0_iter60_reg;
        i105_load_reg_830_pp0_iter62_reg <= i105_load_reg_830_pp0_iter61_reg;
        i105_load_reg_830_pp0_iter63_reg <= i105_load_reg_830_pp0_iter62_reg;
        i105_load_reg_830_pp0_iter64_reg <= i105_load_reg_830_pp0_iter63_reg;
        i105_load_reg_830_pp0_iter65_reg <= i105_load_reg_830_pp0_iter64_reg;
        i105_load_reg_830_pp0_iter66_reg <= i105_load_reg_830_pp0_iter65_reg;
        i105_load_reg_830_pp0_iter67_reg <= i105_load_reg_830_pp0_iter66_reg;
        i105_load_reg_830_pp0_iter68_reg <= i105_load_reg_830_pp0_iter67_reg;
        i105_load_reg_830_pp0_iter69_reg <= i105_load_reg_830_pp0_iter68_reg;
        i105_load_reg_830_pp0_iter6_reg <= i105_load_reg_830_pp0_iter5_reg;
        i105_load_reg_830_pp0_iter70_reg <= i105_load_reg_830_pp0_iter69_reg;
        i105_load_reg_830_pp0_iter71_reg <= i105_load_reg_830_pp0_iter70_reg;
        i105_load_reg_830_pp0_iter72_reg <= i105_load_reg_830_pp0_iter71_reg;
        i105_load_reg_830_pp0_iter73_reg <= i105_load_reg_830_pp0_iter72_reg;
        i105_load_reg_830_pp0_iter74_reg <= i105_load_reg_830_pp0_iter73_reg;
        i105_load_reg_830_pp0_iter75_reg <= i105_load_reg_830_pp0_iter74_reg;
        i105_load_reg_830_pp0_iter76_reg <= i105_load_reg_830_pp0_iter75_reg;
        i105_load_reg_830_pp0_iter77_reg <= i105_load_reg_830_pp0_iter76_reg;
        i105_load_reg_830_pp0_iter78_reg <= i105_load_reg_830_pp0_iter77_reg;
        i105_load_reg_830_pp0_iter79_reg <= i105_load_reg_830_pp0_iter78_reg;
        i105_load_reg_830_pp0_iter7_reg <= i105_load_reg_830_pp0_iter6_reg;
        i105_load_reg_830_pp0_iter80_reg <= i105_load_reg_830_pp0_iter79_reg;
        i105_load_reg_830_pp0_iter81_reg <= i105_load_reg_830_pp0_iter80_reg;
        i105_load_reg_830_pp0_iter82_reg <= i105_load_reg_830_pp0_iter81_reg;
        i105_load_reg_830_pp0_iter83_reg <= i105_load_reg_830_pp0_iter82_reg;
        i105_load_reg_830_pp0_iter84_reg <= i105_load_reg_830_pp0_iter83_reg;
        i105_load_reg_830_pp0_iter85_reg <= i105_load_reg_830_pp0_iter84_reg;
        i105_load_reg_830_pp0_iter86_reg <= i105_load_reg_830_pp0_iter85_reg;
        i105_load_reg_830_pp0_iter87_reg <= i105_load_reg_830_pp0_iter86_reg;
        i105_load_reg_830_pp0_iter88_reg <= i105_load_reg_830_pp0_iter87_reg;
        i105_load_reg_830_pp0_iter89_reg <= i105_load_reg_830_pp0_iter88_reg;
        i105_load_reg_830_pp0_iter8_reg <= i105_load_reg_830_pp0_iter7_reg;
        i105_load_reg_830_pp0_iter90_reg <= i105_load_reg_830_pp0_iter89_reg;
        i105_load_reg_830_pp0_iter91_reg <= i105_load_reg_830_pp0_iter90_reg;
        i105_load_reg_830_pp0_iter92_reg <= i105_load_reg_830_pp0_iter91_reg;
        i105_load_reg_830_pp0_iter93_reg <= i105_load_reg_830_pp0_iter92_reg;
        i105_load_reg_830_pp0_iter94_reg <= i105_load_reg_830_pp0_iter93_reg;
        i105_load_reg_830_pp0_iter95_reg <= i105_load_reg_830_pp0_iter94_reg;
        i105_load_reg_830_pp0_iter96_reg <= i105_load_reg_830_pp0_iter95_reg;
        i105_load_reg_830_pp0_iter97_reg <= i105_load_reg_830_pp0_iter96_reg;
        i105_load_reg_830_pp0_iter98_reg <= i105_load_reg_830_pp0_iter97_reg;
        i105_load_reg_830_pp0_iter9_reg <= i105_load_reg_830_pp0_iter8_reg;
        icmp_ln316_reg_952 <= icmp_ln316_fu_562_p2;
        icmp_ln316_reg_952_pp0_iter37_reg <= icmp_ln316_reg_952;
        icmp_ln316_reg_952_pp0_iter38_reg <= icmp_ln316_reg_952_pp0_iter37_reg;
        icmp_ln316_reg_952_pp0_iter39_reg <= icmp_ln316_reg_952_pp0_iter38_reg;
        icmp_ln316_reg_952_pp0_iter40_reg <= icmp_ln316_reg_952_pp0_iter39_reg;
        icmp_ln316_reg_952_pp0_iter41_reg <= icmp_ln316_reg_952_pp0_iter40_reg;
        icmp_ln316_reg_952_pp0_iter42_reg <= icmp_ln316_reg_952_pp0_iter41_reg;
        icmp_ln316_reg_952_pp0_iter43_reg <= icmp_ln316_reg_952_pp0_iter42_reg;
        icmp_ln316_reg_952_pp0_iter44_reg <= icmp_ln316_reg_952_pp0_iter43_reg;
        icmp_ln316_reg_952_pp0_iter45_reg <= icmp_ln316_reg_952_pp0_iter44_reg;
        icmp_ln316_reg_952_pp0_iter46_reg <= icmp_ln316_reg_952_pp0_iter45_reg;
        icmp_ln316_reg_952_pp0_iter47_reg <= icmp_ln316_reg_952_pp0_iter46_reg;
        icmp_ln316_reg_952_pp0_iter48_reg <= icmp_ln316_reg_952_pp0_iter47_reg;
        icmp_ln316_reg_952_pp0_iter49_reg <= icmp_ln316_reg_952_pp0_iter48_reg;
        icmp_ln316_reg_952_pp0_iter50_reg <= icmp_ln316_reg_952_pp0_iter49_reg;
        icmp_ln316_reg_952_pp0_iter51_reg <= icmp_ln316_reg_952_pp0_iter50_reg;
        icmp_ln316_reg_952_pp0_iter52_reg <= icmp_ln316_reg_952_pp0_iter51_reg;
        icmp_ln316_reg_952_pp0_iter53_reg <= icmp_ln316_reg_952_pp0_iter52_reg;
        icmp_ln316_reg_952_pp0_iter54_reg <= icmp_ln316_reg_952_pp0_iter53_reg;
        icmp_ln316_reg_952_pp0_iter55_reg <= icmp_ln316_reg_952_pp0_iter54_reg;
        icmp_ln316_reg_952_pp0_iter56_reg <= icmp_ln316_reg_952_pp0_iter55_reg;
        icmp_ln316_reg_952_pp0_iter57_reg <= icmp_ln316_reg_952_pp0_iter56_reg;
        icmp_ln316_reg_952_pp0_iter58_reg <= icmp_ln316_reg_952_pp0_iter57_reg;
        icmp_ln316_reg_952_pp0_iter59_reg <= icmp_ln316_reg_952_pp0_iter58_reg;
        icmp_ln316_reg_952_pp0_iter60_reg <= icmp_ln316_reg_952_pp0_iter59_reg;
        icmp_ln316_reg_952_pp0_iter61_reg <= icmp_ln316_reg_952_pp0_iter60_reg;
        icmp_ln316_reg_952_pp0_iter62_reg <= icmp_ln316_reg_952_pp0_iter61_reg;
        icmp_ln316_reg_952_pp0_iter63_reg <= icmp_ln316_reg_952_pp0_iter62_reg;
        icmp_ln316_reg_952_pp0_iter64_reg <= icmp_ln316_reg_952_pp0_iter63_reg;
        icmp_ln316_reg_952_pp0_iter65_reg <= icmp_ln316_reg_952_pp0_iter64_reg;
        icmp_ln316_reg_952_pp0_iter66_reg <= icmp_ln316_reg_952_pp0_iter65_reg;
        icmp_ln316_reg_952_pp0_iter67_reg <= icmp_ln316_reg_952_pp0_iter66_reg;
        icmp_ln316_reg_952_pp0_iter68_reg <= icmp_ln316_reg_952_pp0_iter67_reg;
        icmp_ln316_reg_952_pp0_iter69_reg <= icmp_ln316_reg_952_pp0_iter68_reg;
        icmp_ln316_reg_952_pp0_iter70_reg <= icmp_ln316_reg_952_pp0_iter69_reg;
        icmp_ln316_reg_952_pp0_iter71_reg <= icmp_ln316_reg_952_pp0_iter70_reg;
        icmp_ln316_reg_952_pp0_iter72_reg <= icmp_ln316_reg_952_pp0_iter71_reg;
        icmp_ln316_reg_952_pp0_iter73_reg <= icmp_ln316_reg_952_pp0_iter72_reg;
        icmp_ln316_reg_952_pp0_iter74_reg <= icmp_ln316_reg_952_pp0_iter73_reg;
        icmp_ln316_reg_952_pp0_iter75_reg <= icmp_ln316_reg_952_pp0_iter74_reg;
        icmp_ln316_reg_952_pp0_iter76_reg <= icmp_ln316_reg_952_pp0_iter75_reg;
        icmp_ln316_reg_952_pp0_iter77_reg <= icmp_ln316_reg_952_pp0_iter76_reg;
        icmp_ln316_reg_952_pp0_iter78_reg <= icmp_ln316_reg_952_pp0_iter77_reg;
        icmp_ln316_reg_952_pp0_iter79_reg <= icmp_ln316_reg_952_pp0_iter78_reg;
        icmp_ln316_reg_952_pp0_iter80_reg <= icmp_ln316_reg_952_pp0_iter79_reg;
        icmp_ln316_reg_952_pp0_iter81_reg <= icmp_ln316_reg_952_pp0_iter80_reg;
        icmp_ln316_reg_952_pp0_iter82_reg <= icmp_ln316_reg_952_pp0_iter81_reg;
        icmp_ln316_reg_952_pp0_iter83_reg <= icmp_ln316_reg_952_pp0_iter82_reg;
        icmp_ln316_reg_952_pp0_iter84_reg <= icmp_ln316_reg_952_pp0_iter83_reg;
        icmp_ln316_reg_952_pp0_iter85_reg <= icmp_ln316_reg_952_pp0_iter84_reg;
        icmp_ln316_reg_952_pp0_iter86_reg <= icmp_ln316_reg_952_pp0_iter85_reg;
        icmp_ln316_reg_952_pp0_iter87_reg <= icmp_ln316_reg_952_pp0_iter86_reg;
        icmp_ln316_reg_952_pp0_iter88_reg <= icmp_ln316_reg_952_pp0_iter87_reg;
        icmp_ln316_reg_952_pp0_iter89_reg <= icmp_ln316_reg_952_pp0_iter88_reg;
        icmp_ln316_reg_952_pp0_iter90_reg <= icmp_ln316_reg_952_pp0_iter89_reg;
        icmp_ln316_reg_952_pp0_iter91_reg <= icmp_ln316_reg_952_pp0_iter90_reg;
        icmp_ln316_reg_952_pp0_iter92_reg <= icmp_ln316_reg_952_pp0_iter91_reg;
        icmp_ln316_reg_952_pp0_iter93_reg <= icmp_ln316_reg_952_pp0_iter92_reg;
        icmp_ln316_reg_952_pp0_iter94_reg <= icmp_ln316_reg_952_pp0_iter93_reg;
        icmp_ln316_reg_952_pp0_iter95_reg <= icmp_ln316_reg_952_pp0_iter94_reg;
        icmp_ln316_reg_952_pp0_iter96_reg <= icmp_ln316_reg_952_pp0_iter95_reg;
        mul_ln9_1_reg_930 <= mul_ln9_1_fu_543_p2;
        tmp1_4_reg_972 <= {{mul_ln98_2_fu_221_p2[51:24]}};
        tmp1_reg_859 <= {{mul_ln98_fu_205_p2[49:24]}};
        tmp2_im_5_reg_1018 <= tmp2_im_5_fu_784_p3;
        tmp2_im_reg_919 <= {{tmp_im_5_fu_509_p3[24:9]}};
        tmp2_re_5_reg_1013 <= tmp2_re_5_fu_756_p3;
        tmp2_reg_864 <= {{mul_ln99_fu_209_p2[49:24]}};
        tmp3_reg_869 <= {{mul_ln100_fu_213_p2[49:24]}};
        tmp4_reg_874 <= {{mul_ln101_fu_217_p2[49:24]}};
        tmp_46_reg_982 <= {{grp_fu_229_p2[55:24]}};
        tmp_78_reg_894 <= tmp5_im_fu_364_p2[32'd26];
        tmp_im_5_reg_914 <= tmp_im_5_fu_509_p3;
        tmp_im_5_reg_914_pp0_iter10_reg <= tmp_im_5_reg_914_pp0_iter9_reg;
        tmp_im_5_reg_914_pp0_iter11_reg <= tmp_im_5_reg_914_pp0_iter10_reg;
        tmp_im_5_reg_914_pp0_iter12_reg <= tmp_im_5_reg_914_pp0_iter11_reg;
        tmp_im_5_reg_914_pp0_iter13_reg <= tmp_im_5_reg_914_pp0_iter12_reg;
        tmp_im_5_reg_914_pp0_iter14_reg <= tmp_im_5_reg_914_pp0_iter13_reg;
        tmp_im_5_reg_914_pp0_iter15_reg <= tmp_im_5_reg_914_pp0_iter14_reg;
        tmp_im_5_reg_914_pp0_iter16_reg <= tmp_im_5_reg_914_pp0_iter15_reg;
        tmp_im_5_reg_914_pp0_iter17_reg <= tmp_im_5_reg_914_pp0_iter16_reg;
        tmp_im_5_reg_914_pp0_iter18_reg <= tmp_im_5_reg_914_pp0_iter17_reg;
        tmp_im_5_reg_914_pp0_iter19_reg <= tmp_im_5_reg_914_pp0_iter18_reg;
        tmp_im_5_reg_914_pp0_iter20_reg <= tmp_im_5_reg_914_pp0_iter19_reg;
        tmp_im_5_reg_914_pp0_iter21_reg <= tmp_im_5_reg_914_pp0_iter20_reg;
        tmp_im_5_reg_914_pp0_iter22_reg <= tmp_im_5_reg_914_pp0_iter21_reg;
        tmp_im_5_reg_914_pp0_iter23_reg <= tmp_im_5_reg_914_pp0_iter22_reg;
        tmp_im_5_reg_914_pp0_iter24_reg <= tmp_im_5_reg_914_pp0_iter23_reg;
        tmp_im_5_reg_914_pp0_iter25_reg <= tmp_im_5_reg_914_pp0_iter24_reg;
        tmp_im_5_reg_914_pp0_iter26_reg <= tmp_im_5_reg_914_pp0_iter25_reg;
        tmp_im_5_reg_914_pp0_iter27_reg <= tmp_im_5_reg_914_pp0_iter26_reg;
        tmp_im_5_reg_914_pp0_iter28_reg <= tmp_im_5_reg_914_pp0_iter27_reg;
        tmp_im_5_reg_914_pp0_iter29_reg <= tmp_im_5_reg_914_pp0_iter28_reg;
        tmp_im_5_reg_914_pp0_iter30_reg <= tmp_im_5_reg_914_pp0_iter29_reg;
        tmp_im_5_reg_914_pp0_iter31_reg <= tmp_im_5_reg_914_pp0_iter30_reg;
        tmp_im_5_reg_914_pp0_iter32_reg <= tmp_im_5_reg_914_pp0_iter31_reg;
        tmp_im_5_reg_914_pp0_iter33_reg <= tmp_im_5_reg_914_pp0_iter32_reg;
        tmp_im_5_reg_914_pp0_iter34_reg <= tmp_im_5_reg_914_pp0_iter33_reg;
        tmp_im_5_reg_914_pp0_iter35_reg <= tmp_im_5_reg_914_pp0_iter34_reg;
        tmp_im_5_reg_914_pp0_iter5_reg <= tmp_im_5_reg_914;
        tmp_im_5_reg_914_pp0_iter6_reg <= tmp_im_5_reg_914_pp0_iter5_reg;
        tmp_im_5_reg_914_pp0_iter7_reg <= tmp_im_5_reg_914_pp0_iter6_reg;
        tmp_im_5_reg_914_pp0_iter8_reg <= tmp_im_5_reg_914_pp0_iter7_reg;
        tmp_im_5_reg_914_pp0_iter9_reg <= tmp_im_5_reg_914_pp0_iter8_reg;
        tmp_re_5_reg_909 <= tmp_re_5_fu_482_p3;
        tmp_re_5_reg_909_pp0_iter10_reg <= tmp_re_5_reg_909_pp0_iter9_reg;
        tmp_re_5_reg_909_pp0_iter11_reg <= tmp_re_5_reg_909_pp0_iter10_reg;
        tmp_re_5_reg_909_pp0_iter12_reg <= tmp_re_5_reg_909_pp0_iter11_reg;
        tmp_re_5_reg_909_pp0_iter13_reg <= tmp_re_5_reg_909_pp0_iter12_reg;
        tmp_re_5_reg_909_pp0_iter14_reg <= tmp_re_5_reg_909_pp0_iter13_reg;
        tmp_re_5_reg_909_pp0_iter15_reg <= tmp_re_5_reg_909_pp0_iter14_reg;
        tmp_re_5_reg_909_pp0_iter16_reg <= tmp_re_5_reg_909_pp0_iter15_reg;
        tmp_re_5_reg_909_pp0_iter17_reg <= tmp_re_5_reg_909_pp0_iter16_reg;
        tmp_re_5_reg_909_pp0_iter18_reg <= tmp_re_5_reg_909_pp0_iter17_reg;
        tmp_re_5_reg_909_pp0_iter19_reg <= tmp_re_5_reg_909_pp0_iter18_reg;
        tmp_re_5_reg_909_pp0_iter20_reg <= tmp_re_5_reg_909_pp0_iter19_reg;
        tmp_re_5_reg_909_pp0_iter21_reg <= tmp_re_5_reg_909_pp0_iter20_reg;
        tmp_re_5_reg_909_pp0_iter22_reg <= tmp_re_5_reg_909_pp0_iter21_reg;
        tmp_re_5_reg_909_pp0_iter23_reg <= tmp_re_5_reg_909_pp0_iter22_reg;
        tmp_re_5_reg_909_pp0_iter24_reg <= tmp_re_5_reg_909_pp0_iter23_reg;
        tmp_re_5_reg_909_pp0_iter25_reg <= tmp_re_5_reg_909_pp0_iter24_reg;
        tmp_re_5_reg_909_pp0_iter26_reg <= tmp_re_5_reg_909_pp0_iter25_reg;
        tmp_re_5_reg_909_pp0_iter27_reg <= tmp_re_5_reg_909_pp0_iter26_reg;
        tmp_re_5_reg_909_pp0_iter28_reg <= tmp_re_5_reg_909_pp0_iter27_reg;
        tmp_re_5_reg_909_pp0_iter29_reg <= tmp_re_5_reg_909_pp0_iter28_reg;
        tmp_re_5_reg_909_pp0_iter30_reg <= tmp_re_5_reg_909_pp0_iter29_reg;
        tmp_re_5_reg_909_pp0_iter31_reg <= tmp_re_5_reg_909_pp0_iter30_reg;
        tmp_re_5_reg_909_pp0_iter32_reg <= tmp_re_5_reg_909_pp0_iter31_reg;
        tmp_re_5_reg_909_pp0_iter33_reg <= tmp_re_5_reg_909_pp0_iter32_reg;
        tmp_re_5_reg_909_pp0_iter34_reg <= tmp_re_5_reg_909_pp0_iter33_reg;
        tmp_re_5_reg_909_pp0_iter35_reg <= tmp_re_5_reg_909_pp0_iter34_reg;
        tmp_re_5_reg_909_pp0_iter5_reg <= tmp_re_5_reg_909;
        tmp_re_5_reg_909_pp0_iter6_reg <= tmp_re_5_reg_909_pp0_iter5_reg;
        tmp_re_5_reg_909_pp0_iter7_reg <= tmp_re_5_reg_909_pp0_iter6_reg;
        tmp_re_5_reg_909_pp0_iter8_reg <= tmp_re_5_reg_909_pp0_iter7_reg;
        tmp_re_5_reg_909_pp0_iter9_reg <= tmp_re_5_reg_909_pp0_iter8_reg;
        tmp_reg_879 <= tmp5_re_fu_358_p2[32'd26];
        tmp_s_reg_977 <= {{grp_fu_225_p2[55:24]}};
        trunc_ln134_6_reg_884 <= {{sub_ln134_fu_390_p2[51:26]}};
        trunc_ln134_7_reg_889 <= {{tmp5_re_fu_358_p2[26:2]}};
        trunc_ln135_6_reg_899 <= {{sub_ln135_fu_436_p2[51:26]}};
        trunc_ln135_7_reg_904 <= {{tmp5_im_fu_364_p2[26:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i105_load_reg_830 <= ap_sig_allocacmp_i105_load;
        i105_load_reg_830_pp0_iter1_reg <= i105_load_reg_830;
        in_data_im_load_reg_854 <= in_data_im_q0;
        in_data_re_load_reg_849 <= in_data_re_q0;
        sext_ln19_cast_reg_818 <= sext_ln19_cast_fu_233_p1;
        tmp2_re_1_cast_cast_reg_824 <= tmp2_re_1_cast_cast_fu_237_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter9_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter10_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter9_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter10_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter11_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter10_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter11_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter12_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter11_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter12_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter13_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter12_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter13_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter14_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter13_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter14_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter15_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter14_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter15_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter16_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter15_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter16_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter17_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter16_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter17_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter18_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter17_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter18_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter19_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter18_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter0_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter1_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter0_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter19_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter20_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter19_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter20_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter21_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter20_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter21_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter22_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter21_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter22_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter23_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter22_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter23_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter24_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter23_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter24_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter25_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter24_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter25_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter26_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter25_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter26_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter27_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter26_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter27_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter28_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter27_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter28_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter29_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter28_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter1_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter2_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter1_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter29_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter30_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter29_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter30_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter31_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter30_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter31_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter32_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter31_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter32_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter33_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter32_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter33_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter34_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter33_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter34_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter35_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter34_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_phi_reg_pp0_iter36_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter35_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter36_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter35_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        ap_phi_reg_pp0_iter38_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter37_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter38_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter37_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        ap_phi_reg_pp0_iter39_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter38_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter39_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter38_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter2_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter3_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter2_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        ap_phi_reg_pp0_iter40_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter39_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter40_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter39_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        ap_phi_reg_pp0_iter41_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter40_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter41_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter40_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        ap_phi_reg_pp0_iter42_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter41_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter42_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter41_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        ap_phi_reg_pp0_iter43_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter42_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter43_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter42_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        ap_phi_reg_pp0_iter44_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter43_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter44_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter43_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        ap_phi_reg_pp0_iter45_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter44_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter45_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter44_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        ap_phi_reg_pp0_iter46_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter45_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter46_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter45_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        ap_phi_reg_pp0_iter47_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter46_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter47_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter46_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        ap_phi_reg_pp0_iter48_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter47_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter48_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter47_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        ap_phi_reg_pp0_iter49_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter48_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter49_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter48_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter3_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter4_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter3_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        ap_phi_reg_pp0_iter50_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter49_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter50_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter49_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        ap_phi_reg_pp0_iter51_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter50_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter51_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter50_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        ap_phi_reg_pp0_iter52_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter51_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter52_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter51_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        ap_phi_reg_pp0_iter53_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter52_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter53_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter52_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        ap_phi_reg_pp0_iter54_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter53_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter54_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter53_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1))) begin
        ap_phi_reg_pp0_iter55_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter54_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter55_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter54_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        ap_phi_reg_pp0_iter56_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter55_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter56_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter55_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter56 == 1'b1))) begin
        ap_phi_reg_pp0_iter57_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter56_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter57_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter56_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter57 == 1'b1))) begin
        ap_phi_reg_pp0_iter58_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter57_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter58_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter57_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        ap_phi_reg_pp0_iter59_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter58_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter59_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter58_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter4_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter5_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter4_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        ap_phi_reg_pp0_iter60_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter59_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter60_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter59_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter60 == 1'b1))) begin
        ap_phi_reg_pp0_iter61_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter60_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter61_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter60_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter61 == 1'b1))) begin
        ap_phi_reg_pp0_iter62_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter61_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter62_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter61_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter62 == 1'b1))) begin
        ap_phi_reg_pp0_iter63_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter62_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter63_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter62_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter63 == 1'b1))) begin
        ap_phi_reg_pp0_iter64_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter63_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter64_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter63_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter64 == 1'b1))) begin
        ap_phi_reg_pp0_iter65_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter64_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter65_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter64_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter65 == 1'b1))) begin
        ap_phi_reg_pp0_iter66_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter65_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter66_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter65_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter66 == 1'b1))) begin
        ap_phi_reg_pp0_iter67_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter66_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter67_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter66_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter67 == 1'b1))) begin
        ap_phi_reg_pp0_iter68_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter67_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter68_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter67_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter68 == 1'b1))) begin
        ap_phi_reg_pp0_iter69_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter68_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter69_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter68_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter5_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter6_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter5_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter69 == 1'b1))) begin
        ap_phi_reg_pp0_iter70_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter69_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter70_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter69_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter70 == 1'b1))) begin
        ap_phi_reg_pp0_iter71_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter70_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter71_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter70_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter71 == 1'b1))) begin
        ap_phi_reg_pp0_iter72_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter71_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter72_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter71_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        ap_phi_reg_pp0_iter73_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter72_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter73_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter72_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        ap_phi_reg_pp0_iter74_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter73_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter74_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter73_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter74 == 1'b1))) begin
        ap_phi_reg_pp0_iter75_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter74_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter75_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter74_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter75 == 1'b1))) begin
        ap_phi_reg_pp0_iter76_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter75_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter76_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter75_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter76 == 1'b1))) begin
        ap_phi_reg_pp0_iter77_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter76_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter77_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter76_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter77 == 1'b1))) begin
        ap_phi_reg_pp0_iter78_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter77_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter78_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter77_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter78 == 1'b1))) begin
        ap_phi_reg_pp0_iter79_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter78_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter79_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter78_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter6_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter7_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter6_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter79 == 1'b1))) begin
        ap_phi_reg_pp0_iter80_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter79_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter80_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter79_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter80 == 1'b1))) begin
        ap_phi_reg_pp0_iter81_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter80_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter81_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter80_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter81 == 1'b1))) begin
        ap_phi_reg_pp0_iter82_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter81_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter82_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter81_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter82 == 1'b1))) begin
        ap_phi_reg_pp0_iter83_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter82_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter83_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter82_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter83 == 1'b1))) begin
        ap_phi_reg_pp0_iter84_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter83_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter84_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter83_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter84 == 1'b1))) begin
        ap_phi_reg_pp0_iter85_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter84_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter85_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter84_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter85 == 1'b1))) begin
        ap_phi_reg_pp0_iter86_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter85_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter86_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter85_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter86 == 1'b1))) begin
        ap_phi_reg_pp0_iter87_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter86_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter87_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter86_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        ap_phi_reg_pp0_iter88_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter87_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter88_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter87_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter88 == 1'b1))) begin
        ap_phi_reg_pp0_iter89_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter88_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter89_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter88_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter7_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter8_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter7_tmp_re_3_reg_178;
        x_reg_940 <= grp_fu_803_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter89 == 1'b1))) begin
        ap_phi_reg_pp0_iter90_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter89_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter90_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter89_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter90 == 1'b1))) begin
        ap_phi_reg_pp0_iter91_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter90_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter91_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter90_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter91 == 1'b1))) begin
        ap_phi_reg_pp0_iter92_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter91_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter92_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter91_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter92 == 1'b1))) begin
        ap_phi_reg_pp0_iter93_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter92_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter93_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter92_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter93 == 1'b1))) begin
        ap_phi_reg_pp0_iter94_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter93_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter94_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter93_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter94 == 1'b1))) begin
        ap_phi_reg_pp0_iter95_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter94_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter95_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter94_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter95 == 1'b1))) begin
        ap_phi_reg_pp0_iter96_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter95_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter96_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter95_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter96 == 1'b1))) begin
        ap_phi_reg_pp0_iter97_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter96_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter97_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter96_tmp_re_3_reg_178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter8_tmp_im_3_reg_189;
        ap_phi_reg_pp0_iter9_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter8_tmp_re_3_reg_178;
    end
end

always @ (*) begin
    if (((icmp_ln19_fu_269_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter99_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter99 == 1'b0) & (ap_enable_reg_pp0_iter98 == 1'b0) & (ap_enable_reg_pp0_iter97 == 1'b0) & (ap_enable_reg_pp0_iter96 == 1'b0) & (ap_enable_reg_pp0_iter95 == 1'b0) 
    & (ap_enable_reg_pp0_iter94 == 1'b0) & (ap_enable_reg_pp0_iter93 == 1'b0) & (ap_enable_reg_pp0_iter92 == 1'b0) & (ap_enable_reg_pp0_iter91 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter90 == 1'b0) & (ap_enable_reg_pp0_iter89 == 1'b0) & (ap_enable_reg_pp0_iter88 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 
    1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 
    == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i105_load = 2'd1;
    end else begin
        ap_sig_allocacmp_i105_load = i105_fu_110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_im_ce0_local = 1'b1;
    end else begin
        in_data_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_re_ce0_local = 1'b1;
    end else begin
        in_data_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter99 == 1'b1))) begin
        out_data_im_ce0_local = 1'b1;
    end else begin
        out_data_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter99 == 1'b1))) begin
        out_data_im_we0_local = 1'b1;
    end else begin
        out_data_im_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter99 == 1'b1))) begin
        out_data_re_ce0_local = 1'b1;
    end else begin
        out_data_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter99 == 1'b1))) begin
        out_data_re_we0_local = 1'b1;
    end else begin
        out_data_re_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_fu_792_p2 = ($signed(i105_load_reg_830_pp0_iter98_reg) + $signed(2'd3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp178 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_tmp_im_3_reg_189 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_re_3_reg_178 = 'bx;

assign ap_ready = ap_ready_sig;

assign grp_fu_225_p0 = zext_ln98_1_fu_571_p1;

assign grp_fu_229_p0 = zext_ln98_1_fu_571_p1;

assign grp_fu_625_p0 = {{tmp_s_reg_977}, {24'd0}};

assign grp_fu_625_p1 = zext_ln144_fu_622_p1;

assign grp_fu_638_p0 = {{tmp_46_reg_982}, {24'd0}};

assign grp_fu_638_p1 = zext_ln144_fu_622_p1;

assign grp_fu_803_p0 = sext_ln9_fu_536_p1;

assign grp_fu_803_p1 = sext_ln9_fu_536_p1;

assign i105_cast_fu_249_p1 = ap_sig_allocacmp_i105_load;

assign i_fu_259_p2 = (i105_cast_fu_249_p1 + 3'd1);

assign icmp_ln19_fu_269_p2 = ((i_fu_259_p2 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln316_fu_562_p2 = ((comp_re_reg_945 == 26'd0) ? 1'b1 : 1'b0);

assign in_data_im_address0 = zext_ln19_fu_253_p1;

assign in_data_im_ce0 = in_data_im_ce0_local;

assign in_data_re_address0 = zext_ln19_fu_253_p1;

assign in_data_re_ce0 = in_data_re_ce0_local;

assign mul_ln100_fu_213_p0 = sext_ln98_fu_294_p1;

assign mul_ln100_fu_213_p1 = sext_ln19_cast_reg_818;

assign mul_ln101_fu_217_p0 = sext_ln99_fu_310_p1;

assign mul_ln101_fu_217_p1 = tmp2_re_1_cast_cast_reg_824;

assign mul_ln98_2_fu_221_p0 = zext_ln98_fu_580_p1;

assign mul_ln98_2_fu_221_p1 = zext_ln98_fu_580_p1;

assign mul_ln98_fu_205_p0 = sext_ln98_fu_294_p1;

assign mul_ln98_fu_205_p1 = tmp2_re_1_cast_cast_reg_824;

assign mul_ln99_fu_209_p0 = sext_ln99_fu_310_p1;

assign mul_ln99_fu_209_p1 = sext_ln19_cast_reg_818;

assign mul_ln9_1_fu_543_p0 = sext_ln9_1_fu_540_p1;

assign mul_ln9_1_fu_543_p1 = sext_ln9_1_fu_540_p1;

assign out_data_im_address0 = zext_ln27_fu_797_p1;

assign out_data_im_ce0 = out_data_im_ce0_local;

assign out_data_im_d0 = tmp2_im_5_reg_1018;

assign out_data_im_we0 = out_data_im_we0_local;

assign out_data_re_address0 = zext_ln27_fu_797_p1;

assign out_data_re_ce0 = out_data_re_ce0_local;

assign out_data_re_d0 = tmp2_re_5_reg_1013;

assign out_data_re_we0 = out_data_re_we0_local;

assign sext_ln100_fu_352_p1 = $signed(tmp3_reg_869);

assign sext_ln101_fu_355_p1 = $signed(tmp4_reg_874);

assign sext_ln134_1_fu_462_p1 = $signed(trunc_ln134_6_reg_884);

assign sext_ln134_2_fu_469_p1 = $signed(trunc_ln134_7_reg_889);

assign sext_ln134_fu_378_p1 = $signed(shl_ln_fu_370_p3);

assign sext_ln135_1_fu_489_p1 = $signed(trunc_ln135_6_reg_899);

assign sext_ln135_2_fu_496_p1 = $signed(trunc_ln135_7_reg_904);

assign sext_ln135_fu_424_p1 = $signed(shl_ln1_fu_416_p3);

assign sext_ln19_cast_fu_233_p1 = $signed(sext_ln19);

assign sext_ln98_1_fu_346_p1 = $signed(tmp1_reg_859);

assign sext_ln98_fu_294_p1 = $signed(tmp2_re_4_fu_280_p3);

assign sext_ln99_1_fu_349_p1 = $signed(tmp2_reg_864);

assign sext_ln99_fu_310_p1 = $signed(tmp2_im_4_fu_287_p3);

assign sext_ln9_1_fu_540_p1 = $signed(tmp2_im_reg_919);

assign sext_ln9_fu_536_p1 = $signed(tmp2_re_fu_516_p4);

assign shl_ln134_1_fu_656_p3 = {{trunc_ln134_fu_652_p1}, {24'd0}};

assign shl_ln135_1_fu_698_p3 = {{trunc_ln135_fu_694_p1}, {24'd0}};

assign shl_ln1_fu_416_p3 = {{tmp5_im_fu_364_p2}, {24'd0}};

assign shl_ln_fu_370_p3 = {{tmp5_re_fu_358_p2}, {24'd0}};

assign sub_ln134_1_fu_476_p2 = (31'd0 - zext_ln134_fu_465_p1);

assign sub_ln134_2_fu_672_p2 = (51'd0 - shl_ln134_1_fu_656_p3);

assign sub_ln134_3_fu_688_p2 = (25'd0 - trunc_ln134_4_fu_678_p4);

assign sub_ln134_fu_390_p2 = ($signed(52'd0) - $signed(sext_ln134_fu_378_p1));

assign sub_ln135_1_fu_503_p2 = (31'd0 - zext_ln135_fu_492_p1);

assign sub_ln135_2_fu_714_p2 = (51'd0 - shl_ln135_1_fu_698_p3);

assign sub_ln135_3_fu_730_p2 = (25'd0 - trunc_ln135_4_fu_720_p4);

assign sub_ln135_fu_436_p2 = ($signed(52'd0) - $signed(sext_ln135_fu_424_p1));

assign tmp2_im_4_fu_287_p3 = {{in_data_im_load_reg_854}, {9'd0}};

assign tmp2_im_5_fu_784_p3 = ((tmp_80_fu_706_p3[0:0] == 1'b1) ? tmp_49_fu_764_p4 : tmp_50_fu_774_p4);

assign tmp2_im_6_fu_648_p1 = grp_fu_638_p2[31:0];

assign tmp2_re_1_cast_cast_fu_237_p1 = $signed(tmp2_re_1_cast);

assign tmp2_re_4_fu_280_p3 = {{in_data_re_load_reg_849}, {9'd0}};

assign tmp2_re_5_fu_756_p3 = ((tmp_79_fu_664_p3[0:0] == 1'b1) ? tmp_47_fu_736_p4 : tmp_48_fu_746_p4);

assign tmp2_re_6_fu_644_p1 = grp_fu_625_p2[31:0];

assign tmp2_re_fu_516_p4 = {{tmp_re_5_fu_482_p3[24:9]}};

assign tmp5_im_fu_364_p2 = ($signed(sext_ln101_fu_355_p1) + $signed(sext_ln100_fu_352_p1));

assign tmp5_re_fu_358_p2 = ($signed(sext_ln98_1_fu_346_p1) - $signed(sext_ln99_1_fu_349_p1));

assign tmp_47_fu_736_p4 = {{sub_ln134_3_fu_688_p2[24:9]}};

assign tmp_48_fu_746_p4 = {{ap_phi_reg_pp0_iter98_tmp_re_3_reg_178[26:11]}};

assign tmp_49_fu_764_p4 = {{sub_ln135_3_fu_730_p2[24:9]}};

assign tmp_50_fu_774_p4 = {{ap_phi_reg_pp0_iter98_tmp_im_3_reg_189[26:11]}};

assign tmp_79_fu_664_p3 = ap_phi_reg_pp0_iter98_tmp_re_3_reg_178[32'd31];

assign tmp_80_fu_706_p3 = ap_phi_reg_pp0_iter98_tmp_im_3_reg_189[32'd31];

assign tmp_im_5_fu_509_p3 = ((tmp_78_reg_894[0:0] == 1'b1) ? sub_ln135_1_fu_503_p2 : zext_ln135_1_fu_499_p1);

assign tmp_re_5_fu_482_p3 = ((tmp_reg_879[0:0] == 1'b1) ? sub_ln134_1_fu_476_p2 : zext_ln134_1_fu_472_p1);

assign trunc_ln134_4_fu_678_p4 = {{sub_ln134_2_fu_672_p2[50:26]}};

assign trunc_ln134_fu_652_p1 = ap_phi_reg_pp0_iter98_tmp_re_3_reg_178[26:0];

assign trunc_ln135_4_fu_720_p4 = {{sub_ln135_2_fu_714_p2[50:26]}};

assign trunc_ln135_fu_694_p1 = ap_phi_reg_pp0_iter98_tmp_im_3_reg_189[26:0];

assign trunc_ln19_fu_265_p1 = i_fu_259_p2[1:0];

assign zext_ln134_1_fu_472_p1 = $unsigned(sext_ln134_2_fu_469_p1);

assign zext_ln134_fu_465_p1 = $unsigned(sext_ln134_1_fu_462_p1);

assign zext_ln135_1_fu_499_p1 = $unsigned(sext_ln135_2_fu_496_p1);

assign zext_ln135_fu_492_p1 = $unsigned(sext_ln135_1_fu_489_p1);

assign zext_ln144_fu_622_p1 = tmp1_4_reg_972;

assign zext_ln19_fu_253_p1 = ap_sig_allocacmp_i105_load;

assign zext_ln27_fu_797_p1 = add_ln27_fu_792_p2;

assign zext_ln98_1_fu_571_p1 = comp_re_reg_945;

assign zext_ln98_fu_580_p1 = comp_re_reg_945_pp0_iter36_reg;

endmodule //crosscorr_run_Pipeline_VITIS_LOOP_19_1
