###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Mon Apr 17 22:07:35 2023
#  Design:            ORCA_TOP
#  Command:           defOut -selected ../outputs/ORCA_TOP.floorplan.innovus.macros.lab2.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ORCA_TOP ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_X REAL 770.0320 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0320 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 770.0320 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 780064 780064 ) ;

COMPONENTS 40 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 SRAM2RW64x8 + FIXED ( 500363 701424 ) W
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 SRAM2RW64x8 + FIXED ( 409725 702292 ) FE
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 SRAM2RW64x8 + FIXED ( 592904 701563 ) E
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 SRAM2RW64x8 + FIXED ( 683940 699977 ) E
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 SRAM2RW64x8 + FIXED ( 410980 622121 ) FW
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 SRAM2RW64x8 + FIXED ( 500132 621124 ) FE
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 SRAM2RW64x8 + FIXED ( 590617 622544 ) E
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 SRAM2RW64x8 + FIXED ( 684117 620535 ) W
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 SRAM2RW64x8 + FIXED ( 411265 543566 ) FE
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 SRAM2RW64x8 + FIXED ( 500131 544120 ) FE
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 SRAM2RW64x8 + FIXED ( 592124 543504 ) FE
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 SRAM2RW64x8 + FIXED ( 682055 546127 ) E
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 SRAM2RW64x8 + FIXED ( 412190 467566 ) FW
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 SRAM2RW64x8 + FIXED ( 501717 468425 ) FE
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 SRAM2RW64x8 + FIXED ( 590921 468985 ) E
 ;
- I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 SRAM2RW64x8 + FIXED ( 681098 471582 ) FW
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 SRAM2RW32x4 + FIXED ( 11341 11513 ) N
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 SRAM2RW32x4 + FIXED ( 11374 140826 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 SRAM2RW32x4 + FIXED ( 73635 75683 ) FE
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 SRAM2RW32x4 + FIXED ( 75108 10091 ) N
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 SRAM2RW32x4 + FIXED ( 203065 75460 ) FN
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 SRAM2RW32x4 + FIXED ( 139020 10092 ) N
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 SRAM2RW32x4 + FIXED ( 203964 8883 ) FE
 ;
- I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8 SRAM2RW32x4 + FIXED ( 11440 75181 ) N
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 SRAM2RW32x4 + FIXED ( 14019 269351 ) FW
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 SRAM2RW32x4 + FIXED ( 77971 270937 ) FW
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 SRAM2RW32x4 + FIXED ( 138902 75850 ) FW
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 SRAM2RW32x4 + FIXED ( 77555 334227 ) FN
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 SRAM2RW32x4 + FIXED ( 11865 334552 ) FW
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 SRAM2RW32x4 + FIXED ( 77556 204321 ) FW
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 SRAM2RW32x4 + FIXED ( 13960 204685 ) E
 ;
- I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 SRAM2RW32x4 + FIXED ( 75816 139821 ) E
 ;
- I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM SRAM2RW128x16 + FIXED ( 478020 10164 ) FW
 ;
- I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM SRAM2RW128x16 + FIXED ( 479335 105758 ) FW
 ;
- I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM SRAM2RW128x16 + FIXED ( 622743 106546 ) W
 ;
- I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM SRAM2RW128x16 + FIXED ( 621765 11380 ) W
 ;
- I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 SRAM2RW64x32 + FIXED ( 12709 568512 ) S
 ;
- I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 SRAM2RW64x32 + FIXED ( 153871 566227 ) N
 ;
- I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 SRAM2RW64x32 + FIXED ( 12406 675401 ) FN
 ;
- I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 SRAM2RW64x32 + FIXED ( 155153 675005 ) FN
 ;
END COMPONENTS

PINS 247 ;
- sdram_clk + NET sd_CK + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 380000 0 ) N ;
- sys_2x_clk + NET sys_2x_clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 380304 0 ) N ;
- shutdown + NET shutdown + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 380608 0 ) N ;
- test_mode + NET test_mode + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 380912 0 ) N ;
- test_si[5] + NET test_si[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 381216 0 ) N ;
- test_si[4] + NET test_si[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 381520 0 ) N ;
- test_si[3] + NET test_si[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 381824 0 ) N ;
- test_si[2] + NET test_si[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 382128 0 ) N ;
- test_si[1] + NET test_si[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 382432 0 ) N ;
- test_si[0] + NET test_si[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 382736 0 ) N ;
- test_so[5] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 383040 0 ) N ;
- test_so[4] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 383344 0 ) N ;
- test_so[3] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 383648 0 ) N ;
- test_so[2] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 383952 0 ) N ;
- test_so[1] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 384256 0 ) N ;
- test_so[0] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 384560 0 ) N ;
- scan_enable + NET scan_enable + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 384864 0 ) N ;
- ate_clk + NET ate_clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 385168 0 ) N ;
- occ_bypass + NET occ_bypass + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 385472 0 ) N ;
- occ_reset + NET occ_reset + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 385776 0 ) N ;
- pclk + NET pclk + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 386080 0 ) N ;
- prst_n + NET prst_n + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 386384 0 ) N ;
- pidsel + NET pidsel + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 386688 0 ) N ;
- pgnt_n + NET pgnt_n + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 386992 0 ) N ;
- pad_in[31] + NET pad_in[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 387296 0 ) N ;
- pad_in[30] + NET pad_in[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 387600 0 ) N ;
- pad_in[29] + NET pad_in[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 387904 0 ) N ;
- pad_in[28] + NET pad_in[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 388208 0 ) N ;
- pad_in[27] + NET pad_in[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 388512 0 ) N ;
- pad_in[26] + NET pad_in[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 388816 0 ) N ;
- pad_in[25] + NET pad_in[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 389120 0 ) N ;
- pad_in[24] + NET pad_in[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 389424 0 ) N ;
- pad_in[23] + NET pad_in[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 389728 0 ) N ;
- pad_in[22] + NET pad_in[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 390032 0 ) N ;
- pad_in[21] + NET pad_in[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 390336 0 ) N ;
- pad_in[20] + NET pad_in[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 390640 0 ) N ;
- pad_in[19] + NET pad_in[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 390944 0 ) N ;
- pad_in[18] + NET pad_in[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 391248 0 ) N ;
- pad_in[17] + NET pad_in[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 391552 0 ) N ;
- pad_in[16] + NET pad_in[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 391856 0 ) N ;
- pad_in[15] + NET pad_in[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 392160 0 ) N ;
- pad_in[14] + NET pad_in[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 392464 0 ) N ;
- pad_in[13] + NET pad_in[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 392768 0 ) N ;
- pad_in[12] + NET pad_in[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 393072 0 ) N ;
- pad_in[11] + NET pad_in[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 393376 0 ) N ;
- pad_in[10] + NET pad_in[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 393680 0 ) N ;
- pad_in[9] + NET pad_in[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 393984 0 ) N ;
- pad_in[8] + NET pad_in[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 394288 0 ) N ;
- pad_in[7] + NET pad_in[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 394592 0 ) N ;
- pad_in[6] + NET pad_in[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 394896 0 ) N ;
- pad_in[5] + NET pad_in[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 395200 0 ) N ;
- pad_in[4] + NET pad_in[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 395504 0 ) N ;
- pad_in[3] + NET pad_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 395808 0 ) N ;
- pad_in[2] + NET pad_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 396112 0 ) N ;
- pad_in[1] + NET pad_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 396416 0 ) N ;
- pad_in[0] + NET pad_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 396720 0 ) N ;
- pad_out[31] + NET pad_out[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 397024 0 ) N ;
- pad_out[30] + NET pad_out[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 397328 0 ) N ;
- pad_out[29] + NET pad_out[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 397632 0 ) N ;
- pad_out[28] + NET pad_out[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 397936 0 ) N ;
- pad_out[27] + NET pad_out[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 398240 0 ) N ;
- pad_out[26] + NET pad_out[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 398544 0 ) N ;
- pad_out[25] + NET pad_out[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 398848 0 ) N ;
- pad_out[24] + NET pad_out[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 399152 0 ) N ;
- pad_out[23] + NET pad_out[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 399456 0 ) N ;
- pad_out[22] + NET pad_out[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 399760 0 ) N ;
- pad_out[21] + NET pad_out[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 400064 0 ) N ;
- pad_out[20] + NET pad_out[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 400368 0 ) N ;
- pad_out[19] + NET pad_out[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 400672 0 ) N ;
- pad_out[18] + NET pad_out[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 400976 0 ) N ;
- pad_out[17] + NET pad_out[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 401280 0 ) N ;
- pad_out[16] + NET pad_out[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 401584 0 ) N ;
- pad_out[15] + NET pad_out[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 401888 0 ) N ;
- pad_out[14] + NET pad_out[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 402192 0 ) N ;
- pad_out[13] + NET pad_out[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 402496 0 ) N ;
- pad_out[12] + NET pad_out[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 402800 0 ) N ;
- pad_out[11] + NET pad_out[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 403104 0 ) N ;
- pad_out[10] + NET pad_out[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 403408 0 ) N ;
- pad_out[9] + NET pad_out[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 403712 0 ) N ;
- pad_out[8] + NET pad_out[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 404016 0 ) N ;
- pad_out[7] + NET pad_out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 404320 0 ) N ;
- pad_out[6] + NET pad_out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 404624 0 ) N ;
- pad_out[5] + NET pad_out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 404928 0 ) N ;
- pad_out[4] + NET pad_out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 405232 0 ) N ;
- pad_out[3] + NET pad_out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 405536 0 ) N ;
- pad_out[2] + NET pad_out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 405840 0 ) N ;
- pad_out[1] + NET pad_out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 406144 0 ) N ;
- pad_out[0] + NET pad_out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 406448 0 ) N ;
- pad_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 406752 0 ) N ;
- ppar_in + NET ppar_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 407056 0 ) N ;
- ppar_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 407360 0 ) N ;
- ppar_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 407664 0 ) N ;
- pc_be_in[3] + NET pc_be_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 407968 0 ) N ;
- pc_be_in[2] + NET pc_be_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 408272 0 ) N ;
- pc_be_in[1] + NET pc_be_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 408576 0 ) N ;
- pc_be_in[0] + NET pc_be_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 408880 0 ) N ;
- pc_be_out[3] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 409184 0 ) N ;
- pc_be_out[2] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 409488 0 ) N ;
- pc_be_out[1] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 409792 0 ) N ;
- pc_be_out[0] + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 410096 0 ) N ;
- pc_be_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 410400 0 ) N ;
- pframe_n_in + NET pframe_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 410704 0 ) N ;
- pframe_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 411008 0 ) N ;
- pframe_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 411312 0 ) N ;
- ptrdy_n_in + NET ptrdy_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 411616 0 ) N ;
- ptrdy_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 411920 0 ) N ;
- ptrdy_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 412224 0 ) N ;
- pirdy_n_in + NET pirdy_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 412528 0 ) N ;
- pirdy_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 412832 0 ) N ;
- pirdy_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 413136 0 ) N ;
- pdevsel_n_in + NET pdevsel_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 413440 0 ) N ;
- pdevsel_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 413744 0 ) N ;
- pdevsel_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 414048 0 ) N ;
- pstop_n_in + NET pstop_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 414352 0 ) N ;
- pstop_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 414656 0 ) N ;
- pstop_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 414960 0 ) N ;
- pperr_n_in + NET pperr_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 415264 0 ) N ;
- pperr_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 415568 0 ) N ;
- pperr_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 415872 0 ) N ;
- pserr_n_in + NET pserr_n_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 416176 0 ) N ;
- pserr_n_out + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 416480 0 ) N ;
- pserr_n_en + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 416784 0 ) N ;
- preq_n + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 417088 0 ) N ;
- pack_n + NET VSS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M6 ( -28 0 ) ( 28 286 )
  + FIXED ( 417392 0 ) N ;
- pm66en + NET pm66en + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380000 0 ) N ;
- sd_A[9] + NET sd_A[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380152 0 ) N ;
- sd_A[8] + NET sd_A[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380304 0 ) N ;
- sd_A[7] + NET sd_A[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380456 0 ) N ;
- sd_A[6] + NET sd_A[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380608 0 ) N ;
- sd_A[5] + NET sd_A[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380760 0 ) N ;
- sd_A[4] + NET sd_A[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 380912 0 ) N ;
- sd_A[3] + NET sd_A[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381064 0 ) N ;
- sd_A[2] + NET sd_A[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381216 0 ) N ;
- sd_A[1] + NET sd_A[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381368 0 ) N ;
- sd_A[0] + NET sd_A[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381520 0 ) N ;
- sd_CK + NET sd_CK + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381672 0 ) N ;
- sd_CKn + NET sd_CKn + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381824 0 ) N ;
- sd_LD + NET sd_LD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 381976 0 ) N ;
- sd_RW + NET sd_RW + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 382128 0 ) N ;
- sd_BWS[1] + NET sd_BWS[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 382280 0 ) N ;
- sd_BWS[0] + NET sd_BWS[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 382432 0 ) N ;
- sd_DQ_in[31] + NET sd_DQ_in[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 382584 0 ) N ;
- sd_DQ_in[30] + NET sd_DQ_in[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 382736 0 ) N ;
- sd_DQ_in[29] + NET sd_DQ_in[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 382888 0 ) N ;
- sd_DQ_in[28] + NET sd_DQ_in[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383040 0 ) N ;
- sd_DQ_in[27] + NET sd_DQ_in[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383192 0 ) N ;
- sd_DQ_in[26] + NET sd_DQ_in[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383344 0 ) N ;
- sd_DQ_in[25] + NET sd_DQ_in[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383496 0 ) N ;
- sd_DQ_in[24] + NET sd_DQ_in[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383648 0 ) N ;
- sd_DQ_in[23] + NET sd_DQ_in[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383800 0 ) N ;
- sd_DQ_in[22] + NET sd_DQ_in[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 383952 0 ) N ;
- sd_DQ_in[21] + NET sd_DQ_in[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 384104 0 ) N ;
- sd_DQ_in[20] + NET sd_DQ_in[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 384256 0 ) N ;
- sd_DQ_in[19] + NET sd_DQ_in[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 384408 0 ) N ;
- sd_DQ_in[18] + NET sd_DQ_in[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 384560 0 ) N ;
- sd_DQ_in[17] + NET sd_DQ_in[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 384712 0 ) N ;
- sd_DQ_in[16] + NET sd_DQ_in[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 384864 0 ) N ;
- sd_DQ_in[15] + NET sd_DQ_in[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385016 0 ) N ;
- sd_DQ_in[14] + NET sd_DQ_in[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385168 0 ) N ;
- sd_DQ_in[13] + NET sd_DQ_in[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385320 0 ) N ;
- sd_DQ_in[12] + NET sd_DQ_in[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385472 0 ) N ;
- sd_DQ_in[11] + NET sd_DQ_in[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385624 0 ) N ;
- sd_DQ_in[10] + NET sd_DQ_in[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385776 0 ) N ;
- sd_DQ_in[9] + NET sd_DQ_in[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 385928 0 ) N ;
- sd_DQ_in[8] + NET sd_DQ_in[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386080 0 ) N ;
- sd_DQ_in[7] + NET sd_DQ_in[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386232 0 ) N ;
- sd_DQ_in[6] + NET sd_DQ_in[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386384 0 ) N ;
- sd_DQ_in[5] + NET sd_DQ_in[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386536 0 ) N ;
- sd_DQ_in[4] + NET sd_DQ_in[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386688 0 ) N ;
- sd_DQ_in[3] + NET sd_DQ_in[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386840 0 ) N ;
- sd_DQ_in[2] + NET sd_DQ_in[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 386992 0 ) N ;
- sd_DQ_in[1] + NET sd_DQ_in[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 387144 0 ) N ;
- sd_DQ_in[0] + NET sd_DQ_in[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 387296 0 ) N ;
- sd_DQ_out[31] + NET sd_DQ_out[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 387448 0 ) N ;
- sd_DQ_out[30] + NET sd_DQ_out[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 387600 0 ) N ;
- sd_DQ_out[29] + NET sd_DQ_out[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 387752 0 ) N ;
- sd_DQ_out[28] + NET sd_DQ_out[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 387904 0 ) N ;
- sd_DQ_out[27] + NET sd_DQ_out[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388056 0 ) N ;
- sd_DQ_out[26] + NET sd_DQ_out[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388208 0 ) N ;
- sd_DQ_out[25] + NET sd_DQ_out[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388360 0 ) N ;
- sd_DQ_out[24] + NET sd_DQ_out[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388512 0 ) N ;
- sd_DQ_out[23] + NET sd_DQ_out[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388664 0 ) N ;
- sd_DQ_out[22] + NET sd_DQ_out[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388816 0 ) N ;
- sd_DQ_out[21] + NET sd_DQ_out[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 388968 0 ) N ;
- sd_DQ_out[20] + NET sd_DQ_out[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 389120 0 ) N ;
- sd_DQ_out[19] + NET sd_DQ_out[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 389272 0 ) N ;
- sd_DQ_out[18] + NET sd_DQ_out[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 389424 0 ) N ;
- sd_DQ_out[17] + NET sd_DQ_out[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 389576 0 ) N ;
- sd_DQ_out[16] + NET sd_DQ_out[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 389728 0 ) N ;
- sd_DQ_out[15] + NET sd_DQ_out[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 389880 0 ) N ;
- sd_DQ_out[14] + NET sd_DQ_out[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390032 0 ) N ;
- sd_DQ_out[13] + NET sd_DQ_out[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390184 0 ) N ;
- sd_DQ_out[12] + NET sd_DQ_out[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390336 0 ) N ;
- sd_DQ_out[11] + NET sd_DQ_out[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390488 0 ) N ;
- sd_DQ_out[10] + NET sd_DQ_out[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390640 0 ) N ;
- sd_DQ_out[9] + NET sd_DQ_out[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390792 0 ) N ;
- sd_DQ_out[8] + NET sd_DQ_out[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 390944 0 ) N ;
- sd_DQ_out[7] + NET sd_DQ_out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 391096 0 ) N ;
- sd_DQ_out[6] + NET sd_DQ_out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 391248 0 ) N ;
- sd_DQ_out[5] + NET sd_DQ_out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 391400 0 ) N ;
- sd_DQ_out[4] + NET sd_DQ_out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 391552 0 ) N ;
- sd_DQ_out[3] + NET sd_DQ_out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 391704 0 ) N ;
- sd_DQ_out[2] + NET sd_DQ_out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 391856 0 ) N ;
- sd_DQ_out[1] + NET sd_DQ_out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392008 0 ) N ;
- sd_DQ_out[0] + NET sd_DQ_out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392160 0 ) N ;
- sd_DQ_en[31] + NET sd_DQ_en[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392312 0 ) N ;
- sd_DQ_en[30] + NET sd_DQ_en[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392464 0 ) N ;
- sd_DQ_en[29] + NET sd_DQ_en[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392616 0 ) N ;
- sd_DQ_en[28] + NET sd_DQ_en[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392768 0 ) N ;
- sd_DQ_en[27] + NET sd_DQ_en[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 392920 0 ) N ;
- sd_DQ_en[26] + NET sd_DQ_en[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393072 0 ) N ;
- sd_DQ_en[25] + NET sd_DQ_en[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393224 0 ) N ;
- sd_DQ_en[24] + NET sd_DQ_en[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393376 0 ) N ;
- sd_DQ_en[23] + NET sd_DQ_en[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393528 0 ) N ;
- sd_DQ_en[22] + NET sd_DQ_en[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393680 0 ) N ;
- sd_DQ_en[21] + NET sd_DQ_en[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393832 0 ) N ;
- sd_DQ_en[20] + NET sd_DQ_en[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 393984 0 ) N ;
- sd_DQ_en[19] + NET sd_DQ_en[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 394136 0 ) N ;
- sd_DQ_en[18] + NET sd_DQ_en[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 394288 0 ) N ;
- sd_DQ_en[17] + NET sd_DQ_en[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 394440 0 ) N ;
- sd_DQ_en[16] + NET sd_DQ_en[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 394592 0 ) N ;
- sd_DQ_en[15] + NET sd_DQ_en[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 394744 0 ) N ;
- sd_DQ_en[14] + NET sd_DQ_en[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 394896 0 ) N ;
- sd_DQ_en[13] + NET sd_DQ_en[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395048 0 ) N ;
- sd_DQ_en[12] + NET sd_DQ_en[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395200 0 ) N ;
- sd_DQ_en[11] + NET sd_DQ_en[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395352 0 ) N ;
- sd_DQ_en[10] + NET sd_DQ_en[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395504 0 ) N ;
- sd_DQ_en[9] + NET sd_DQ_en[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395656 0 ) N ;
- sd_DQ_en[8] + NET sd_DQ_en[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395808 0 ) N ;
- sd_DQ_en[7] + NET sd_DQ_en[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 395960 0 ) N ;
- sd_DQ_en[6] + NET sd_DQ_en[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 396112 0 ) N ;
- sd_DQ_en[5] + NET sd_DQ_en[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 396264 0 ) N ;
- sd_DQ_en[4] + NET sd_DQ_en[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 396416 0 ) N ;
- sd_DQ_en[3] + NET sd_DQ_en[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 396568 0 ) N ;
- sd_DQ_en[2] + NET sd_DQ_en[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 396720 0 ) N ;
- sd_DQ_en[1] + NET sd_DQ_en[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 396872 0 ) N ;
- sd_DQ_en[0] + NET sd_DQ_en[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397024 0 ) N ;
- test_mode_1 + NET test_mode_1 + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397176 0 ) N ;
- scan_enable_2 + NET scan_enable_2 + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397328 0 ) N ;
- DFT_sdi_1 + NET DFT_sdi_1 + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397480 0 ) N ;
- DFT_sdo_1 + NET DFT_sdo_1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397632 0 ) N ;
- DFT_sdi_2 + NET DFT_sdi_2 + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397784 0 ) N ;
- DFT_sdo_2 + NET DFT_sdo_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 397936 0 ) N ;
- DFT_sdi_3 + NET DFT_sdi_3 + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 398088 0 ) N ;
- DFT_sdo_3 + NET DFT_sdo_3 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 398240 0 ) N ;
- DFT_sdi_4 + NET DFT_sdi_4 + DIRECTION INPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 398392 0 ) N ;
- DFT_sdo_4 + NET DFT_sdo_4 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M8 ( -28 0 ) ( 28 286 )
  + FIXED ( 398544 0 ) N ;
END PINS

BLOCKAGES 160 ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 141153 769913 ) ( 300559 780064 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 286559 675005 ) ( 300559 769913 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 141153 675005 ) ( 155153 769913 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_1 RECT ( 141153 661005 ) ( 300559 675005 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 0 770309 ) ( 157812 780064 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 143812 675401 ) ( 157812 770309 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 0 675401 ) ( 12406 770309 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM_0 RECT ( 0 661401 ) ( 157812 675401 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 139871 661135 ) ( 299277 675135 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 285277 566227 ) ( 299277 661135 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 139871 566227 ) ( 153871 661135 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_1 RECT ( 139871 552227 ) ( 299277 566227 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 0 663420 ) ( 158115 677420 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 144115 568512 ) ( 158115 663420 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 0 568512 ) ( 12709 663420 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM_0 RECT ( 0 554512 ) ( 158115 568512 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 607765 99010 ) ( 771438 113010 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 757438 11380 ) ( 771438 99010 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 607765 11380 ) ( 621765 99010 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM RECT ( 607765 0 ) ( 771438 11380 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 608743 194176 ) ( 772416 208176 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 758416 106546 ) ( 772416 194176 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 608743 106546 ) ( 622743 194176 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM RECT ( 608743 92546 ) ( 772416 106546 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 465335 193388 ) ( 629008 207388 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 615008 105758 ) ( 629008 193388 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 465335 105758 ) ( 479335 193388 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM RECT ( 465335 91758 ) ( 629008 105758 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 464020 97794 ) ( 627693 111794 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 613693 10164 ) ( 627693 97794 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 464020 10164 ) ( 478020 97794 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM RECT ( 464020 0 ) ( 627693 10164 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 61816 194426 ) ( 144751 208426 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 130751 139821 ) ( 144751 194426 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 61816 139821 ) ( 75816 194426 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 RECT ( 61816 125821 ) ( 144751 139821 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 0 259290 ) ( 82895 273290 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 68895 204685 ) ( 82895 259290 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 0 204685 ) ( 13960 259290 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 RECT ( 0 190685 ) ( 82895 204685 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 63556 258926 ) ( 146491 272926 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 132491 204321 ) ( 146491 258926 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 63556 204321 ) ( 77556 258926 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 RECT ( 63556 190321 ) ( 146491 204321 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 0 389157 ) ( 80800 403157 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 66800 334552 ) ( 80800 389157 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 0 334552 ) ( 11865 389157 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 RECT ( 0 320552 ) ( 80800 334552 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 63555 389162 ) ( 146160 403162 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 132160 334227 ) ( 146160 389162 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 63555 334227 ) ( 77555 389162 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4 RECT ( 63555 320227 ) ( 146160 334227 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 124902 130455 ) ( 207837 144455 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 193837 75850 ) ( 207837 130455 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 124902 75850 ) ( 138902 130455 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3 RECT ( 124902 61850 ) ( 207837 75850 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 63971 325542 ) ( 146906 339542 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 132906 270937 ) ( 146906 325542 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 63971 270937 ) ( 77971 325542 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2 RECT ( 63971 256937 ) ( 146906 270937 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 19 323956 ) ( 82954 337956 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 68954 269351 ) ( 82954 323956 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 19 269351 ) ( 14019 323956 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1 RECT ( 19 255351 ) ( 82954 269351 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 0 130116 ) ( 80045 144116 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 66045 75181 ) ( 80045 130116 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 0 75181 ) ( 11440 130116 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 RECT ( 0 61181 ) ( 80045 75181 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 189964 63488 ) ( 272899 77488 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 258899 8883 ) ( 272899 63488 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 189964 8883 ) ( 203964 63488 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 RECT ( 189964 0 ) ( 272899 8883 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 125020 65027 ) ( 207625 79027 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 193625 10092 ) ( 207625 65027 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 125020 10092 ) ( 139020 65027 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 RECT ( 125020 0 ) ( 207625 10092 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 189065 130395 ) ( 271670 144395 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 257670 75460 ) ( 271670 130395 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 189065 75460 ) ( 203065 130395 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 RECT ( 189065 61460 ) ( 271670 75460 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 61108 65026 ) ( 143713 79026 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 129713 10091 ) ( 143713 65026 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 61108 10091 ) ( 75108 65026 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 RECT ( 61108 0 ) ( 143713 10091 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 59635 130288 ) ( 142570 144288 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 128570 75683 ) ( 142570 130288 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 59635 75683 ) ( 73635 130288 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 RECT ( 59635 61683 ) ( 142570 75683 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 0 195761 ) ( 79979 209761 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 65979 140826 ) ( 79979 195761 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 0 140826 ) ( 11374 195761 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 RECT ( 0 126826 ) ( 79979 140826 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 0 66448 ) ( 79946 80448 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 65946 11513 ) ( 79946 66448 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 0 11513 ) ( 11341 66448 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 RECT ( 0 0 ) ( 79946 11513 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 667098 537324 ) ( 777149 551324 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 763149 471582 ) ( 777149 537324 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 667098 471582 ) ( 681098 537324 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 RECT ( 667098 457582 ) ( 777149 471582 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 576921 534727 ) ( 686972 548727 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 672972 468985 ) ( 686972 534727 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 576921 468985 ) ( 590921 534727 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 RECT ( 576921 454985 ) ( 686972 468985 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 487717 534167 ) ( 597768 548167 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 583768 468425 ) ( 597768 534167 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 487717 468425 ) ( 501717 534167 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 RECT ( 487717 454425 ) ( 597768 468425 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 398190 533308 ) ( 508241 547308 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 494241 467566 ) ( 508241 533308 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 398190 467566 ) ( 412190 533308 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 RECT ( 398190 453566 ) ( 508241 467566 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 668055 611869 ) ( 778106 625869 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 764106 546127 ) ( 778106 611869 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 668055 546127 ) ( 682055 611869 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 RECT ( 668055 532127 ) ( 778106 546127 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 578124 609246 ) ( 688175 623246 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 674175 543504 ) ( 688175 609246 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 578124 543504 ) ( 592124 609246 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 RECT ( 578124 529504 ) ( 688175 543504 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 486131 609862 ) ( 596182 623862 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 582182 544120 ) ( 596182 609862 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 486131 544120 ) ( 500131 609862 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 RECT ( 486131 530120 ) ( 596182 544120 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 397265 609308 ) ( 507316 623308 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 493316 543566 ) ( 507316 609308 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 397265 543566 ) ( 411265 609308 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 RECT ( 397265 529566 ) ( 507316 543566 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 670117 686277 ) ( 780064 700277 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 766168 620535 ) ( 780064 686277 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 670117 620535 ) ( 684117 686277 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 RECT ( 670117 606535 ) ( 780064 620535 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 576617 688286 ) ( 686668 702286 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 672668 622544 ) ( 686668 688286 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 576617 622544 ) ( 590617 688286 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 RECT ( 576617 608544 ) ( 686668 622544 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 486132 686866 ) ( 596183 700866 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 582183 621124 ) ( 596183 686866 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 486132 621124 ) ( 500132 686866 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 RECT ( 486132 607124 ) ( 596183 621124 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 396980 687863 ) ( 507031 701863 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 493031 622121 ) ( 507031 687863 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 396980 622121 ) ( 410980 687863 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 RECT ( 396980 608121 ) ( 507031 622121 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 669940 765719 ) ( 779991 779719 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 765991 699977 ) ( 779991 765719 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 669940 699977 ) ( 683940 765719 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 RECT ( 669940 685977 ) ( 779991 699977 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 578904 767305 ) ( 688955 780064 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 674955 701563 ) ( 688955 767305 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 578904 701563 ) ( 592904 767305 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 RECT ( 578904 687563 ) ( 688955 701563 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 395725 768034 ) ( 505776 780064 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 491776 702292 ) ( 505776 768034 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 395725 702292 ) ( 409725 768034 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 RECT ( 395725 688292 ) ( 505776 702292 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 486363 767166 ) ( 596414 780064 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 582414 701424 ) ( 596414 767166 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 486363 701424 ) ( 500363 767166 ) ;
   - PLACEMENT + PARTIAL  20 + COMPONENT I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 RECT ( 486363 687424 ) ( 596414 701424 ) ;
END BLOCKAGES

END DESIGN
