{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 23:42:03 2009 " "Info: Processing started: Sat Oct 24 23:42:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\] 135.57 MHz 7.376 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 135.57 MHz between source memory \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\]\" (period= 7.376 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.381 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 4; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.381 ns) 3.381 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\] 2 MEM M4K_X23_Y10 2 " "Info: 2: + IC(0.000 ns) + CELL(3.381 ns) = 3.381 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.381 ns ( 100.00 % ) " "Info: Total cell delay = 3.381 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.381ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.024 ns - Smallest " "Info: - Smallest clock skew is -0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.677 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.749 ns) 2.677 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\] 3 MEM M4K_X23_Y10 2 " "Info: 3: + IC(0.743 ns) + CELL(0.749 ns) = 2.677 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.798 ns ( 67.16 % ) " "Info: Total cell delay = 1.798 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.749ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.701 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.773 ns) 2.701 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y10 4 " "Info: 3: + IC(0.743 ns) + CELL(0.773 ns) = 2.701 ns; Loc. = M4K_X23_Y10; Fanout = 4; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 67.46 % ) " "Info: Total cell delay = 1.822 ns ( 67.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.54 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.773ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.749ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.773ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.242 ns + " "Info: + Micro clock to output delay of source is 0.242 ns" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } } { "db/altsyncram_t5b1.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.381ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.749ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.773ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\] CLEAR CLK 8.728 ns register " "Info: tsu for register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\]\" (data pin = \"CLEAR\", clock pin = \"CLK\") is 8.728 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.381 ns + Longest pin register " "Info: + Longest pin to register delay is 11.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLEAR 1 PIN PIN_A12 54 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_A12; Fanout = 54; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.007 ns) + CELL(0.442 ns) 7.329 ns N_N3:inst2\|UD~3 2 COMB LCCOMB_X20_Y9_N0 10 " "Info: 2: + IC(6.007 ns) + CELL(0.442 ns) = 7.329 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 10; COMB Node = 'N_N3:inst2\|UD~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { CLEAR N_N3:inst2|UD~3 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.512 ns) 8.713 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X19_Y10_N6 2 " "Info: 3: + IC(0.872 ns) + CELL(0.512 ns) = 8.713 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { N_N3:inst2|UD~3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.795 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita1~COUT 4 COMB LCCOMB_X19_Y10_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 8.795 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.877 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~COUT 5 COMB LCCOMB_X19_Y10_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 8.877 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.351 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~0 6 COMB LCCOMB_X19_Y10_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.474 ns) = 9.351 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.184 ns) 10.106 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|cout_actual 7 COMB LCCOMB_X20_Y10_N28 3 " "Info: 7: + IC(0.571 ns) + CELL(0.184 ns) = 10.106 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 3; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|cout_actual'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.766 ns) 11.381 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\] 8 REG LCFF_X19_Y10_N11 10 " "Info: 8: + IC(0.509 ns) + CELL(0.766 ns) = 11.381 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 10; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.422 ns ( 30.07 % ) " "Info: Total cell delay = 3.422 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.959 ns ( 69.93 % ) " "Info: Total interconnect delay = 7.959 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.381 ns" { CLEAR N_N3:inst2|UD~3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.381 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|UD~3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 6.007ns 0.872ns 0.000ns 0.000ns 0.000ns 0.571ns 0.509ns } { 0.000ns 0.880ns 0.442ns 0.512ns 0.082ns 0.082ns 0.474ns 0.184ns 0.766ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.614 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.623 ns) 2.614 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\] 3 REG LCFF_X19_Y10_N11 10 " "Info: 3: + IC(0.806 ns) + CELL(0.623 ns) = 2.614 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 10; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { CLK~clkctrl lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/cntr_hai.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.96 % ) " "Info: Total cell delay = 1.672 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.942 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { CLK CLK~clkctrl lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.136ns 0.806ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.381 ns" { CLEAR N_N3:inst2|UD~3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.381 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|UD~3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 6.007ns 0.872ns 0.000ns 0.000ns 0.000ns 0.571ns 0.509ns } { 0.000ns 0.880ns 0.442ns 0.512ns 0.082ns 0.082ns 0.474ns 0.184ns 0.766ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { CLK CLK~clkctrl lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.136ns 0.806ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK VSHISTE\[1\] N_N3:inst2\|fstate.state7 13.229 ns register " "Info: tco from clock \"CLK\" to destination pin \"VSHISTE\[1\]\" through register \"N_N3:inst2\|fstate.state7\" is 13.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.608 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.623 ns) 2.608 ns N_N3:inst2\|fstate.state7 3 REG LCFF_X20_Y9_N3 5 " "Info: 3: + IC(0.800 ns) + CELL(0.623 ns) = 2.608 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 5; REG Node = 'N_N3:inst2\|fstate.state7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CLK~clkctrl N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.11 % ) " "Info: Total cell delay = 1.672 ns ( 64.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 35.89 % ) " "Info: Total interconnect delay = 0.936 ns ( 35.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state7 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.335 ns + Longest register pin " "Info: + Longest register to pin delay is 10.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N_N3:inst2\|fstate.state7 1 REG LCFF_X20_Y9_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 5; REG Node = 'N_N3:inst2\|fstate.state7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.471 ns) 1.118 ns N_N3:inst2\|WideOr15~1 2 COMB LCCOMB_X20_Y9_N24 8 " "Info: 2: + IC(0.647 ns) + CELL(0.471 ns) = 1.118 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 8; COMB Node = 'N_N3:inst2\|WideOr15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { N_N3:inst2|fstate.state7 N_N3:inst2|WideOr15~1 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.333 ns) 1.814 ns N_N3:inst2\|WideOr15~2 3 COMB LCCOMB_X20_Y9_N10 1 " "Info: 3: + IC(0.363 ns) + CELL(0.333 ns) = 1.814 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 1; COMB Node = 'N_N3:inst2\|WideOr15~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { N_N3:inst2|WideOr15~1 N_N3:inst2|WideOr15~2 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.512 ns) 2.878 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[0\]~1 4 COMB LCCOMB_X19_Y9_N0 2 " "Info: 4: + IC(0.552 ns) + CELL(0.512 ns) = 2.878 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { N_N3:inst2|WideOr15~2 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.960 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3 5 COMB LCCOMB_X19_Y9_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 2.960 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 3.434 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4 6 COMB LCCOMB_X19_Y9_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.474 ns) = 3.434 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 3; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.534 ns) 4.288 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12 7 COMB LCCOMB_X19_Y9_N28 1 " "Info: 7: + IC(0.320 ns) + CELL(0.534 ns) = 4.288 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.184 ns) 5.629 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13 8 COMB LCCOMB_X20_Y10_N20 2 " "Info: 8: + IC(1.157 ns) + CELL(0.184 ns) = 5.629 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(3.097 ns) 10.335 ns VSHISTE\[1\] 9 PIN PIN_A8 0 " "Info: 9: + IC(1.609 ns) + CELL(3.097 ns) = 10.335 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'VSHISTE\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.687 ns ( 55.03 % ) " "Info: Total cell delay = 5.687 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.648 ns ( 44.97 % ) " "Info: Total interconnect delay = 4.648 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.335 ns" { N_N3:inst2|fstate.state7 N_N3:inst2|WideOr15~1 N_N3:inst2|WideOr15~2 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.335 ns" { N_N3:inst2|fstate.state7 {} N_N3:inst2|WideOr15~1 {} N_N3:inst2|WideOr15~2 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 {} VSHISTE[1] {} } { 0.000ns 0.647ns 0.363ns 0.552ns 0.000ns 0.000ns 0.320ns 1.157ns 1.609ns } { 0.000ns 0.471ns 0.333ns 0.512ns 0.082ns 0.474ns 0.534ns 0.184ns 3.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state7 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.335 ns" { N_N3:inst2|fstate.state7 N_N3:inst2|WideOr15~1 N_N3:inst2|WideOr15~2 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.335 ns" { N_N3:inst2|fstate.state7 {} N_N3:inst2|WideOr15~1 {} N_N3:inst2|WideOr15~2 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 {} VSHISTE[1] {} } { 0.000ns 0.647ns 0.363ns 0.552ns 0.000ns 0.000ns 0.320ns 1.157ns 1.609ns } { 0.000ns 0.471ns 0.333ns 0.512ns 0.082ns 0.474ns 0.534ns 0.184ns 3.097ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLEAR VSHISTE\[1\] 15.936 ns Longest " "Info: Longest tpd from source pin \"CLEAR\" to destination pin \"VSHISTE\[1\]\" is 15.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLEAR 1 PIN PIN_A12 54 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_A12; Fanout = 54; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.249 ns) + CELL(0.565 ns) 7.694 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|_~5 2 COMB LCCOMB_X19_Y9_N24 2 " "Info: 2: + IC(6.249 ns) + CELL(0.565 ns) = 7.694 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|_~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { CLEAR lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.535 ns) 8.561 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3 3 COMB LCCOMB_X19_Y9_N2 2 " "Info: 3: + IC(0.332 ns) + CELL(0.535 ns) = 8.561 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.035 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4 4 COMB LCCOMB_X19_Y9_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.474 ns) = 9.035 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 3; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.534 ns) 9.889 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12 5 COMB LCCOMB_X19_Y9_N28 1 " "Info: 5: + IC(0.320 ns) + CELL(0.534 ns) = 9.889 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.184 ns) 11.230 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13 6 COMB LCCOMB_X20_Y10_N20 2 " "Info: 6: + IC(1.157 ns) + CELL(0.184 ns) = 11.230 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(3.097 ns) 15.936 ns VSHISTE\[1\] 7 PIN PIN_A8 0 " "Info: 7: + IC(1.609 ns) + CELL(3.097 ns) = 15.936 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'VSHISTE\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.269 ns ( 39.34 % ) " "Info: Total cell delay = 6.269 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.667 ns ( 60.66 % ) " "Info: Total interconnect delay = 9.667 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.936 ns" { CLEAR lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.936 ns" { CLEAR {} CLEAR~combout {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 {} VSHISTE[1] {} } { 0.000ns 0.000ns 6.249ns 0.332ns 0.000ns 0.320ns 1.157ns 1.609ns } { 0.000ns 0.880ns 0.565ns 0.535ns 0.474ns 0.534ns 0.184ns 3.097ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "N_N3:inst2\|fstate.state1 CLEAR CLK -3.811 ns register " "Info: th for register \"N_N3:inst2\|fstate.state1\" (data pin = \"CLEAR\", clock pin = \"CLK\") is -3.811 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.613 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.623 ns) 2.613 ns N_N3:inst2\|fstate.state1 3 REG LCFF_X20_Y10_N1 6 " "Info: 3: + IC(0.805 ns) + CELL(0.623 ns) = 2.613 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 6; REG Node = 'N_N3:inst2\|fstate.state1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { CLK~clkctrl N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.99 % ) " "Info: Total cell delay = 1.672 ns ( 63.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.941 ns ( 36.01 % ) " "Info: Total interconnect delay = 0.941 ns ( 36.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 0.136ns 0.805ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.720 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLEAR 1 PIN PIN_A12 54 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_A12; Fanout = 54; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.557 ns) + CELL(0.183 ns) 6.620 ns N_N3:inst2\|reg_fstate.state1~5 2 COMB LCCOMB_X20_Y10_N0 1 " "Info: 2: + IC(5.557 ns) + CELL(0.183 ns) = 6.620 ns; Loc. = LCCOMB_X20_Y10_N0; Fanout = 1; COMB Node = 'N_N3:inst2\|reg_fstate.state1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { CLEAR N_N3:inst2|reg_fstate.state1~5 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.720 ns N_N3:inst2\|fstate.state1 3 REG LCFF_X20_Y10_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.720 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 6; REG Node = 'N_N3:inst2\|fstate.state1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { N_N3:inst2|reg_fstate.state1~5 N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "N_N3.v" "" { Text "D:/UNIVERSIDAD/MELISSA/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.163 ns ( 17.31 % ) " "Info: Total cell delay = 1.163 ns ( 17.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.557 ns ( 82.69 % ) " "Info: Total interconnect delay = 5.557 ns ( 82.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { CLEAR N_N3:inst2|reg_fstate.state1~5 N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|reg_fstate.state1~5 {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 5.557ns 0.000ns } { 0.000ns 0.880ns 0.183ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 0.136ns 0.805ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { CLEAR N_N3:inst2|reg_fstate.state1~5 N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|reg_fstate.state1~5 {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 5.557ns 0.000ns } { 0.000ns 0.880ns 0.183ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 23:42:05 2009 " "Info: Processing ended: Sat Oct 24 23:42:05 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
