
*** Running vivado
    with args -log lab9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab9.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 451.309 ; gain = 162.289
Command: synth_design -top lab9 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.070 ; gain = 410.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:33]
INFO: [Synth 8-6157] synthesizing module 'md5' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:290]
INFO: [Synth 8-6155] done synthesizing module 'md5' (0#1) [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:290]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (0#1) [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'lab9' (0#1) [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:33]
WARNING: [Synth 8-3848] Net usr_led in module/entity lab9 does not have driver. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:38]
WARNING: [Synth 8-7129] Port usr_led[3] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[2] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[1] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[0] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[3] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[1] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[0] in module lab9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.988 ; gain = 533.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.988 ; gain = 533.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1387.988 ; gain = 533.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 1387.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_ss'. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/constrs_1/new/lab8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1486.355 ; gain = 0.293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1486.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'P_reg' in module 'lab9'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_P_next_reg' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_P_next_reg' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:185]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_MAIN_INIT |                              001 |                              000
             S_MAIN_CALC |                              010 |                              001
             S_MAIN_SHOW |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_reg' using encoding 'one-hot' in module 'lab9'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_P_next_reg' [C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.srcs/sources_1/new/lab8.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 171   
	   4 Input   32 Bit       Adders := 24    
	   2 Input   32 Bit       Adders := 198   
	   2 Input    8 Bit       Adders := 36    
+---XORs : 
	   2 Input     32 Bit         XORs := 48    
	   3 Input     32 Bit         XORs := 48    
+---Registers : 
	              128 Bit    Registers := 5     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 202   
	               32 Bit    Registers := 780   
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input  128 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 19    
	   5 Input   96 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 26    
	   8 Input   64 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 4     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	  69 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port usr_led[3] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[2] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[1] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_led[0] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[3] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[1] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[0] in module lab9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1486.355 ; gain = 631.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:14 . Memory (MB): peak = 1505.746 ; gain = 650.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:26 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab9        | m0/w15_reg[32]     | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m0/w18_reg[0]      | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m0/w35_reg[32]     | 20     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m0/w40_reg[0]      | 22     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m0/w47_reg[0]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m0/w54_reg[32]     | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m0/out_reg_reg[0]  | 17     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m0/out_reg_reg[32] | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m1/w15_reg[32]     | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m1/w18_reg[0]      | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m1/w35_reg[32]     | 20     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m1/w40_reg[0]      | 22     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m1/w47_reg[0]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m1/w54_reg[32]     | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m1/out_reg_reg[0]  | 17     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m1/out_reg_reg[32] | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m2/w15_reg[32]     | 15     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m2/w18_reg[0]      | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m2/w35_reg[32]     | 20     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m2/w40_reg[0]      | 22     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m2/w47_reg[0]      | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m2/w54_reg[32]     | 19     | 32    | NO           | NO                 | YES               | 0      | 32      | 
|lab9        | m2/out_reg_reg[0]  | 17     | 32    | NO           | NO                 | YES               | 32     | 0       | 
|lab9        | m2/out_reg_reg[32] | 10     | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  3205|
|3     |LUT1    |   271|
|4     |LUT2    |  6339|
|5     |LUT3    |   880|
|6     |LUT4    |  6757|
|7     |LUT5    |  5416|
|8     |LUT6    |  1086|
|9     |MUXF7   |    17|
|10    |MUXF8   |     5|
|11    |SRL16E  |   384|
|12    |SRLC32E |   384|
|13    |FDRE    | 25848|
|14    |FDSE    |   178|
|15    |IBUF    |     3|
|16    |OBUF    |     7|
|17    |OBUFT   |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1540.898 ; gain = 685.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1540.898 ; gain = 587.609
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1540.898 ; gain = 685.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.752 . Memory (MB): peak = 1556.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1571.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6f9b939e
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 23 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:02:10 . Memory (MB): peak = 1571.066 ; gain = 1119.758
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/nycu/Dlab/lab9/lab8.runs/synth_1/lab9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_utilization_synth.rpt -pb lab9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 19:25:04 2023...
