{
  "bottlenecks":
  [
    {
      "name":"'i'"
      , "id":2350
      , "src":"404"
      , "dst":"419"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_aLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"291"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"291"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"289"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":404
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":405
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":418
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":291
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":419
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":291
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":404
          , "to":405
        }
        , {
          "from":405
          , "to":418
        }
        , {
          "from":418
          , "to":419
        }
        , {
          "from":404
          , "to":419
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":2351
      , "src":"425"
      , "dst":"450"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_aLoader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"292"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"292"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"289"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":425
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":426
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":449
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":292
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":450
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":292
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":425
          , "to":426
        }
        , {
          "from":426
          , "to":449
        }
        , {
          "from":449
          , "to":450
        }
        , {
          "from":425
          , "to":450
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'addr_temp'"
      , "id":2352
      , "src":"68"
      , "dst":"79"
      , "concurrency":"1"
      , "type":"Occupancy limiter"
      , "brief":"Data dependency"
      , "loop":"kernel_aLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'addr_temp'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"289"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Concurrency value: ":"1"
          , "Loop feedback path that lowered occupancy: ":
          [
            {
              "type":"text"
              , "text":"Basic block: kernel_aLoader_class.B5(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"292"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Basic block: kernel_aLoader_class.B6(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"293"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_aLoader_class.B2(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"292"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_aLoader_class.B4(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"293"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_aLoader_class.B7(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"294"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'addr_temp'"
          , "id":68
          , "start":"7.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"kernel_aLoader_class.B2"
          , "id":12
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":292
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_aLoader_class.B4"
          , "id":14
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_aLoader_class.B7"
          , "id":17
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":294
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_aLoader_class.B6"
          , "id":16
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":293
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"kernel_aLoader_class.B5"
          , "id":15
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":292
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"Feedback"
          , "id":79
          , "end":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE3_clESB_E20kernel_aLoader_class.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":12
          , "to":14
        }
        , {
          "from":14
          , "to":17
        }
        , {
          "from":17
          , "to":17
        }
        , {
          "from":17
          , "to":16
        }
        , {
          "from":16
          , "to":15
        }
        , {
          "from":68
          , "to":12
        }
        , {
          "from":15
          , "to":79
        }
        , {
          "from":68
          , "to":79
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":2353
      , "src":"877"
      , "dst":"891"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_bLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"516"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"516"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"514"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":877
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":514
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":890
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":516
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":878
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":514
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":891
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":516
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":877
          , "to":878
        }
        , {
          "from":890
          , "to":891
        }
        , {
          "from":877
          , "to":891
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":2354
      , "src":"897"
      , "dst":"923"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_bLoader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"517"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"517"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"514"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":897
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":514
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":898
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":514
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":922
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":517
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":923
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":517
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":897
          , "to":898
        }
        , {
          "from":898
          , "to":922
        }
        , {
          "from":922
          , "to":923
        }
        , {
          "from":897
          , "to":923
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'addr_temp'"
      , "id":2355
      , "src":"164"
      , "dst":"174"
      , "concurrency":"1"
      , "type":"Occupancy limiter"
      , "brief":"Data dependency"
      , "loop":"kernel_bLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'addr_temp'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"514"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Concurrency value: ":"1"
          , "Loop feedback path that lowered occupancy: ":
          [
            {
              "type":"text"
              , "text":"Basic block: kernel_bLoader_class.B5(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"517"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Basic block: kernel_bLoader_class.B6(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"518"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_bLoader_class.B2(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"517"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_bLoader_class.B4(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"518"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Loop: kernel_bLoader_class.B7(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"519"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'addr_temp'"
          , "id":164
          , "start":"7.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":514
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"kernel_bLoader_class.B2"
          , "id":23
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":517
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_bLoader_class.B4"
          , "id":25
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":518
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_bLoader_class.B7"
          , "id":28
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":519
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"kernel_bLoader_class.B6"
          , "id":27
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":518
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"kernel_bLoader_class.B5"
          , "id":26
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":517
              }
            ]
          ]
          , "type":"bb"
        }
        , {
          "name":"Feedback"
          , "id":174
          , "end":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE9_clESB_E20kernel_bLoader_class.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":514
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":23
          , "to":25
        }
        , {
          "from":25
          , "to":28
        }
        , {
          "from":28
          , "to":28
        }
        , {
          "from":28
          , "to":27
        }
        , {
          "from":27
          , "to":26
        }
        , {
          "from":164
          , "to":23
        }
        , {
          "from":26
          , "to":174
        }
        , {
          "from":164
          , "to":174
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":2356
      , "src":"1350"
      , "dst":"1364"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_SignalGenerator.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"592"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"592"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"592"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":1350
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":592
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":1351
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":592
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1363
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":592
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1364
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":592
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1350
          , "to":1351
        }
        , {
          "from":1351
          , "to":1363
        }
        , {
          "from":1363
          , "to":1364
        }
        , {
          "from":1350
          , "to":1364
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":2357
      , "src":"1370"
      , "dst":"1376"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_SignalGenerator.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"593"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"593"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"593"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":1370
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":593
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1375
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":593
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":1371
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":593
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1376
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":593
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1370
          , "to":1371
        }
        , {
          "from":1375
          , "to":1376
        }
        , {
          "from":1370
          , "to":1376
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'k'"
      , "id":2358
      , "src":"1384"
      , "dst":"1400"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_SignalGenerator.B4"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'k'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"594"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"594"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"594"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'k'"
          , "id":1384
          , "start":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":594
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":1399
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":594
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":1385
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":594
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":1400
          , "end":"3.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE11_clESB_E22kernel_SignalGenerator.B4"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":594
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":1384
          , "to":1385
        }
        , {
          "from":1399
          , "to":1400
        }
        , {
          "from":1384
          , "to":1400
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":2359
      , "src":"2051"
      , "dst":"2062"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_cLoader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"853"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"853"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"851"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":2051
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":851
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2052
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":851
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2061
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":853
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2062
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":853
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2051
          , "to":2052
        }
        , {
          "from":2052
          , "to":2061
        }
        , {
          "from":2061
          , "to":2062
        }
        , {
          "from":2051
          , "to":2062
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":2360
      , "src":"2069"
      , "dst":"2076"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_cLoader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"854"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"854"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"851"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":2069
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":851
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2070
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":851
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2075
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":854
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2076
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE17_clESB_E20kernel_cLoader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":854
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2069
          , "to":2070
        }
        , {
          "from":2070
          , "to":2075
        }
        , {
          "from":2075
          , "to":2076
        }
        , {
          "from":2069
          , "to":2076
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'i'"
      , "id":2361
      , "src":"2136"
      , "dst":"2142"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_Out_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'i'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"877"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"877"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"877"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'i'"
          , "id":2136
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":877
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2137
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":877
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2141
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":877
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2142
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":877
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2136
          , "to":2137
        }
        , {
          "from":2137
          , "to":2141
        }
        , {
          "from":2141
          , "to":2142
        }
        , {
          "from":2136
          , "to":2142
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":2362
      , "src":"2146"
      , "dst":"2152"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_Out_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"878"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"878"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"878"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":2146
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":878
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2147
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":878
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2151
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":878
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2152
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE18_clESB_E16kernel_Out_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":878
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2146
          , "to":2147
        }
        , {
          "from":2147
          , "to":2151
        }
        , {
          "from":2151
          , "to":2152
        }
        , {
          "from":2146
          , "to":2152
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":2363
      , "src":"2229"
      , "dst":"2240"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_unloader_class.B1"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"975"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"973"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":2229
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2230
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2239
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":975
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2240
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B1"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":975
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2229
          , "to":2230
        }
        , {
          "from":2230
          , "to":2239
        }
        , {
          "from":2239
          , "to":2240
        }
        , {
          "from":2229
          , "to":2240
          , "reverse":1
        }
      ]
    }
    , {
      "name":"'j'"
      , "id":2364
      , "src":"2247"
      , "dst":"2254"
      , "type":"fMAX/II"
      , "brief":"Data dependency"
      , "loop":"kernel_unloader_class.B2"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"'j'"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"976"
                }
              ]
            }
          ]
          , "Dependency: ":"Data dependency"
          , "Estimated fmax reduced to: ":"360.0"
          , "Loop feedback path that raised II and/or lowered fMAX: ":
          [
            {
              "type":"text"
              , "text":"+(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"976"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Select(%L)"
              , "links":
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":"973"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"'j'"
          , "id":2247
          , "start":"1.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Select"
          , "id":2248
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":973
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"+"
          , "id":2253
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":976
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":2254
          , "end":"2.00"
          , "parent":"_ZTSZZN4t2sp5sgemm5sgemmEPFiRKN4sycl3_V16deviceEEbbffP15halide_buffer_tS9_S9_S9_ENKUlRNS2_7handlerEE19_clESB_E21kernel_unloader_class.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                , "line":976
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":2247
          , "to":2248
        }
        , {
          "from":2248
          , "to":2253
        }
        , {
          "from":2253
          , "to":2254
        }
        , {
          "from":2247
          , "to":2254
          , "reverse":1
        }
      ]
    }
  ]
}
