; PUBLIC DEMO NETLIST
; This file shows the RX testbench topology and parameterization
; used by CONTOUR. It omits proprietary foundry model includes.
; Generate your own schematic design in ADS and extract the netlist.
; THIS FILE IS ONLY AN EXAMPLE

; Top Design: "rf_rx_lib:DC_VDC1_a_0618:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="rf_rx_lib:DC_VDC1_a_0618:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=2
; Library Name: rf_rx_lib
; Cell Name: MNlo_1_N
; View Name: schematic
define MNlo_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=10 nF 
end MNlo_1_N

; Library Name: rf_rx_lib
; Cell Name: MNlo_1_P
; View Name: schematic
define MNlo_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=1 nF 
end MNlo_1_P

; Library Name: rf_rx_lib
; Cell Name: case1_LNA_ss1
; View Name: schematic
define case1_LNA_ss1 ( vin  vout  vdd  gnd  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__LNA__ss1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__LNA__ss1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R2  vin N__5 R=R1 Ohm Noise=yes 
"pmos":MOSFET4  vdd vb vout vdd Length=L4 um Width=1 um Mode=1 Noise=yes _M=W4 
"pmos":MOSFET3  vdd vin N__4 vdd Length=L2 um Width=1 um Mode=1 Noise=yes _M=W2 

L1=0.130
W1=30
L2=0.130
W2=80
L3=0.130
W3=160
L4=0.130
W4=40
R_f=20000
R1=450
C1=1.0
"pmos":MOSFET5  vout N__4 gnd vout Length=L3 um Width=1 um Mode=1 Noise=yes _M=W3 
C:C1  N__5 vout C=C1 pF 
R:R1  vin N__4 R=R_f Ohm Noise=yes 
"nmos":MOSFET2  N__4 vin gnd gnd Length=L1 um Width=1um Mode=1 Noise=yes _M=W1 
end case1_LNA_ss1

; Library Name: rf_rx_lib
; Cell Name: case1_LNA_ss2
; View Name: schematic
define case1_LNA_ss2 ( vin  vout  vdd  gnd  vb ) 
;parameters 
C:C2  vdd vout C=C_l pF 
C:C1  vin gnd C=C_s pF 
R:R1  vin gnd R=R_s Ohm Noise=yes 

L1=0.130
W1=20
L2=0.130
W2=20
L3=0.130
W3=20
L4=0.130
W4=5.5
R_s=150
L_s=8
C_s=0.90
R_l=2000
L_l=10
C_l=0.150
C1=1.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin gnd L=L_s nH Q=15 F=5.0 GHz Mode=1 Rdc=0 Ohm 
R:R2  vdd vout R=R_l Ohm Noise=yes 
C:C3  N__6 0 C=C1 pF 
"nmos":MOSFET4  N__6 N__6 gnd gnd Length=L3 um Width=1um Mode=1 Noise=yes _M=W3 
"nmos":MOSFET2  N__11 N__6 vin gnd Length=L1 um Width=1um Mode=1 Noise=yes _M=W1 
"nmos":MOSFET3  vout vdd N__11 gnd Length=L2 um Width=1um Mode=1 Noise=yes _M=W2 
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L2  vdd vout L=L_l nH Q=15 F=5.0 GHz Mode=1 Rdc=0 Ohm 
#ifndef inc_rf__rx__lib_3acase1__LNA__ss2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__LNA__ss2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
"pmos":MOSFET5  vdd vb N__6 vdd Length=L4 um Width=1 um Mode=1 Noise=yes _M=W4 
end case1_LNA_ss2

; Library Name: rf_rx_lib
; Cell Name: case2_LNA_ss1
; View Name: schematic
define case2_LNA_ss1 ( vin  vout  vdd  gnd  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__LNA__ss1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__LNA__ss1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R2  vin N__5 R=R1 Ohm Noise=yes 
"pmos":MOSFET4  vdd vb vout vdd Length=L4 um Width=1 um Mode=1 Noise=yes _M=W4 
"pmos":MOSFET3  vdd vin N__4 vdd Length=L2 um Width=1 um Mode=1 Noise=yes _M=W2 

L1=0.130
W1=30
L2=0.130
W2=80
L3=0.130
W3=160
L4=0.130
W4=40
R_f=20000
R1=450
C1=1.0
"pmos":MOSFET5  vout N__4 gnd vout Length=L3 um Width=1 um Mode=1 Noise=yes _M=W3 
C:C1  N__5 vout C=C1 pF 
R:R1  vin N__4 R=R_f Ohm Noise=yes 
"nmos":MOSFET2  N__4 vin gnd gnd Length=L1 um Width=1um Mode=1 Noise=yes _M=W1 
end case2_LNA_ss1

; Library Name: rf_rx_lib
; Cell Name: case2_LNA_ss2
; View Name: schematic
define case2_LNA_ss2 ( vin  vout  vdd  gnd  vb ) 
;parameters 
C:C2  vdd vout C=C_l pF 
C:C1  vin gnd C=C_s pF 
R:R1  vin gnd R=R_s Ohm Noise=yes 

L1=0.130
W1=20
L2=0.130
W2=20
L3=0.130
W3=20
L4=0.130
W4=5.5
R_s=150
L_s=8
C_s=0.90
R_l=2000
L_l=10
C_l=0.150
C1=1.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin gnd L=L_s nH Q=15 F=5.0 GHz Mode=1 Rdc=0 Ohm 
R:R2  vdd vout R=R_l Ohm Noise=yes 
C:C3  N__6 0 C=C1 pF 
"nmos":MOSFET4  N__6 N__6 gnd gnd Length=L3 um Width=1um Mode=1 Noise=yes _M=W3 
"nmos":MOSFET2  N__11 N__6 vin gnd Length=L1 um Width=1um Mode=1 Noise=yes _M=W1 
"nmos":MOSFET3  vout vdd N__11 gnd Length=L2 um Width=1um Mode=1 Noise=yes _M=W2 
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L2  vdd vout L=L_l nH Q=15 F=5.0 GHz Mode=1 Rdc=0 Ohm 
#ifndef inc_rf__rx__lib_3acase2__LNA__ss2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__LNA__ss2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
"pmos":MOSFET5  vdd vb N__6 vdd Length=L4 um Width=1 um Mode=1 Noise=yes _M=W4 
end case2_LNA_ss2

; Library Name: rf_rx_lib
; Cell Name: case3_LNA_sd1
; View Name: schematic
define case3_LNA_sd1 ( vin  voutp  voutn  vdd  gnd  vb1  vb2 ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__LNA__sd1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__LNA__sd1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
"nmos":MOSFET1  voutp vb1 vin gnd Length=L1 um Width=1um Mode=1 Noise=yes _M=W1 
"nmos":MOSFET2  voutn N__8 gnd gnd Length=L2 um Width=1um Mode=1 Noise=yes _M=W2 

L1=0.130
W1=50
L2=0.130
W2=50
R1=10000
C1=2.0
R_s=440
R_l=500
R:R1  vb2 N__8 R=R1 Ohm Noise=yes 
C:C1  vin N__8 C=C1 pF 
R:R2  vdd voutp R=R_l Ohm Noise=yes 
R:R3  vdd voutn R=R_l Ohm Noise=yes 
R:R4  gnd vin R=R_s Ohm Noise=yes 
end case3_LNA_sd1

#ifndef inc_rf__rx__lib_3aDC__VDC1__0618_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aDC__VDC1__0618_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
V_Source:SRC32  N__163 0 Type="V_1Tone" V[1]=(polar(vtest0,0)) mV Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_mn1 V Vac=(polar(vtest0,0)) mV SaveCurrent=1 
case1_LNA_ss2:X17  N__64 case1_vout_lna_ss2 case1_vdd_lna_ss2 case1_gnd case1_vb_lna_ss2 
V_Source:SRC98  N__170 0 Type="V_1Tone" V[1]=(polar(vtest0,0)) mV Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_mn1 V Vac=(polar(vtest0,0)) mV SaveCurrent=1 
Short:DC_Block57  case2_vout_lna_ss1 N__29 Mode=1 
R:R1  N__165 N__39 R=1 MOhm Noise=yes 
Short:DC_Block56  case2_vout_lna_ss2 N__12 Mode=1 
V_Source:SRC99  N__28 0 Type="V_1Tone" V[1]=(polar(vtest0,0)) mV Freq[1]=RFfreq GHz    Vdc=case2_VoutDC_mn1 V Vac=(polar(vtest0,0)) mV SaveCurrent=1 
case2_LNA_ss1:X69  N__164 case2_vout_lna_ss1 case2_vdd_lna_ss1 case2_gnd case2_vb_lna_ss1 
case2_LNA_ss2:X70  N__158 case2_vout_lna_ss2 case2_vdd_lna_ss2 case2_gnd case2_vb_lna_ss2 

case3_VoutDC_mn1_0=0
case3_VoutDC_mn1_1=case3_Vb_mn1_1
case3_VoutDC_mn1_2=case3_Vb_mn1_2
case3_VoutDC_mn1_3=0
case3_VoutDC_mn1_4=0
case3_VoutDC_mn1_5=0
case3_LNA_sd1:X15  N__161 case3_voutp_lna_sd1 case3_voutn_lna_sd1 case3_vdd_lna_sd1 case3_gnd case3_vb1_lna_sd1 case3_vb2_lna_sd1 

vtest0=2
vtest1=5
vtest2=10

Rs=50.0

RFfreq=5
IFfreq=0.05
df=0.01
LOfreq=RFfreq-IFfreq
RFpower=-50
R:R4  N__158 N__167 R=1 MOhm Noise=yes 
V_Source:SRC101  case1_vb_mn1_1 0 Type="V_DC" Vdc=case1_Vb_mn1_1 V SaveCurrent=1 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC_lna" \
      SavedEquationName[2]="case1_VoutDC_mn2" \
      SavedEquationName[3]="case2_VoutDC_lna" \
      SavedEquationName[4]="case2_VoutDC_mn2" \
      SavedEquationName[5]="case3_VoutnDC_lna" \
      SavedEquationName[6]="case3_VoutnDC_mn2" \
      SavedEquationName[7]="case3_VoutpDC_lna" \
      SavedEquationName[8]="case3_VoutpDC_mn2" \
      SavedEquationName[9]="case1_VoutDC_mn1" \
      SavedEquationName[10]="case2_VoutDC_mn1" \
      SavedEquationName[11]="case3_VoutDC_mn1" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

V_Source:SRC188  N__39 0 Type="V_DC" Vdc=case1_VoutDC_mn1 V SaveCurrent=1 
Short:DC_Block67  N__171 N__161 Mode=1 
V_Source:SRC100  case1_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC190  N__166 0 Type="V_DC" Vdc=case2_VoutDC_mn1 V SaveCurrent=1 
case1_LNA_ss1:X16  N__165 case1_vout_lna_ss1 case1_vdd_lna_ss1 case1_gnd case1_vb_lna_ss1 
Short:DC_Block62  N__158 N__28 Mode=1 
Short:DC_Block64  N__163 N__165 Mode=1 
aele case3_VoutpDC_mn2_0=case3_VoutpDC_lna;case3_VoutnDC_mn2_0=case3_VoutnDC_lna;case3_VoutpDC_mn2_1=case3_Vb_mn2_1_p;case3_VoutnDC_mn2_1=case3_Vb_mn2_1_n;case3_VoutpDC_mn2_2=case3_Vb_mn2_2_p;case3_VoutnDC_mn2_2=case3_Vb_mn2_2_n;case3_VoutpDC_mn2_3=case3_VoutpDC_lna;case3_VoutnDC_mn2_3=case3_VoutnDC_lna;case3_VoutpDC_mn2_4=0;case3_VoutnDC_mn2_4=0;case3_VoutpDC_mn2_5=case3_VoutpDC_lna;case3_VoutnDC_mn2_5=case3_VoutnDC_lna;
aele case3_VoutpDC_mn2=case3_mn2_0_p*case3_VoutpDC_mn2_0+case3_mn2_1_p*case3_VoutpDC_mn2_1+case3_mn2_2_p*case3_VoutpDC_mn2_2+case3_mn2_3_p*case3_VoutpDC_mn2_3+case3_mn2_4_p*case3_VoutpDC_mn2_4+case3_mn2_5_p*case3_VoutpDC_mn2_5;case3_VoutnDC_mn2=case3_mn2_0_n*case3_VoutnDC_mn2_0+case3_mn2_1_n*case3_VoutnDC_mn2_1+case3_mn2_2_n*case3_VoutnDC_mn2_2+case3_mn2_3_n*case3_VoutnDC_mn2_3+case3_mn2_4_n*case3_VoutnDC_mn2_4+case3_mn2_5_n*case3_VoutnDC_mn2_5;

case3_VoutDC_mn1=case3_mn1_0*case3_VoutDC_mn1_0+case3_mn1_1*case3_VoutDC_mn1_1+case3_mn1_2*case3_VoutDC_mn1_2+case3_mn1_3*case3_VoutDC_mn1_3+case3_mn1_4*case3_VoutDC_mn1_4+case3_mn1_5*case3_VoutDC_mn1_5
V_Source:SRC192  N__168 0 Type="V_DC" Vdc=case3_VoutDC_mn1 V SaveCurrent=1 
V_Source:SRC191  N__167 0 Type="V_DC" Vdc=case2_VoutDC_mn1 V SaveCurrent=1 
V_Source:SRC102  case1_vb_mn1_3 0 Type="V_DC" Vdc=case1_Vb_mn1_3 V SaveCurrent=1 

case1_Vb_mn1_1=0.5
case1_Vb_mn1_2=0.5
case1_Vb_mn1_3=0.5
V_Source:SRC103  case1_vb_mn1_2 0 Type="V_DC" Vdc=case1_Vb_mn1_2 V SaveCurrent=1 
Port:Term29  N__29 0 Num=11 Z=Rs Ohm Noise=yes 
aele case1_VoutDC_mn2_0=case1_VoutDC_lna;case1_VoutDC_mn2_1=case1_Vb_mn2_1;case1_VoutDC_mn2_2=case1_Vb_mn2_2;case1_VoutDC_mn2_3=case1_VoutDC_lna;case1_VoutDC_mn2_4=0;case1_VoutDC_mn2_5=case1_VoutDC_lna;
V_Source:SRC33  N__18 0 Type="V_1Tone" V[1]=(polar(vtest0,0)) mV Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_mn1 V Vac=(polar(vtest0,0)) mV SaveCurrent=1 
Port:Term30  N__12 0 Num=12 Z=Rs Ohm Noise=yes 
V_Source:SRC34  N__171 0 Type="V_1Tone" V[1]=(polar(vtest0,0)) mV Freq[1]=RFfreq GHz    Vdc=case3_VoutDC_mn1 V Vac=(polar(vtest0,0)) mV SaveCurrent=1 
Short:DC_Block15  case1_vout_lna_ss1 N__98 Mode=1 
Port:Term7  N__98 0 Num=1 Z=Rs Ohm Noise=yes 
Short:DC_Block16  case1_vout_lna_ss2 N__101 Mode=1 
Port:Term8  N__101 0 Num=2 Z=Rs Ohm Noise=yes 
Short:DC_Block17  case3_voutp_lna_sd1 N__104 Mode=1 
Port:Term9  N__104 0 Num=3 Z=Rs Ohm Noise=yes 
Short:DC_Block18  case3_voutn_lna_sd1 N__107 Mode=1 
Port:Term10  N__107 0 Num=4 Z=Rs Ohm Noise=yes 
Short:DC_Block66  N__170 N__164 Mode=1 
V_Source:SRC189  N__160 0 Type="V_DC" Vdc=case1_VoutDC_mn1 V SaveCurrent=1 
aele case1_VoutDC_lna=case1_lna_ss0*case1_VoutDC_lna_ss0+case1_lna_ss1*case1_VoutDC_lna_ss1+case1_lna_ss2*case1_VoutDC_lna_ss2;
R:R2  N__64 N__160 R=1 MOhm Noise=yes 
Short:DC_Block65  N__18 N__64 Mode=1 

case1_VoutDC_mn1_0=0
case1_VoutDC_mn1_1=case1_Vb_mn1_1
case1_VoutDC_mn1_2=case1_Vb_mn1_2
case1_VoutDC_mn1_3=0
case1_VoutDC_mn1_4=0
case1_VoutDC_mn1_5=0
R:R3  N__164 N__166 R=1 MOhm Noise=yes 

case1=0
case2=0
case3=1.0

case1_VoutDC_mn1=case1_mn1_0*case1_VoutDC_mn1_0+case1_mn1_1*case1_VoutDC_mn1_1+case1_mn1_2*case1_VoutDC_mn1_2+case1_mn1_3*case1_VoutDC_mn1_3+case1_mn1_4*case1_VoutDC_mn1_4+case1_mn1_5*case1_VoutDC_mn1_5
aele case1_VoutDC_mn2=case1_mn2_0*case1_VoutDC_mn2_0+case1_mn2_1*case1_VoutDC_mn2_1+case1_mn2_2*case1_VoutDC_mn2_2+case1_mn2_3*case1_VoutDC_mn2_3+case1_mn2_4*case1_VoutDC_mn2_4+case1_mn2_5*case1_VoutDC_mn2_5;
aele case1_VoutDC_lna_ss0=case1_VoutDC_mn1;case1_VoutDC_lna_ss1=DC.case1_vout_lna_ss1;case1_VoutDC_lna_ss2=DC.case1_vout_lna_ss2;
R:R5  N__161 N__168 R=1 MOhm Noise=yes 
aele case3_VoutpDC_lna=case3_lna_sd1*case3_VoutpDC_lna_sd1;case3_VoutnDC_lna=case3_lna_sd1*case3_VoutnDC_lna_sd1;
aele case2_VoutDC_mn2_0=case2_VoutDC_lna;case2_VoutDC_mn2_1=case2_Vb_mn2_1;case2_VoutDC_mn2_2=case2_Vb_mn2_2;case2_VoutDC_mn2_3=case2_VoutDC_lna;case2_VoutDC_mn2_4=0;case2_VoutDC_mn2_5=case2_VoutDC_lna;
aele case3_VoutpDC_lna_sd1=DC.case3_voutp_lna_sd1;case3_VoutnDC_lna_sd1=DC.case3_voutn_lna_sd1;

case2_VoutDC_mn1=case2_mn1_0*case2_VoutDC_mn1_0+case2_mn1_1*case2_VoutDC_mn1_1+case2_mn1_2*case2_VoutDC_mn1_2+case2_mn1_3*case2_VoutDC_mn1_3+case2_mn1_4*case2_VoutDC_mn1_4+case2_mn1_5*case2_VoutDC_mn1_5
aele case2_VoutDC_mn2=case2_mn2_0*case2_VoutDC_mn2_0+case2_mn2_1*case2_VoutDC_mn2_1+case2_mn2_2*case2_VoutDC_mn2_2+case2_mn2_3*case2_VoutDC_mn2_3+case2_mn2_4*case2_VoutDC_mn2_4+case2_mn2_5*case2_VoutDC_mn2_5;
aele case2_VoutDC_lna_ss0=case2_VoutDC_mn1;case2_VoutDC_lna_ss1=DC.case2_vout_lna_ss1;case2_VoutDC_lna_ss2=DC.case2_vout_lna_ss2;

case2_VoutDC_mn1_0=0
case2_VoutDC_mn1_1=case2_Vb_mn1_1
case2_VoutDC_mn1_2=case2_Vb_mn1_2
case2_VoutDC_mn1_3=0
case2_VoutDC_mn1_4=0
case2_VoutDC_mn1_5=0
aele case2_VoutDC_lna=case2_lna_ss0*case2_VoutDC_lna_ss0+case2_lna_ss1*case2_VoutDC_lna_ss1+case2_lna_ss2*case2_VoutDC_lna_ss2;
V_Source:SRC104  case2_vb_mn1_1 0 Type="V_DC" Vdc=case2_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC105  case2_vb_mn1_3 0 Type="V_DC" Vdc=case2_Vb_mn1_3 V SaveCurrent=1 
V_Source:SRC106  case2_vb_mn1_2 0 Type="V_DC" Vdc=case2_Vb_mn1_2 V SaveCurrent=1 

case2_Vb_mn1_1=0.5
case2_Vb_mn1_2=0.5
case2_Vb_mn1_3=0.5
V_Source:SRC107  case2_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC108  case3_vb_mn1_1 0 Type="V_DC" Vdc=case3_Vb_mn1_1 SaveCurrent=1 
V_Source:SRC109  case3_vb_mn1_3 0 Type="V_DC" Vdc=case3_Vb_mn1_3 V SaveCurrent=1 
V_Source:SRC110  case3_vb_mn1_2 0 Type="V_DC" Vdc=case3_Vb_mn1_2 V SaveCurrent=1 

case3_Vb_mn1_1=0.5
case3_Vb_mn1_2=0.5
case3_Vb_mn1_3=0.5
V_Source:SRC111  case3_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC112  case1_vb_lna_ss1 0 Type="V_DC" Vdc=case1_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC113  case1_vdd_lna_ss1 0 Type="V_DC" Vdc=case1_Vdd_lna_ss1 V SaveCurrent=1 
V_Source:SRC114  case1_vdd_lna_ss2 0 Type="V_DC" Vdc=case1_Vdd_lna_ss2 V SaveCurrent=1 
V_Source:SRC115  case1_vb_lna_ss2 0 Type="V_DC" Vdc=case1_Vb_lna_ss2 V SaveCurrent=1 

case1_Vdd_lna_ss1=2.0
case1_Vb_lna_ss1=1.47
case1_Vdd_lna_ss2=2.5
case1_Vb_lna_ss2=1.5
V_Source:SRC116  case2_vdd_lna_ss1 0 Type="V_DC" Vdc=case2_Vdd_lna_ss1 SaveCurrent=1 
V_Source:SRC117  case2_vb_lna_ss1 0 Type="V_DC" Vdc=case2_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC118  case2_vb_lna_ss2 0 Type="V_DC" Vdc=case2_Vb_lna_ss2 V SaveCurrent=1 
V_Source:SRC119  case2_vdd_lna_ss2 0 Type="V_DC" Vdc=case2_Vdd_lna_ss2 V SaveCurrent=1 

case2_Vdd_lna_ss1=2.0
case2_Vb_lna_ss1=1.47
case2_Vdd_lna_ss2=2.5
case2_Vb_lna_ss2=1.5
V_Source:SRC120  case3_vdd_lna_sd1 0 Type="V_DC" Vdc=case3_Vdd_lna_sd1 SaveCurrent=1 
V_Source:SRC121  case3_vb1_lna_sd1 0 Type="V_DC" Vdc=case3_Vb1_lna_sd1 V SaveCurrent=1 
V_Source:SRC122  case3_vb2_lna_sd1 0 Type="V_DC" Vdc=case3_Vb2_lna_sd1 V SaveCurrent=1 

case3_Vdd_lna_sd1=2.5
case3_Vb1_lna_sd1=1.4
case3_Vb2_lna_sd1=0.6
V_Source:SRC123  case1_vb_mn2_1 0 Type="V_DC" Vdc=case1_Vb_mn2_1 V SaveCurrent=1 
V_Source:SRC124  case1_vb_mn2_3 0 Type="V_DC" Vdc=case1_Vb_mn2_3 V SaveCurrent=1 
V_Source:SRC125  case1_vb_mn2_2 0 Type="V_DC" Vdc=case1_Vb_mn2_2 V SaveCurrent=1 

case1_Vb_mn2_1=0.5
case1_Vb_mn2_2=0.8
case1_Vb_mn2_3=0.5
V_Source:SRC126  case2_vb_mn2_2 0 Type="V_DC" Vdc=case2_Vb_mn2_2 V SaveCurrent=1 
V_Source:SRC127  case2_vb_mn2_3 0 Type="V_DC" Vdc=case2_Vb_mn2_3 V SaveCurrent=1 
V_Source:SRC128  case2_vb_mn2_1 0 Type="V_DC" Vdc=case2_Vb_mn2_1 SaveCurrent=1 

case2_Vb_mn2_1=0.5
case2_Vb_mn2_2=0.8
case2_Vb_mn2_3=0.5
V_Source:SRC129  case3_vb_mn2_1_n 0 Type="V_DC" Vdc=case3_Vb_mn2_1_n V SaveCurrent=1 
V_Source:SRC130  case3_vb_mn2_1_p 0 Type="V_DC" Vdc=case3_Vb_mn2_1_p SaveCurrent=1 
V_Source:SRC131  case3_vb_mn2_3_n 0 Type="V_DC" Vdc=case3_Vb_mn2_3_n V SaveCurrent=1 
V_Source:SRC132  case3_vb_mn2_3_p 0 Type="V_DC" Vdc=case3_Vb_mn2_3_p V SaveCurrent=1 
V_Source:SRC133  case3_vb_mn2_2_n 0 Type="V_DC" Vdc=case3_Vb_mn2_2_n V SaveCurrent=1 
V_Source:SRC134  case3_vb_mn2_2_p 0 Type="V_DC" Vdc=case3_Vb_mn2_2_p V SaveCurrent=1 

case3_Vb_mn2_1_p=0.5
case3_Vb_mn2_1_n=case3_Vb_mn2_1_p
case3_Vb_mn2_2_p=0.8
case3_Vb_mn2_2_n=case3_Vb_mn2_2_p
case3_Vb_mn2_3_p=0.5
case3_Vb_mn2_3_n=case3_Vb_mn2_3_p
V_Source:SRC135  case2_vdd_add_sd1 0 Type="V_DC" Vdc=case2_Vdd_add_sd1 SaveCurrent=1 
V_Source:SRC136  case2_vb1_add_sd1 0 Type="V_DC" Vdc=case2_Vb1_add_sd1 V SaveCurrent=1 
V_Source:SRC137  case2_vb2_add_sd1 0 Type="V_DC" Vdc=case2_Vb2_add_sd1 V SaveCurrent=1 
V_Source:SRC138  case2_vb_add_sd2 0 Type="V_DC" Vdc=case2_Vb_add_sd2 V SaveCurrent=1 
V_Source:SRC139  case2_vdd_add_sd2 0 Type="V_DC" Vdc=case2_Vdd_add_sd2 V SaveCurrent=1 
V_Source:SRC140  case2_vb3_add_sd1 0 Type="V_DC" Vdc=case2_Vb3_add_sd1 V SaveCurrent=1 

case2_Vdd_add_sd1=2.5
case2_Vb1_add_sd1=1.5
case2_Vb2_add_sd1=1.8
case2_Vb3_add_sd1=1.9
case2_Vdd_add_sd2=2.5
case2_Vb_add_sd2=1.5
V_Source:SRC141  case3_vdd_add_dd1 0 Type="V_DC" Vdc=case3_Vdd_add_dd1 V SaveCurrent=1 

case3_Vdd_add_dd1=2.0
V_Source:SRC142  case1_vb_mn3_1 0 Type="V_DC" Vdc=case1_Vb_mn3_1 V SaveCurrent=1 
V_Source:SRC143  case1_vb_mn3_3 0 Type="V_DC" Vdc=case1_Vb_mn3_3 V SaveCurrent=1 
V_Source:SRC144  case1_vb_mn3_2 0 Type="V_DC" Vdc=case1_Vb_mn3_2 V SaveCurrent=1 

case1_Vb_mn3_1=1.0
case1_Vb_mn3_2=0.8
case1_Vb_mn3_3=0.5
V_Source:SRC145  case2_vb_mn3_1_n 0 Type="V_DC" Vdc=case2_Vb_mn3_1_n V SaveCurrent=1 
V_Source:SRC146  case2_vb_mn3_1_p 0 Type="V_DC" Vdc=case2_Vb_mn3_1_p SaveCurrent=1 
V_Source:SRC148  case2_vb_mn3_2_n 0 Type="V_DC" Vdc=case2_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC150  case2_vb_mn3_2_p 0 Type="V_DC" Vdc=case2_Vb_mn3_2_p V SaveCurrent=1 
V_Source:SRC151  case3_vb_mn3_1_n 0 Type="V_DC" Vdc=case3_Vb_mn3_1_n V SaveCurrent=1 
V_Source:SRC152  case3_vb_mn3_1_p 0 Type="V_DC" Vdc=case3_Vb_mn3_1_p V SaveCurrent=1 
V_Source:SRC154  case3_vb_mn3_2_n 0 Type="V_DC" Vdc=case3_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC156  case3_vb_mn3_2_p 0 Type="V_DC" Vdc=case3_Vb_mn3_2_p V SaveCurrent=1 

case2_Vb_mn3_1_p=1.0
case2_Vb_mn3_1_n=case2_Vb_mn3_1_p
case2_Vb_mn3_2_p=0.8
case2_Vb_mn3_2_n=case2_Vb_mn3_2_p

case3_Vb_mn3_1_p=1.05
case3_Vb_mn3_1_n=case3_Vb_mn3_1_p
case3_Vb_mn3_2_p=0.8
case3_Vb_mn3_2_n=case3_Vb_mn3_2_p
V_Source:SRC157  case1_vdd_mx_sd1 0 Type="V_DC" Vdc=case1_Vdd_mx_sd1 V SaveCurrent=1 
V_Source:SRC158  case1_vb_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mx_sd1 V SaveCurrent=1 

case1_Vdd_mx_sd1=2.5
case1_Vb_mx_sd1=1.6
V_Source:SRC159  case2_vb_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mx_dd2 V SaveCurrent=1 
V_Source:SRC160  case2_vdd_mx_dd2 0 Type="V_DC" Vdc=case2_Vdd_mx_dd2 SaveCurrent=1 
V_Source:SRC161  case3_vdd_mx_dd2 0 Type="V_DC" Vdc=case3_Vdd_mx_dd2 V SaveCurrent=1 
V_Source:SRC162  case3_vb_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mx_dd2 V SaveCurrent=1 

case2_Vdd_mx_dd2=2.5
case2_Vb_mx_dd2=0.5

case3_Vdd_mx_dd2=2.5
case3_Vb_mx_dd2=0.5
V_Source:SRC163  case1_vb_mnlo_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mnlo_mx_sd1 V SaveCurrent=1 

case1_Vb_mnlo_mx_sd1=2.5
V_Source:SRC164  case2_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd1 SaveCurrent=1 
V_Source:SRC165  case2_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd2 V SaveCurrent=1 
V_Source:SRC166  case3_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd2 V SaveCurrent=1 
V_Source:SRC167  case3_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd1 V SaveCurrent=1 

case2_Vb_mnlo_mx_dd1=0.0
case2_Vb_mnlo_mx_dd2=0.5

case3_Vb_mnlo_mx_dd1=0.0
case3_Vb_mnlo_mx_dd2=1.4

case1_mn1_0=1.0
case1_mn1_1=0.0
case1_mn1_2=0.0
case1_mn1_3=0.0
case1_mn1_4=0.0
case1_mn1_5=0.0

case2_mn1_0=1.0
case2_mn1_1=0.0
case2_mn1_2=0.0
case2_mn1_3=0.0
case2_mn1_4=0.0
case2_mn1_5=0.0

case3_mn1_0=1.0
case3_mn1_1=0.0
case3_mn1_2=0.0
case3_mn1_3=0.0
case3_mn1_4=0.0
case3_mn1_5=0.0

case3_lna_sd1=1.0

case1_lna_ss0=0.0
case1_lna_ss1=1.0
case1_lna_ss2=0.0

case2_lna_ss0=0.0
case2_lna_ss1=1.0
case2_lna_ss2=0.0

case1_mn2_0=1.0
case1_mn2_1=0.0
case1_mn2_2=0.0
case1_mn2_3=0.0
case1_mn2_4=0.0
case1_mn2_5=0.0

case2_mn2_0=1.0
case2_mn2_1=0.0
case2_mn2_2=0.0
case2_mn2_3=0.0
case2_mn2_4=0.0
case2_mn2_5=0.0

case3_mn2_0_p=1.0
case3_mn2_0_n=case3_mn2_0_p
case3_mn2_1_p=0.0
case3_mn2_1_n=case3_mn2_1_p
case3_mn2_2_p=0.0
case3_mn2_2_n=case3_mn2_2_p
case3_mn2_3_p=0.0
case3_mn2_3_n=case3_mn2_3_p
case3_mn2_4_p=0.0
case3_mn2_4_n=case3_mn2_4_p
case3_mn2_5_p=0.0
case3_mn2_5_n=case3_mn2_5_p

case1_add_ss0=1.0

case2_add_sd1=1.0
case2_add_sd2=0.0

case3_add_dd0=1.0
case3_add_dd1=0.0

case1_mn3_0=1.0
case1_mn3_1=0.0
case1_mn3_2=0.0
case1_mn3_4=0.0

case2_mn3_1_p=1.0
case2_mn3_1_n=case2_mn3_1_p
case2_mn3_2_p=0.0
case2_mn3_2_n=case2_mn3_2_p
case2_mn3_4_p=0.0
case2_mn3_4_n=case2_mn3_4_p

case3_mn3_1_p=1.0
case3_mn3_1_n=case3_mn3_1_p
case3_mn3_2_p=0.0
case3_mn3_2_n=case3_mn3_2_p
case3_mn3_4_p=0.0
case3_mn3_4_n=case3_mn3_4_p

case1_mx_sd1=1.0

case2_mx_dd1=0.0
case2_mx_dd2=1.0

case3_mx_dd1=0.0
case3_mx_dd2=1.0
MNlo_1_P:X49  case1_LO_Qp_mx_sd1 case1_LO_Qp_mxin_sd1 case1_vb_mnlo_mx_sd1 
MNlo_1_P:X50  case1_LO_Ip_mx_sd1 case1_LO_Ip_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC168  case1_LO_In_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC169  case1_LO_Qn_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC170  case1_LO_Qp_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC171  case1_LO_Ip_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X51  case1_LO_In_mx_sd1 case1_LO_In_mxin_sd1 case1_vb_mnlo_mx_sd1 
MNlo_1_N:X52  case1_LO_Qn_mx_sd1 case1_LO_Qn_mxin_sd1 case1_vb_mnlo_mx_sd1 
MNlo_1_P:X53  case2_LO_Qp_mx_dd2 case2_LO_Qp_mxin_dd2 case2_vb_mnlo_mx_dd2 
MNlo_1_P:X54  case2_LO_Ip_mx_dd1 case2_LO_Ip_mxin_dd1 case2_vb_mnlo_mx_dd1 
MNlo_1_P:X55  case2_LO_Ip_mx_dd2 case2_LO_Ip_mxin_dd2 case2_vb_mnlo_mx_dd2 
MNlo_1_P:X56  case2_LO_Qp_mx_dd1 case2_LO_Qp_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC172  case2_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC173  case2_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC174  case2_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC175  case2_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC176  case2_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC177  case2_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC178  case2_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC179  case2_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X57  case2_LO_Qn_mx_dd2 case2_LO_Qn_mxin_dd2 case2_vb_mnlo_mx_dd2 
MNlo_1_N:X58  case2_LO_In_mx_dd1 case2_LO_In_mxin_dd1 case2_vb_mnlo_mx_dd1 
MNlo_1_N:X59  case2_LO_Qn_mx_dd1 case2_LO_Qn_mxin_dd1 case2_vb_mnlo_mx_dd1 
MNlo_1_N:X60  case2_LO_In_mx_dd2 case2_LO_In_mxin_dd2 case2_vb_mnlo_mx_dd2 
MNlo_1_P:X61  case3_LO_Qp_mx_dd1 case3_LO_Qp_mxin_dd1 case3_vb_mnlo_mx_dd1 
MNlo_1_P:X62  case3_LO_Ip_mx_dd2 case3_LO_Ip_mxin_dd2 case3_vb_mnlo_mx_dd2 
MNlo_1_P:X63  case3_LO_Ip_mx_dd1 case3_LO_Ip_mxin_dd1 case3_vb_mnlo_mx_dd1 
MNlo_1_P:X64  case3_LO_Qp_mx_dd2 case3_LO_Qp_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC180  case3_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC181  case3_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC182  case3_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC183  case3_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC184  case3_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC185  case3_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC186  case3_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC187  case3_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X65  case3_LO_In_mx_dd2 case3_LO_In_mxin_dd2 case3_vb_mnlo_mx_dd2 
MNlo_1_N:X66  case3_LO_Qn_mx_dd1 case3_LO_Qn_mxin_dd1 case3_vb_mnlo_mx_dd1 
MNlo_1_N:X67  case3_LO_In_mx_dd1 case3_LO_In_mxin_dd1 case3_vb_mnlo_mx_dd1 
MNlo_1_N:X68  case3_LO_Qn_mx_dd2 case3_LO_Qn_mxin_dd2 case3_vb_mnlo_mx_dd2 
