Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Nov 29 23:40:26 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx
| Design       : cpu
| Device       : 7a100tl-fgg676
| Speed File   : -2L  PRODUCTION 1.11 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: u12/branchJudge_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u13/rdOut_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u13/rdOut_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u13/rdOut_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u13/rdOut_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u14/rdOut_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u14/rdOut_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u14/rdOut_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u14/rdOut_reg[3]/Q (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: u18/clk1_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u23/CLK_2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[13]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[14]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[15]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u3/tmpRx_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u3/tmpRx_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u3/tmpRx_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u3/tmpRy_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u3/tmpRy_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: u3/tmpRy_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controllerOut_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controllerOut_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controllerOut_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controllerOut_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controllerOut_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controllerOut_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/ALUOpOut_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u8/ALUOpOut_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u8/ALUOpOut_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u8/ALUOpOut_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/ALUSrcBOut_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1Out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1Out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1Out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1Out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2Out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2Out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2Out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2Out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/jumpOut_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/memWriteOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 821 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 130 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.080       -0.161                      2                  529        0.246        0.000                      0                  529        2.000        0.000                       0                   367  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_in       {0.000 10.000}       20.000          50.000          
  CLK2X_BUF  {0.000 5.000}        10.000          100.000         
  CLKFX_BUF  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             16.383        0.000                      0                    2        0.947        0.000                      0                    2        7.000        0.000                       0                     6  
  CLK2X_BUF                                                                                                                                                     7.462        0.000                       0                     3  
  CLKFX_BUF        -0.080       -0.161                      2                  527        0.246        0.000                      0                  527        2.000        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       16.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.383ns  (required time - arrival time)
  Source:                 u23/CLK_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/v_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.674ns (19.881%)  route 2.716ns (80.119%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 25.753 - 20.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.837     6.233    u23/CLKIN_IN
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.536     6.769 r  u23/CLK_2_reg/Q
                         net (fo=1, routed)           0.654     7.423    u23_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.138     7.561 r  romAddr_reg[9]_i_3/O
                         net (fo=36, routed)          2.062     9.623    u23/CLK
    SLICE_X0Y125         FDRE                                         r  u23/v_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602    21.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325    23.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    24.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.702    25.753    u23/CLKIN_IN
    SLICE_X0Y125         FDRE                                         r  u23/v_clk_reg/C
                         clock pessimism              0.345    26.098    
                         clock uncertainty           -0.035    26.062    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.057    26.005    u23/v_clk_reg
  -------------------------------------------------------------------
                         required time                         26.005    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                 16.383    

Slack (MET) :             16.574ns  (required time - arrival time)
  Source:                 u23/CLK_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/CLK_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.822ns (23.891%)  route 2.619ns (76.109%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.686ns = ( 25.686 - 20.000 ) 
    Source Clock Delay      (SCD):    6.233ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.837     6.233    u23/CLKIN_IN
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.536     6.769 f  u23/CLK_2_reg/Q
                         net (fo=1, routed)           0.654     7.423    u23_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.138     7.561 f  romAddr_reg[9]_i_3/O
                         net (fo=36, routed)          1.964     9.525    u23/CLK
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.148     9.673 r  u23/CLK_2_i_1/O
                         net (fo=1, routed)           0.000     9.673    u23/CLK_2_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602    21.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325    23.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    24.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.635    25.686    u23/CLKIN_IN
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/C
                         clock pessimism              0.547    26.233    
                         clock uncertainty           -0.035    26.197    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.050    26.247    u23/CLK_2_reg
  -------------------------------------------------------------------
                         required time                         26.247    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                 16.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 u23/CLK_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/v_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.237ns (16.903%)  route 1.165ns (83.097%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.763     1.998    u23/CLKIN_IN
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.193     2.191 r  u23/CLK_2_reg/Q
                         net (fo=1, routed)           0.283     2.474    u23_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.044     2.518 r  romAddr_reg[9]_i_3/O
                         net (fo=36, routed)          0.882     3.400    u23/CLK
    SLICE_X0Y125         FDRE                                         r  u23/v_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.123     2.660    u23/CLKIN_IN
    SLICE_X0Y125         FDRE                                         r  u23/v_clk_reg/C
                         clock pessimism             -0.302     2.358    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.095     2.453    u23/v_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 u23/CLK_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/CLK_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.299ns (21.272%)  route 1.107ns (78.728%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.763     1.998    u23/CLKIN_IN
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.193     2.191 f  u23/CLK_2_reg/Q
                         net (fo=1, routed)           0.283     2.474    u23_n_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.044     2.518 f  romAddr_reg[9]_i_3/O
                         net (fo=36, routed)          0.823     3.342    u23/CLK
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.062     3.404 r  u23/CLK_2_i_1/O
                         net (fo=1, routed)           0.000     3.404    u23/CLK_2_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.087     2.624    u23/CLKIN_IN
    SLICE_X52Y96         FDRE                                         r  u23/CLK_2_reg/C
                         clock pessimism             -0.626     1.998    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.124     2.122    u23/CLK_2_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.168         20.000      16.832     RAMB18_X0Y60     u25/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         20.000      16.832     RAMB18_X0Y60     u25/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.538         20.000      17.462     BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     u23/CLK_2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X0Y125     u23/v_clk_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y125     u23/v_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     u23/CLK_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     u23/CLK_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y125     u23/v_clk_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     u23/CLK_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     u23/CLK_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y125     u23/v_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y125     u23/v_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK2X_BUF
  To Clock:  CLK2X_BUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK2X_BUF
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u27/DCM_SP_INST/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.538         10.000      7.462      BUFGCTRL_X0Y4    u27/CLK2X_BUFG_INST/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKOUT1
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFX_BUF
  To Clock:  CLKFX_BUF

Setup :            2  Failing Endpoints,  Worst Slack       -0.080ns,  Total Violation       -0.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.276ns (29.361%)  route 3.070ns (70.639%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 13.591 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.627    13.915    u17/cnt[31]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  u17/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.714    13.591    u17/clk_BUFG
    SLICE_X6Y136         FDRE                                         r  u17/cnt_reg[10]/C
                         clock pessimism              0.946    14.538    
                         clock uncertainty           -0.085    14.452    
    SLICE_X6Y136         FDRE (Setup_fdre_C_R)       -0.617    13.835    u17/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.835    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.276ns (29.361%)  route 3.070ns (70.639%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 13.591 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.627    13.915    u17/cnt[31]_i_1_n_0
    SLICE_X6Y136         FDRE                                         r  u17/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.714    13.591    u17/clk_BUFG
    SLICE_X6Y136         FDRE                                         r  u17/cnt_reg[15]/C
                         clock pessimism              0.946    14.538    
                         clock uncertainty           -0.085    14.452    
    SLICE_X6Y136         FDRE (Setup_fdre_C_R)       -0.617    13.835    u17/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.835    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.276ns (29.361%)  route 3.070ns (70.639%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 13.591 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.627    13.915    u17/cnt[31]_i_1_n_0
    SLICE_X7Y136         FDRE                                         r  u17/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.714    13.591    u17/clk_BUFG
    SLICE_X7Y136         FDRE                                         r  u17/cnt_reg[12]/C
                         clock pessimism              0.946    14.538    
                         clock uncertainty           -0.085    14.452    
    SLICE_X7Y136         FDRE (Setup_fdre_C_R)       -0.518    13.934    u17/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.276ns (29.361%)  route 3.070ns (70.639%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.591ns = ( 13.591 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.627    13.915    u17/cnt[31]_i_1_n_0
    SLICE_X7Y136         FDRE                                         r  u17/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.714    13.591    u17/clk_BUFG
    SLICE_X7Y136         FDRE                                         r  u17/cnt_reg[29]/C
                         clock pessimism              0.946    14.538    
                         clock uncertainty           -0.085    14.452    
    SLICE_X7Y136         FDRE (Setup_fdre_C_R)       -0.518    13.934    u17/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.276ns (30.339%)  route 2.930ns (69.661%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 13.590 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.487    13.775    u17/cnt[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.713    13.590    u17/clk_BUFG
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[25]/C
                         clock pessimism              0.946    14.537    
                         clock uncertainty           -0.085    14.451    
    SLICE_X4Y135         FDRE (Setup_fdre_C_R)       -0.518    13.933    u17/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.276ns (30.339%)  route 2.930ns (69.661%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 13.590 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.487    13.775    u17/cnt[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.713    13.590    u17/clk_BUFG
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[26]/C
                         clock pessimism              0.946    14.537    
                         clock uncertainty           -0.085    14.451    
    SLICE_X4Y135         FDRE (Setup_fdre_C_R)       -0.518    13.933    u17/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.276ns (30.339%)  route 2.930ns (69.661%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 13.590 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.487    13.775    u17/cnt[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.713    13.590    u17/clk_BUFG
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[27]/C
                         clock pessimism              0.946    14.537    
                         clock uncertainty           -0.085    14.451    
    SLICE_X4Y135         FDRE (Setup_fdre_C_R)       -0.518    13.933    u17/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.276ns (30.339%)  route 2.930ns (69.661%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 13.590 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.487    13.775    u17/cnt[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.713    13.590    u17/clk_BUFG
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[28]/C
                         clock pessimism              0.946    14.537    
                         clock uncertainty           -0.085    14.451    
    SLICE_X4Y135         FDRE (Setup_fdre_C_R)       -0.518    13.933    u17/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.276ns (30.339%)  route 2.930ns (69.661%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 13.590 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.487    13.775    u17/cnt[31]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.713    13.590    u17/clk_BUFG
    SLICE_X4Y135         FDRE                                         r  u17/cnt_reg[6]/C
                         clock pessimism              0.946    14.537    
                         clock uncertainty           -0.085    14.451    
    SLICE_X4Y135         FDRE (Setup_fdre_C_R)       -0.518    13.933    u17/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 u17/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKFX_BUF rise@5.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.276ns (31.291%)  route 2.802ns (68.709%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 13.590 - 5.000 ) 
    Source Clock Delay      (SCD):    9.570ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.741     1.741 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.517     4.258    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.396 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           2.223     6.619    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.985     1.634 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.627     4.261    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.138     4.399 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.302     6.701    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.148     6.849 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.670     7.519    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     7.657 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.913     9.570    u17/clk_BUFG
    SLICE_X7Y134         FDRE                                         r  u17/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDRE (Prop_fdre_C_Q)         0.536    10.106 r  u17/cnt_reg[3]/Q
                         net (fo=5, routed)           0.925    11.030    u17/cnt_reg_n_0_[3]
    SLICE_X7Y136         LUT5 (Prop_lut5_I0_O)        0.148    11.178 f  u17/cnt[31]_i_12/O
                         net (fo=2, routed)           0.640    11.818    u17/cnt[31]_i_12_n_0
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.148    11.966 f  u17/FSM_onehot_flashstate[5]_i_3/O
                         net (fo=2, routed)           0.280    12.246    u17/FSM_onehot_flashstate[5]_i_3_n_0
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.148    12.394 r  u17/FSM_onehot_flashstate[5]_i_2/O
                         net (fo=2, routed)           0.400    12.794    u17/FSM_onehot_flashstate[5]_i_2_n_0
    SLICE_X7Y136         LUT4 (Prop_lut4_I1_O)        0.148    12.942 r  u17/cnt[31]_i_2/O
                         net (fo=33, routed)          0.199    13.141    u17/cnt0
    SLICE_X7Y136         LUT6 (Prop_lut6_I0_O)        0.148    13.289 r  u17/cnt[31]_i_1/O
                         net (fo=32, routed)          0.359    13.647    u17/cnt[31]_i_1_n_0
    SLICE_X6Y135         FDRE                                         r  u17/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.602     6.602 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.325     8.927    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124     9.051 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.977    11.028    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.525     6.503 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           2.427     8.930    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.124     9.054 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           2.012    11.065    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.119    11.184 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.569    11.753    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    11.877 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.713    13.590    u17/clk_BUFG
    SLICE_X6Y135         FDRE                                         r  u17/cnt_reg[11]/C
                         clock pessimism              0.946    14.537    
                         clock uncertainty           -0.085    14.451    
    SLICE_X6Y135         FDRE (Setup_fdre_C_R)       -0.617    13.834    u17/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                         -13.647    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u17/rflag_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            base_ram_data_OBUFT[15]_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.255ns (65.828%)  route 0.132ns (34.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    1.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.818     3.401    u17/clk_BUFG
    SLICE_X1Y138         FDCE                                         r  u17/rflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDCE (Prop_fdce_C_Q)         0.193     3.594 f  u17/rflag_reg/Q
                         net (fo=3, routed)           0.132     3.726    u17/rflag_reg_1
    SLICE_X0Y138         LUT6 (Prop_lut6_I2_O)        0.062     3.788 r  u17/base_ram_data_OBUFT[15]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.788    u17_n_11
    SLICE_X0Y138         FDRE                                         r  base_ram_data_OBUFT[15]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.141     4.459    clk_BUFG
    SLICE_X0Y138         FDRE                                         r  base_ram_data_OBUFT[15]_inst_i_1/C
                         clock pessimism             -1.041     3.418    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.124     3.542    base_ram_data_OBUFT[15]_inst_i_1
  -------------------------------------------------------------------
                         required time                         -3.542    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/ram2AddrOutput_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.223ns (59.002%)  route 0.155ns (40.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    1.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.817     3.400    u17/clk_BUFG
    SLICE_X2Y137         FDCE                                         r  u17/current_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDCE (Prop_fdce_C_Q)         0.223     3.623 r  u17/current_addr_reg[3]/Q
                         net (fo=5, routed)           0.155     3.778    u17/current_addr_reg[3]
    SLICE_X3Y136         FDRE                                         r  u17/ram2AddrOutput_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.138     4.456    u17/clk_BUFG
    SLICE_X3Y136         FDRE                                         r  u17/ram2AddrOutput_reg[3]/C
                         clock pessimism             -1.038     3.418    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.100     3.518    u17/ram2AddrOutput_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flashstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/flash_we_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.223ns (57.303%)  route 0.166ns (42.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    1.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.773     3.356    u17/clk_BUFG
    SLICE_X8Y135         FDCE                                         r  u17/FSM_onehot_flashstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.223     3.579 r  u17/FSM_onehot_flashstate_reg[2]/Q
                         net (fo=3, routed)           0.166     3.745    u17/FSM_onehot_flashstate_reg_n_0_[2]
    SLICE_X9Y134         FDRE                                         r  u17/flash_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.095     4.413    u17/clk_BUFG
    SLICE_X9Y134         FDRE                                         r  u17/flash_we_reg/C
                         clock pessimism             -1.039     3.374    
    SLICE_X9Y134         FDRE (Hold_fdre_C_D)         0.095     3.469    u17/flash_we_reg
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/ram2AddrOutput_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.223ns (57.348%)  route 0.166ns (42.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    1.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.817     3.400    u17/clk_BUFG
    SLICE_X2Y137         FDCE                                         r  u17/current_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDCE (Prop_fdce_C_Q)         0.223     3.623 r  u17/current_addr_reg[1]/Q
                         net (fo=5, routed)           0.166     3.789    u17/current_addr_reg[1]
    SLICE_X3Y136         FDRE                                         r  u17/ram2AddrOutput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.138     4.456    u17/clk_BUFG
    SLICE_X3Y136         FDRE                                         r  u17/ram2AddrOutput_reg[1]/C
                         clock pessimism             -1.038     3.418    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.091     3.509    u17/ram2AddrOutput_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           3.789    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/ram2AddrOutput_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.223ns (56.361%)  route 0.173ns (43.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.400ns
    Clock Pessimism Removal (CPR):    1.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.817     3.400    u17/clk_BUFG
    SLICE_X2Y137         FDCE                                         r  u17/current_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDCE (Prop_fdce_C_Q)         0.223     3.623 r  u17/current_addr_reg[2]/Q
                         net (fo=5, routed)           0.173     3.795    u17/current_addr_reg[2]
    SLICE_X3Y136         FDRE                                         r  u17/ram2AddrOutput_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.138     4.456    u17/clk_BUFG
    SLICE_X3Y136         FDRE                                         r  u17/ram2AddrOutput_reg[2]/C
                         clock pessimism             -1.038     3.418    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.097     3.515    u17/ram2AddrOutput_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.515    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u18/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u18/clk1_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.285ns (61.159%)  route 0.181ns (38.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.754ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.070     2.309    u27/CLKFX_OUT
    SLICE_X14Y118        LUT4 (Prop_lut4_I1_O)        0.062     2.371 r  u27/clk1_i_2/O
                         net (fo=3, routed)           0.223     2.594    u18/CLK
    SLICE_X14Y118        FDCE                                         r  u18/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDCE (Prop_fdce_C_Q)         0.223     2.817 f  u18/count_reg[1]/Q
                         net (fo=2, routed)           0.181     2.998    u18/count[1]
    SLICE_X14Y118        LUT2 (Prop_lut2_I0_O)        0.062     3.060 r  u18/clk1_i_1/O
                         net (fo=2, routed)           0.000     3.060    u18/clk1_i_1_n_0
    SLICE_X14Y118        FDCE                                         r  u18/clk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.462     3.003    u27/CLKFX_OUT
    SLICE_X14Y118        LUT4 (Prop_lut4_I1_O)        0.077     3.080 r  u27/clk1_i_2/O
                         net (fo=3, routed)           0.268     3.349    u18/CLK
    SLICE_X14Y118        FDCE                                         r  u18/clk1_reg/C
                         clock pessimism             -0.754     2.594    
    SLICE_X14Y118        FDCE (Hold_fdce_C_D)         0.159     2.753    u18/clk1_reg
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flashstate_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/FSM_onehot_flashstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.223ns (52.919%)  route 0.198ns (47.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    1.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.773     3.356    u17/clk_BUFG
    SLICE_X8Y135         FDCE                                         r  u17/FSM_onehot_flashstate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.223     3.579 r  u17/FSM_onehot_flashstate_reg[5]/Q
                         net (fo=4, routed)           0.198     3.777    u17/current_addr
    SLICE_X9Y135         FDPE                                         r  u17/FSM_onehot_flashstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.096     4.414    u17/clk_BUFG
    SLICE_X9Y135         FDPE                                         r  u17/FSM_onehot_flashstate_reg[0]/C
                         clock pessimism             -1.041     3.373    
    SLICE_X9Y135         FDPE (Hold_fdpe_C_D)         0.095     3.468    u17/FSM_onehot_flashstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           3.777    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flashstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/FSM_onehot_flashstate_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.193ns (46.729%)  route 0.220ns (53.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.414ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    1.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.773     3.356    u17/clk_BUFG
    SLICE_X9Y135         FDCE                                         r  u17/FSM_onehot_flashstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDCE (Prop_fdce_C_Q)         0.193     3.549 r  u17/FSM_onehot_flashstate_reg[1]/Q
                         net (fo=3, routed)           0.220     3.769    u17/FSM_onehot_flashstate_reg_n_0_[1]
    SLICE_X8Y135         FDCE                                         r  u17/FSM_onehot_flashstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.096     4.414    u17/clk_BUFG
    SLICE_X8Y135         FDCE                                         r  u17/FSM_onehot_flashstate_reg[2]/C
                         clock pessimism             -1.041     3.373    
    SLICE_X8Y135         FDCE (Hold_fdce_C_D)         0.072     3.445    u17/FSM_onehot_flashstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u17/ram2AddrOutput_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.223ns (50.461%)  route 0.219ns (49.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    1.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.818     3.401    u17/clk_BUFG
    SLICE_X2Y138         FDCE                                         r  u17/current_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDCE (Prop_fdce_C_Q)         0.223     3.624 r  u17/current_addr_reg[7]/Q
                         net (fo=6, routed)           0.219     3.843    u17/current_addr_reg[7]
    SLICE_X1Y136         FDRE                                         r  u17/ram2AddrOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.138     4.456    u17/clk_BUFG
    SLICE_X1Y136         FDRE                                         r  u17/ram2AddrOutput_reg[7]/C
                         clock pessimism             -1.038     3.418    
    SLICE_X1Y136         FDRE (Hold_fdre_C_D)         0.100     3.518    u17/ram2AddrOutput_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.518    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 u6/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u6/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKFX_BUF  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLKFX_BUF
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKFX_BUF rise@0.000ns - CLKFX_BUF rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.247ns (52.772%)  route 0.221ns (47.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    1.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.391     0.391 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.800     1.191    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     1.235 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.886     2.121    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.712     0.409 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.786     1.195    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.044     1.239 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           0.952     2.191    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.062     2.253 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.286     2.539    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     2.583 r  clk_BUFG_inst/O
                         net (fo=352, routed)         0.820     3.403    u6/clk_BUFG
    SLICE_X7Y149         FDCE                                         r  u6/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDCE (Prop_fdce_C_Q)         0.193     3.596 f  u6/state_reg[1]/Q
                         net (fo=3, routed)           0.221     3.817    u6/state_reg_n_0_[1]
    SLICE_X7Y149         LUT2 (Prop_lut2_I1_O)        0.054     3.871 r  u6/state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.871    u6/state[1]_i_1_n_0
    SLICE_X7Y149         FDCE                                         r  u6/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKFX_BUF rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.838     1.491    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.537 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.203     2.740    u27/CLKIN_IN
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.063     0.677 r  u27/DCM_SP_INST/CLKOUT0
                         net (fo=1, routed)           0.818     1.495    u27/CLKFX_BUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.046     1.541 r  u27/CLKFX_BUFG_INST/O
                         net (fo=2, routed)           1.316     2.857    u27/CLKFX_OUT
    SLICE_X52Y97         LUT4 (Prop_lut4_I2_O)        0.077     2.934 r  u27/clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.338     3.272    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     3.318 r  clk_BUFG_inst/O
                         net (fo=352, routed)         1.141     4.459    u6/clk_BUFG
    SLICE_X7Y149         FDCE                                         r  u6/state_reg[1]/C
                         clock pessimism             -1.056     3.403    
    SLICE_X7Y149         FDCE (Hold_fdce_C_D)         0.142     3.545    u6/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.545    
                         arrival time                           3.871    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFX_BUF
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u27/DCM_SP_INST/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.538         5.000       2.462      BUFGCTRL_X0Y3    u27/CLKFX_BUFG_INST/I
Min Period        n/a     BUFG/I              n/a            2.538         5.000       2.462      BUFGCTRL_X0Y0    clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y136     u17/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y135     u17/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y135     u17/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y136     u17/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y135     u17/cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y135     u17/cnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y135     u17/cnt_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  u27/DCM_SP_INST/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X7Y131     u17/ram2_addr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X7Y131     u17/ram2_addr_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X7Y131     u17/ram2_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X7Y131     u17/ram2_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     u17/ram2_data_retimed_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     u17/ram2_data_retimed_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     u17/ram2_data_retimed_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     u17/ram2_data_retimed_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     u17/ram2_data_retimed_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y131     u17/ram2_data_retimed_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X14Y118    u18/clk1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X14Y118    u18/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X14Y118    u18/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y136     u17/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y136     u17/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y135     u17/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y135     u17/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y135     u17/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y135     u17/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y136     u17/cnt_reg[15]/C



