#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Tue May 17 13:25:12 2011
# Process ID: 4292
# Log file: C:/PT8616/development_src/FPGA/planAhead_run_3/planAhead.log
# Journal file: C:/PT8616/development_src/FPGA/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\12.4\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source C:/PT8616/development_src/FPGA/pa.fromNcd.tcl
# create_project -name FPGA -dir "C:/PT8616/development_src/FPGA/planAhead_run_3" -part xc3s250evq100-5
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/PT8616/development_src/FPGA/FPGA_main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/PT8616/development_src/FPGA} }
# add_files "C:/PT8616/development_src/FPGA/Chipscope.ncf" "C:/PT8616/development_src/FPGA/Chipscope_ctrl.ncf" -fileset [get_property constrset [current_run]]
# set_param project.paUcfFile  "constraints.ucf"
# add_files "constraints.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Run is defaulting to constrset part: xc3s250evq100-5
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\FPGA_main.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\FPGA_main.edif'
INFO: [HD-EDIFIN 4] Reading core file 'C:\PT8616\development_src\FPGA\Chipscope.ngc' for (cell view 'Chipscope', library 'FPGA_main_lib', file 'FPGA_main.ngc')
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope.edif'
INFO: [HD-EDIFIN 4] Reading core file 'C:\PT8616\development_src\FPGA\Chipscope_ctrl.ngc' for (cell view 'Chipscope_ctrl', library 'FPGA_main_lib', file 'FPGA_main.ngc')
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope_ctrl.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope_ctrl.edif'
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn'
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : .\Chipscope.ncf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\Chipscope.ncf
INFO: [HD-UCFReader 0] Parsing UCF File : .\Chipscope_ctrl.ncf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\Chipscope_ctrl.ncf
INFO: [HD-UCFReader 0] Parsing UCF File : .\constraints.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\constraints.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.4 by hdbuild
          on  Tue Nov  9 17:32:56 MST 2010
  Report: by JKH on host DKT-JKH, pid 4292
          on Tue May 17 13:25:40 2011

REPORT SUMMARY
            Netlist: netlist
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Unknown block name
                     Unknown Unisim pin name
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 0

REPORT DETAILS
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib .
# read_xdl -file "C:/PT8616/development_src/FPGA/FPGA_main.ncd"
INFO: [HD-PAR 0] Parsing Placement File : C:/PT8616/development_src/FPGA/FPGA_main.ncd
INFO: [HD-PAR 1] Finished Parsing Placement File : C:/PT8616/development_src/FPGA/FPGA_main.ncd
INFO: [HD-PAR 2] Placed 4549 instances
# if {[catch {read_twx -name results_1 -file "C:/PT8616/development_src/FPGA/FPGA_main.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/PT8616/development_src/FPGA/FPGA_main.twx\": $eInfo"
# }
close_design
open_netlist_design -name constrs_1
INFO: Run is defaulting to constrset part: xc3s250evq100-5
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\FPGA_main.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\FPGA_main.edif'
INFO: [HD-EDIFIN 4] Reading core file 'C:\PT8616\development_src\FPGA\Chipscope.ngc' for (cell view 'Chipscope', library 'FPGA_main_lib', file 'FPGA_main.ngc')
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope.edif'
INFO: [HD-EDIFIN 4] Reading core file 'C:\PT8616\development_src\FPGA\Chipscope_ctrl.ngc' for (cell view 'Chipscope_ctrl', library 'FPGA_main_lib', file 'FPGA_main.ngc')
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope_ctrl.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-4292-DKT-JKH\ngc2edif\Chipscope_ctrl.edif'
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File 'C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn'
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/xc3s250e/vq100/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.4/ISE_DS/PlanAhead/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : .\Chipscope.ncf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\Chipscope.ncf
INFO: [HD-UCFReader 0] Parsing UCF File : .\Chipscope_ctrl.ncf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\Chipscope_ctrl.ncf
INFO: [HD-UCFReader 0] Parsing UCF File : .\constraints.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\constraints.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.4 by hdbuild
          on  Tue Nov  9 17:32:56 MST 2010
  Report: by JKH on host DKT-JKH, pid 4292
          on Tue May 17 13:33:49 2011

REPORT SUMMARY
            Netlist: netlist
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Unknown block name
                     Unknown Unisim pin name
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 0

REPORT DETAILS
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.4/ISE_DS/PlanAhead/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib .
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
