{"vcs1":{"timestamp_begin":1747230916.835247751, "rt":10.15, "ut":10.46, "st":0.72}}
{"vcselab":{"timestamp_begin":1747230927.072473444, "rt":0.47, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1747230927.613171661, "rt":0.50, "ut":0.24, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747230916.009487098}
{"VCS_COMP_START_TIME": 1747230916.009487098}
{"VCS_COMP_END_TIME": 1747230928.255449765}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482932}}
{"vcselab": {"peak_mem": 183880}}
