Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8fb2e1b7abf24da897efd2d40dddcb0d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'clk' [D:/cn2/lab1/Laborator1/Laborator1.srcs/sim_1/new/test_pipeline.v:28]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'clk' [D:/cn2/lab1/Laborator1/Laborator1.srcs/sources_1/new/pipeline.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'clk' [D:/cn2/lab1/Laborator1/Laborator1.srcs/sources_1/new/pipeline.v:78]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'clk' [D:/cn2/lab1/Laborator1/Laborator1.srcs/sources_1/new/pipeline.v:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_div
Compiling module xil_defaultlib.simple_reg1
Compiling module xil_defaultlib.simple_reg2
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.test_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_pipeline_behav
