Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39a7487a5a984f1c86fb433075c11d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_STANDARD_TOPLEVEL_behav xil_defaultlib.tb_STANDARD_TOPLEVEL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <POS1> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:36]
ERROR: [VRFC 10-718] formal port <POS2> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:37]
ERROR: [VRFC 10-718] formal port <RECEIVE_BUFFER> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:38]
ERROR: [VRFC 10-718] formal port <TRANSMIT_BUFFER> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:39]
ERROR: [VRFC 10-718] formal port <PWM_DUTYCYCLE1> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:40]
ERROR: [VRFC 10-718] formal port <PWM_DUTYCYCLE2> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:41]
ERROR: [VRFC 10-718] formal port <PWM_PULSE1> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:42]
ERROR: [VRFC 10-718] formal port <PWM_PULSE2> does not exist in entity <STANDARD_TOPLEVEL>.  Please compare the definition of block <STANDARD_TOPLEVEL> to its component declaration and its instantion to detect the mismatch. [C:/Users/Thobi/CloudStation/Thobias/UNI/4.Semester/Digital_Porgrammerbar_Elektronik/vivado/Projekt_4_Basys3/Projekt_4_Basys3.srcs/sim_1/imports/new/tb_STANDARD_TOPLEVEL.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_standard_toplevel in library work failed.
