{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23E7D65A79BC59F7BC47406C1714DFAE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_RRESP",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RRESP[1]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RRESP[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_WDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[31]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[30]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[29]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[28]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[27]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[26]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[25]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[24]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[23]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[22]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[21]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[20]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[19]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[18]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[17]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[16]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_WDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_BRESP",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_BRESP[1]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_BRESP[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_RDATA",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[31]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[30]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[29]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[28]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[27]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[26]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[25]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[24]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[23]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[22]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[21]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[20]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[19]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[18]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[17]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[16]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[15]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[14]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[13]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[12]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[11]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[10]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[9]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[8]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[7]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[6]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[5]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[4]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[3]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[2]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[1]"
                                            },
                                            {
                                                "name": "design_1_i/axilab_master_0_M00_AXI_RDATA[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_ARREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_ARVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_AWREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_AWVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_BREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_BVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_RREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_RVALID",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_WREADY",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "design_1_i/axilab_master_0_M00_AXI_WVALID",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}