
Clock Cycle 1:
addi $s0, $zero, 0
$s0 = 0

Clock Cycle 2:
DRAM Request(Read) Issued for lw 1000 $t0 on Line 3

Clock Cycle 3:
Started lw 1000 $t0 on Line 3
Row 0 will be activated
Completed 1/12
addi $s1, $zero, 0
$s1 = 0

Clock Cycle 4:
Completed 2/12
DRAM Request(Read) Issued for lw 3000 $t1 on Line 6

Clock Cycle 5:
Completed 3/12
addi $s0, $s0, 4
$s0 = 4

Clock Cycle 6:
Completed 4/12
DRAM Request(Read) Issued for lw 1004 $t2 on Line 9

Clock Cycle 7:
Completed 5/12
addi $s1, $s1, 4
$s1 = 4

Clock Cycle 8:
Completed 6/12
DRAM Request(Read) Issued for lw 3004 $t3 on Line 12

Clock Cycle 9:
Completed 7/12
addi $s0, $s0, 0
$s0 = 4

Clock Cycle 10:
Completed 8/12
DRAM Request(Read) Issued for lw 1012 $t4 on Line 15

Clock Cycle 11:
Completed 9/12
addi $s1, $s1, 4
$s1 = 8

Clock Cycle 12:
Completed 10/12
DRAM Request(Read) Issued for lw 3008 $t5 on Line 18

Clock Cycle 13:
Completed 11/12
addi $s0, $s0, 8
$s0 = 12

Clock Cycle 14:
Completed 12/12
$t0 = 0
Finished Instruction lw 1000 $t0 on Line 3

Clock Cycle 15:
Started lw 1004 $t2 on Line 9
Completed 1/2
addi $t0, $s0, 0
$t0 = 12

Clock Cycle 16:
Completed 2/2
$t2 = 0
Finished Instruction lw 1004 $t2 on Line 9
DRAM Request(Read) Issued for lw 1012 $t6 on Line 23

Clock Cycle 17:
Started lw 1012 $t4 on Line 15
Completed 1/2
addi $s1, $s1, 0
$s1 = 8

Clock Cycle 18:
Completed 2/2
$t4 = 0
Finished Instruction lw 1012 $t4 on Line 15
DRAM Request(Read) Issued for lw 3012 $t7 on Line 26

Clock Cycle 19:
Started lw 1012 $t6 on Line 23
Completed 1/2

Clock Cycle 20:
Completed 2/2
$t6 = 0
Finished Instruction lw 1012 $t6 on Line 23

Clock Cycle 21:
Started lw 3000 $t1 on Line 6
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 22:
Completed 2/12

Clock Cycle 23:
Completed 3/12

Clock Cycle 24:
Completed 4/12

Clock Cycle 25:
Completed 5/12

Clock Cycle 26:
Completed 6/12

Clock Cycle 27:
Completed 7/12

Clock Cycle 28:
Completed 8/12

Clock Cycle 29:
Completed 9/12

Clock Cycle 30:
Completed 10/12

Clock Cycle 31:
Completed 11/12

Clock Cycle 32:
Completed 12/12
$t1 = 0
Finished Instruction lw 3000 $t1 on Line 6

Clock Cycle 33:
Started lw 3004 $t3 on Line 12
Completed 1/2

Clock Cycle 34:
Completed 2/2
$t3 = 0
Finished Instruction lw 3004 $t3 on Line 12

Clock Cycle 35:
Started lw 3008 $t5 on Line 18
Completed 1/2

Clock Cycle 36:
Completed 2/2
$t5 = 0
Finished Instruction lw 3008 $t5 on Line 18

Clock Cycle 37:
Started lw 3012 $t7 on Line 26
Completed 1/2

Clock Cycle 38:
Completed 2/2
$t7 = 0
Finished Instruction lw 3012 $t7 on Line 26

RELEVANT STATISTICS :->
Total Number of cycles taken = 38
Total Number of Row Buffer Updates = 2

DRAM memory structure :

Integer Register Values :
zero = 0
s0 = 12
s1 = 8
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 12
t1 = 0
t2 = 0
t3 = 0
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
