# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.tb_i2c_master_top
# vsim -gui work.tb_i2c_master_top 
# Start time: 16:15:02 on Apr 22,2024
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dbus0/Clk \
sim:/tb_i2c_master_top/u_dbus0/Rst_n \
sim:/tb_i2c_master_top/u_dbus0/Addr \
sim:/tb_i2c_master_top/u_dbus0/Dout \
sim:/tb_i2c_master_top/u_dbus0/Din \
sim:/tb_i2c_master_top/u_dbus0/Wr
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: adria  Hostname: OLAWENAH-PC  ProcessID: 6364
#           Attempting to use alternate WLF file "./wlftwenid9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwenid9
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_regs/prer \
sim:/tb_i2c_master_top/u_dut0/i_regs/ctr \
sim:/tb_i2c_master_top/u_dut0/i_regs/txr \
sim:/tb_i2c_master_top/u_dut0/i_regs/rxr \
sim:/tb_i2c_master_top/u_dut0/i_regs/cr \
sim:/tb_i2c_master_top/u_dut0/i_regs/sr
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_byte/Start \
sim:/tb_i2c_master_top/u_dut0/i_byte/Stop \
sim:/tb_i2c_master_top/u_dut0/i_byte/Read \
sim:/tb_i2c_master_top/u_dut0/i_byte/Write \
sim:/tb_i2c_master_top/u_dut0/i_byte/Tx_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/I2C_al \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_sout \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_rxd \
sim:/tb_i2c_master_top/u_dut0/i_byte/Rx_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/I2C_done \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_load \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_shift \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_cmd \
sim:/tb_i2c_master_top/u_dut0/i_byte/Bit_txd \
sim:/tb_i2c_master_top/u_dut0/i_byte/state \
sim:/tb_i2c_master_top/u_dut0/i_byte/next \
sim:/tb_i2c_master_top/u_dut0/i_byte/en_ack \
sim:/tb_i2c_master_top/u_dut0/i_byte/loadCounter \
sim:/tb_i2c_master_top/u_dut0/i_byte/SR_shift_en \
sim:/tb_i2c_master_top/u_dut0/i_byte/counterOut \
sim:/tb_i2c_master_top/u_dut0/i_byte/ck_ack
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_bit/Enable \
sim:/tb_i2c_master_top/u_dut0/i_bit/TimerOut \
sim:/tb_i2c_master_top/u_dut0/i_bit/TimerStart \
sim:/tb_i2c_master_top/u_dut0/i_bit/TimerStop \
sim:/tb_i2c_master_top/u_dut0/i_bit/Cmd \
sim:/tb_i2c_master_top/u_dut0/i_bit/Ack \
sim:/tb_i2c_master_top/u_dut0/i_bit/Txd \
sim:/tb_i2c_master_top/u_dut0/i_bit/Rxd \
sim:/tb_i2c_master_top/u_dut0/i_bit/I2C_busy \
sim:/tb_i2c_master_top/u_dut0/i_bit/I2C_al \
sim:/tb_i2c_master_top/u_dut0/i_bit/Scl_i \
sim:/tb_i2c_master_top/u_dut0/i_bit/Scl_o \
sim:/tb_i2c_master_top/u_dut0/i_bit/Scl_oen \
sim:/tb_i2c_master_top/u_dut0/i_bit/Sda_i \
sim:/tb_i2c_master_top/u_dut0/i_bit/Sda_o \
sim:/tb_i2c_master_top/u_dut0/i_bit/Sda_oen \
sim:/tb_i2c_master_top/u_dut0/i_bit/sSCL \
sim:/tb_i2c_master_top/u_dut0/i_bit/sSDA \
sim:/tb_i2c_master_top/u_dut0/i_bit/dSCL \
sim:/tb_i2c_master_top/u_dut0/i_bit/dSDA \
sim:/tb_i2c_master_top/u_dut0/i_bit/dScl_oen \
sim:/tb_i2c_master_top/u_dut0/i_bit/sda_chk \
sim:/tb_i2c_master_top/u_dut0/i_bit/slave_wait \
sim:/tb_i2c_master_top/u_dut0/i_bit/sta_condition \
sim:/tb_i2c_master_top/u_dut0/i_bit/sto_condition \
sim:/tb_i2c_master_top/u_dut0/i_bit/cmd_stop \
sim:/tb_i2c_master_top/u_dut0/i_bit/state \
sim:/tb_i2c_master_top/u_dut0/i_bit/next \
sim:/tb_i2c_master_top/u_dut0/i_bit/scl_sync \
sim:/tb_i2c_master_top/u_dut0/i_bit/clk_en
add wave -position insertpoint  \
sim:/tb_i2c_master_top/u_dut0/i_sr/Load \
sim:/tb_i2c_master_top/u_dut0/i_sr/Shift \
sim:/tb_i2c_master_top/u_dut0/i_sr/SerIn \
sim:/tb_i2c_master_top/u_dut0/i_sr/DataIn \
sim:/tb_i2c_master_top/u_dut0/i_sr/SerOut \
sim:/tb_i2c_master_top/u_dut0/i_sr/DataOut \
sim:/tb_i2c_master_top/u_dut0/i_sr/register
run -all
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# 
# ERROR: Expected a5, received 4a at time 30955.00 ns
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# 
# ERROR: Expected 5a, received b4 at time 33915.00 ns
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xX from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xX from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# 
# ERROR: Expected a5, received 4a at time 30955.00 ns
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# 
# ERROR: Expected 5a, received b4 at time 33915.00 ns
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xX from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xX from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# 
# ERROR: Expected a5, received 4a at time 30955.00 ns
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# 
# ERROR: Expected 5a, received b4 at time 33915.00 ns
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xX from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xX from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 4805.00 ns tip==0
# status: 4845.00 ns write slave memory address 01
# status: 4865.00 ns tip==0
# status: 4905.00 ns write data a5
# status: 4905.00 ns clock streching starts
# status: 6005.00 ns clock streching ends
# status: 6015.00 ns tip==0
# status: 6055.00 ns write slave memory address 02
# status: 6075.00 ns tip==0
# status: 6115.00 ns write next data 5a, generate 'stop'
# ** Error: $width( posedge Scl:6005 ns, :6155 ns, 160 ns );
#    Time: 6155 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# 
# ERROR: Expected a5, received 4a at time 30955.00 ns
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# 
# ERROR: Expected 5a, received b4 at time 33915.00 ns
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xX from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xX from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xx from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xx from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 10805.00 ns tip==0
# status: 10845.00 ns write slave memory address 01
# status: 10865.00 ns tip==0
# status: 10905.00 ns write data a5
# status: 10905.00 ns clock streching starts
# status: 12005.00 ns clock streching ends
# status: 12015.00 ns tip==0
# status: 12055.00 ns write slave memory address 02
# status: 12075.00 ns tip==0
# status: 12115.00 ns write next data 5a, generate 'stop'
# ** Error: $width( posedge Scl:12005 ns, :12155 ns, 160 ns );
#    Time: 12155 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xx from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xx from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 7685.00 ns tip==0
# status: 7725.00 ns write slave memory address 01
# status: 13205.00 ns tip==0
# status: 13245.00 ns write data a5
# status: 13245.00 ns clock streching starts
# status: 14345.00 ns clock streching ends
# ** Error: $width( posedge Scl:14345 ns, :14495 ns, 160 ns );
#    Time: 14495 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 17655.00 ns tip==0
# status: 17695.00 ns write slave memory address 02
# status: 17715.00 ns tip==0
# status: 17755.00 ns write next data 5a, generate 'stop'
# Compile of i2c_bit_timer.v was successful.
# Compile of i2c_byte_state_timer.v was successful.
# Compile of i2c_master_bit_ctrl.v was successful.
# Compile of i2c_master_byte_ctrl.v was successful.
# Compile of i2c_master_defines.v was successful.
# Compile of i2c_master_regs.v was successful.
# Compile of i2c_master_top.v was successful.
# Compile of shiftreg.v was successful.
# Compile of dbus_master_model.v was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sys_model.v was successful.
# Compile of timescale.v was successful.
# Compile of tb_i2c_master_top.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_i2c_master_top
# Loading work.dbus_master_model
# Loading work.i2c_master_top
# Loading work.i2c_master_regs
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_byte_state_timer
# Loading work.i2c_master_bit_ctrl
# Loading work.shiftreg
# Loading work.i2c_bit_timer
# Loading work.i2c_slave_model
# Loading work.delay
run -all
# GetModuleFileName: No se puede encontrar el módulo especificado.
# 
# 
# 
# status:    0.00 ns Testbench started
# 
# 
# [Info-    0.00 ns] Reset
# status: 1297.00 ns done reset
# status: 1405.00 ns programmed registers
# status: 1707.00 ns verified registers
# status: 1725.00 ns core enabled
# status: 1725.00 ns Write Access
# status: 1765.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 5125.00 ns tip==0
# status: 5165.00 ns write slave memory address 01
# status: 8085.00 ns tip==0
# status: 8125.00 ns write data a5
# status: 8125.00 ns clock streching starts
# status: 9225.00 ns clock streching ends
# ** Error: $width( posedge Scl:9225 ns, :9375 ns, 160 ns );
#    Time: 9375 ns  Iteration: 4  Process: /tb_i2c_master_top/u_slave0/#Width# File: C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/misc/i2c_slave_model.v Line: 268
# status: 11975.00 ns tip==0
# status: 12015.00 ns write slave memory address 02
# status: 14935.00 ns tip==0
# status: 14975.00 ns write next data 5a, generate 'stop'
# status: 18215.00 ns tip==0, busy==0
# status: 18215.00 ns Read Access
# status: 18255.00 ns generate 'start', write cmd 20 (slave address+write)
# status: 21655.00 ns tip==0
# status: 21695.00 ns write slave address 01
# status: 24615.00 ns tip==0
# status: 24655.00 ns generate 'repeated start', write cmd 21 (slave address+read)
# status: 28055.00 ns tip==0
# status: 28075.00 ns read + ack
# status: 30935.00 ns tip==0
# status: 30955.00 ns received a5
# status: 30975.00 ns read + ack
# status: 33895.00 ns tip==0
# status: 33915.00 ns received 5a
# status: 33935.00 ns read + ack
# status: 36855.00 ns tip==0
# status: 36875.00 ns received xx from 3rd read address
# status: 36895.00 ns read + nack
# status: 39815.00 ns tip==0
# status: 39835.00 ns received xx from 4th read address
# status: 39875.00 ns generate 'start', write cmd 20 (slave address+write). Check invalid address
# status: 43255.00 ns tip==0
# status: 43295.00 ns write slave memory address 10
# status: 46215.00 ns tip==0
# status: 46215.00 ns Check for nack
# status: 46235.00 ns generate 'stop'
# status: 46255.00 ns tip==0
# 
# 
# status: 56257.00 ns Testbench done
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v(366)
#    Time: 56257 ns  Iteration: 0  Instance: /tb_i2c_master_top
# Break in Module tb_i2c_master_top at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_4/tb/tb_i2c_master_top.v line 366
# End time: 16:51:11 on Apr 22,2024, Elapsed time: 0:36:09
# Errors: 1, Warnings: 1
