<!doctype html>
<head><title>source/dpdk/drivers/raw/ifpga_rawdev/base/ Source Tree - Woboq Code Browser</title>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><link rel="stylesheet" href="../../../../../../data/indexstyle.css"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var path = 'dpdk/drivers/raw/ifpga_rawdev/base/'; var root_path = '../../../../../'; var project='source'; </script>
<script src='../../../../../../data/indexscript.js'></script>
</head>
<body>
<div id='header'><div id='toprightlogo'><a href='https://code.woboq.org'></a></div>
<p><input id='searchline' placeholder='Search for a file or function'  type='text'/></p>
<h1 id='title'>Browse the source code of <a href='../../../../../'>source</a>/<a href='../../../../'>dpdk</a>/<a href='../../../'>drivers</a>/<a href='../../'>raw</a>/<a href='../'>ifpga_rawdev</a>/<a href=''>base/</a> online</h1>
</div><hr/><table id='tree'>
 <tr><td class='parent'>    <a href='../'>../</a></td><td></td></tr>
<tr><td class='file'>    <a href='ifpga_api.c.html'>ifpga_api.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_api.h.html'>ifpga_api.h</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_compat.h.html'>ifpga_compat.h</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_defines.h.html'>ifpga_defines.h</a><span class='meta'><ul><li><a href='ifpga_defines.h.html#bts_header' title='bts_header'>bts_header</a></li><li><a href='ifpga_defines.h.html#dperf_fab_events' title='dperf_fab_events'>dperf_fab_events</a></li><li><a href='ifpga_defines.h.html#feature_afu_header' title='feature_afu_header'>feature_afu_header</a></li><li><a href='ifpga_defines.h.html#feature_bbb_header' title='feature_bbb_header'>feature_bbb_header</a></li><li><a href='ifpga_defines.h.html#feature_fiu_header' title='feature_fiu_header'>feature_fiu_header</a></li><li><a href='ifpga_defines.h.html#feature_fme_bitstream_id' title='feature_fme_bitstream_id'>feature_fme_bitstream_id</a></li><li><a href='ifpga_defines.h.html#feature_fme_bitstream_md' title='feature_fme_bitstream_md'>feature_fme_bitstream_md</a></li><li><a href='ifpga_defines.h.html#feature_fme_capability' title='feature_fme_capability'>feature_fme_capability</a></li><li><a href='ifpga_defines.h.html#feature_fme_dfpmon_clk_ctr' title='feature_fme_dfpmon_clk_ctr'>feature_fme_dfpmon_clk_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_dfpmon_fab_ctl' title='feature_fme_dfpmon_fab_ctl'>feature_fme_dfpmon_fab_ctl</a></li><li><a href='ifpga_defines.h.html#feature_fme_dfpmon_fab_ctr' title='feature_fme_dfpmon_fab_ctr'>feature_fme_dfpmon_fab_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_dperf' title='feature_fme_dperf'>feature_fme_dperf</a></li><li><a href='ifpga_defines.h.html#feature_fme_dxe_lock' title='feature_fme_dxe_lock'>feature_fme_dxe_lock</a></li><li><a href='ifpga_defines.h.html#feature_fme_err' title='feature_fme_err'>feature_fme_err</a></li><li><a href='ifpga_defines.h.html#feature_fme_error0' title='feature_fme_error0'>feature_fme_error0</a></li><li><a href='ifpga_defines.h.html#feature_fme_error_capability' title='feature_fme_error_capability'>feature_fme_error_capability</a></li><li><a href='ifpga_defines.h.html#feature_fme_fab_status' title='feature_fme_fab_status'>feature_fme_fab_status</a></li><li><a href='ifpga_defines.h.html#feature_fme_first_error' title='feature_fme_first_error'>feature_fme_first_error</a></li><li><a href='ifpga_defines.h.html#feature_fme_genprotrange2_base' title='feature_fme_genprotrange2_base'>feature_fme_genprotrange2_base</a></li><li><a href='ifpga_defines.h.html#feature_fme_genprotrange2_limit' title='feature_fme_genprotrange2_limit'>feature_fme_genprotrange2_limit</a></li><li><a href='ifpga_defines.h.html#feature_fme_header' title='feature_fme_header'>feature_fme_header</a></li><li><a href='ifpga_defines.h.html#feature_fme_hssi' title='feature_fme_hssi'>feature_fme_hssi</a></li><li><a href='ifpga_defines.h.html#feature_fme_hssi_eth_ctrl' title='feature_fme_hssi_eth_ctrl'>feature_fme_hssi_eth_ctrl</a></li><li><a href='ifpga_defines.h.html#feature_fme_hssi_eth_stat' title='feature_fme_hssi_eth_stat'>feature_fme_hssi_eth_stat</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_ch_ctl' title='feature_fme_ifpmon_ch_ctl'>feature_fme_ifpmon_ch_ctl</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_ch_ctr' title='feature_fme_ifpmon_ch_ctr'>feature_fme_ifpmon_ch_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_clk_ctr' title='feature_fme_ifpmon_clk_ctr'>feature_fme_ifpmon_clk_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_fab_ctl' title='feature_fme_ifpmon_fab_ctl'>feature_fme_ifpmon_fab_ctl</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_fab_ctr' title='feature_fme_ifpmon_fab_ctr'>feature_fme_ifpmon_fab_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_vtd_ctl' title='feature_fme_ifpmon_vtd_ctl'>feature_fme_ifpmon_vtd_ctl</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_vtd_ctr' title='feature_fme_ifpmon_vtd_ctr'>feature_fme_ifpmon_vtd_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_vtd_sip_ctl' title='feature_fme_ifpmon_vtd_sip_ctl'>feature_fme_ifpmon_vtd_sip_ctl</a></li><li><a href='ifpga_defines.h.html#feature_fme_ifpmon_vtd_sip_ctr' title='feature_fme_ifpmon_vtd_sip_ctr'>feature_fme_ifpmon_vtd_sip_ctr</a></li><li><a href='ifpga_defines.h.html#feature_fme_iommu_ctrl' title='feature_fme_iommu_ctrl'>feature_fme_iommu_ctrl</a></li><li><a href='ifpga_defines.h.html#feature_fme_iommu_stat' title='feature_fme_iommu_stat'>feature_fme_iommu_stat</a></li><li><a href='ifpga_defines.h.html#feature_fme_iperf' title='feature_fme_iperf'>feature_fme_iperf</a></li><li><a href='ifpga_defines.h.html#feature_fme_llpr_meseg_base' title='feature_fme_llpr_meseg_base'>feature_fme_llpr_meseg_base</a></li><li><a href='ifpga_defines.h.html#feature_fme_llpr_meseg_limit' title='feature_fme_llpr_meseg_limit'>feature_fme_llpr_meseg_limit</a></li><li><a href='ifpga_defines.h.html#feature_fme_llpr_smrr2_base' title='feature_fme_llpr_smrr2_base'>feature_fme_llpr_smrr2_base</a></li><li><a href='ifpga_defines.h.html#feature_fme_llpr_smrr2_mask' title='feature_fme_llpr_smrr2_mask'>feature_fme_llpr_smrr2_mask</a></li><li><a href='ifpga_defines.h.html#feature_fme_llpr_smrr_base' title='feature_fme_llpr_smrr_base'>feature_fme_llpr_smrr_base</a></li><li><a href='ifpga_defines.h.html#feature_fme_llpr_smrr_mask' title='feature_fme_llpr_smrr_mask'>feature_fme_llpr_smrr_mask</a></li><li><a href='ifpga_defines.h.html#feature_fme_next_error' title='feature_fme_next_error'>feature_fme_next_error</a></li><li><a href='ifpga_defines.h.html#feature_fme_pcie0_ctrl' title='feature_fme_pcie0_ctrl'>feature_fme_pcie0_ctrl</a></li><li><a href='ifpga_defines.h.html#feature_fme_pcie0_error' title='feature_fme_pcie0_error'>feature_fme_pcie0_error</a></li><li><a href='ifpga_defines.h.html#feature_fme_pcie1_error' title='feature_fme_pcie1_error'>feature_fme_pcie1_error</a></li><li><a href='ifpga_defines.h.html#feature_fme_pm_ap_threshold' title='feature_fme_pm_ap_threshold'>feature_fme_pm_ap_threshold</a></li><li><a href='ifpga_defines.h.html#feature_fme_pm_fpga_limit' title='feature_fme_pm_fpga_limit'>feature_fme_pm_fpga_limit</a></li><li><a href='ifpga_defines.h.html#feature_fme_pm_status' title='feature_fme_pm_status'>feature_fme_pm_status</a></li><li><a href='ifpga_defines.h.html#feature_fme_pm_xeon_limit' title='feature_fme_pm_xeon_limit'>feature_fme_pm_xeon_limit</a></li><li><a href='ifpga_defines.h.html#feature_fme_port' title='feature_fme_port'>feature_fme_port</a></li><li><a href='ifpga_defines.h.html#feature_fme_power' title='feature_fme_power'>feature_fme_power</a></li><li><a href='ifpga_defines.h.html#feature_fme_pr' title='feature_fme_pr'>feature_fme_pr</a></li><li><a href='ifpga_defines.h.html#feature_fme_pr_ctl' title='feature_fme_pr_ctl'>feature_fme_pr_ctl</a></li><li><a href='ifpga_defines.h.html#feature_fme_pr_data' title='feature_fme_pr_data'>feature_fme_pr_data</a></li><li><a href='ifpga_defines.h.html#feature_fme_pr_key' title='feature_fme_pr_key'>feature_fme_pr_key</a></li><li><a href='ifpga_defines.h.html#feature_fme_pr_status' title='feature_fme_pr_status'>feature_fme_pr_status</a></li><li><a href='ifpga_defines.h.html#feature_fme_ras_catfaterror' title='feature_fme_ras_catfaterror'>feature_fme_ras_catfaterror</a></li><li><a href='ifpga_defines.h.html#feature_fme_ras_error_inj' title='feature_fme_ras_error_inj'>feature_fme_ras_error_inj</a></li><li><a href='ifpga_defines.h.html#feature_fme_ras_nonfaterror' title='feature_fme_ras_nonfaterror'>feature_fme_ras_nonfaterror</a></li><li><a href='ifpga_defines.h.html#feature_fme_temp_rdsensor_fmt1' title='feature_fme_temp_rdsensor_fmt1'>feature_fme_temp_rdsensor_fmt1</a></li><li><a href='ifpga_defines.h.html#feature_fme_temp_rdsensor_fmt2' title='feature_fme_temp_rdsensor_fmt2'>feature_fme_temp_rdsensor_fmt2</a></li><li><a href='ifpga_defines.h.html#feature_fme_thermal' title='feature_fme_thermal'>feature_fme_thermal</a></li><li><a href='ifpga_defines.h.html#feature_fme_tmp_threshold' title='feature_fme_tmp_threshold'>feature_fme_tmp_threshold</a></li><li><a href='ifpga_defines.h.html#feature_fme_tmp_threshold_cap' title='feature_fme_tmp_threshold_cap'>feature_fme_tmp_threshold_cap</a></li><li><a href='ifpga_defines.h.html#feature_header' title='feature_header'>feature_header</a></li><li><a href='ifpga_defines.h.html#feature_port_capability' title='feature_port_capability'>feature_port_capability</a></li><li><a href='ifpga_defines.h.html#feature_port_control' title='feature_port_control'>feature_port_control</a></li><li><a href='ifpga_defines.h.html#feature_port_debug' title='feature_port_debug'>feature_port_debug</a></li><li><a href='ifpga_defines.h.html#feature_port_err_capability' title='feature_port_err_capability'>feature_port_err_capability</a></li><li><a href='ifpga_defines.h.html#feature_port_err_key' title='feature_port_err_key'>feature_port_err_key</a></li><li><a href='ifpga_defines.h.html#feature_port_error' title='feature_port_error'>feature_port_error</a></li><li><a href='ifpga_defines.h.html#feature_port_first_err_key' title='feature_port_first_err_key'>feature_port_first_err_key</a></li><li><a href='ifpga_defines.h.html#feature_port_header' title='feature_port_header'>feature_port_header</a></li><li><a href='ifpga_defines.h.html#feature_port_malformed_req0' title='feature_port_malformed_req0'>feature_port_malformed_req0</a></li><li><a href='ifpga_defines.h.html#feature_port_malformed_req1' title='feature_port_malformed_req1'>feature_port_malformed_req1</a></li><li><a href='ifpga_defines.h.html#feature_port_status' title='feature_port_status'>feature_port_status</a></li><li><a href='ifpga_defines.h.html#feature_port_stp' title='feature_port_stp'>feature_port_stp</a></li><li><a href='ifpga_defines.h.html#feature_port_stp_status' title='feature_port_stp_status'>feature_port_stp_status</a></li><li><a href='ifpga_defines.h.html#feature_port_uint' title='feature_port_uint'>feature_port_uint</a></li><li><a href='ifpga_defines.h.html#feature_port_uint_cap' title='feature_port_uint_cap'>feature_port_uint_cap</a></li><li><a href='ifpga_defines.h.html#feature_port_umsg' title='feature_port_umsg'>feature_port_umsg</a></li><li><a href='ifpga_defines.h.html#feature_port_umsg_baseaddr' title='feature_port_umsg_baseaddr'>feature_port_umsg_baseaddr</a></li><li><a href='ifpga_defines.h.html#feature_port_umsg_cap' title='feature_port_umsg_cap'>feature_port_umsg_cap</a></li><li><a href='ifpga_defines.h.html#feature_port_umsg_mode' title='feature_port_umsg_mode'>feature_port_umsg_mode</a></li><li><a href='ifpga_defines.h.html#fme_feature_id' title='fme_feature_id'>fme_feature_id</a></li><li><a href='ifpga_defines.h.html#fpga_id_type' title='fpga_id_type'>fpga_id_type</a></li><li><a href='ifpga_defines.h.html#fpga_pr_info' title='fpga_pr_info'>fpga_pr_info</a></li><li><a href='ifpga_defines.h.html#fpga_pr_states' title='fpga_pr_states'>fpga_pr_states</a></li><li><a href='ifpga_defines.h.html#iperf_cache_events' title='iperf_cache_events'>iperf_cache_events</a></li><li><a href='ifpga_defines.h.html#iperf_fab_events' title='iperf_fab_events'>iperf_fab_events</a></li><li><a href='ifpga_defines.h.html#iperf_vtd_events' title='iperf_vtd_events'>iperf_vtd_events</a></li><li><a href='ifpga_defines.h.html#iperf_vtd_sip_events' title='iperf_vtd_sip_events'>iperf_vtd_sip_events</a></li><li><a href='ifpga_defines.h.html#port_feature_id' title='port_feature_id'>port_feature_id</a></li></ul></span></td></tr>
<tr><td class='file'>    <a href='ifpga_enumerate.c.html'>ifpga_enumerate.c</a><span class='meta'><ul><li><a href='ifpga_enumerate.c.html#build_feature_devs_info' title='build_feature_devs_info'>build_feature_devs_info</a></li><li><a href='ifpga_enumerate.c.html#feature_info' title='feature_info'>feature_info</a></li></ul></span></td></tr>
<tr><td class='file'>    <a href='ifpga_enumerate.h.html'>ifpga_enumerate.h</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_feature_dev.c.html'>ifpga_feature_dev.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_feature_dev.h.html'>ifpga_feature_dev.h</a><span class='meta'><ul><li><a href='ifpga_feature_dev.h.html#fpga_uafu_irq_set' title='fpga_uafu_irq_set'>fpga_uafu_irq_set</a></li></ul></span></td></tr>
<tr><td class='file'>    <a href='ifpga_fme.c.html'>ifpga_fme.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_fme_dperf.c.html'>ifpga_fme_dperf.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_fme_error.c.html'>ifpga_fme_error.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_fme_iperf.c.html'>ifpga_fme_iperf.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_fme_pr.c.html'>ifpga_fme_pr.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_hw.h.html'>ifpga_hw.h</a><span class='meta'><ul><li><a href='ifpga_hw.h.html#feature' title='feature'>feature</a></li><li><a href='ifpga_hw.h.html#feature_irq_ctx' title='feature_irq_ctx'>feature_irq_ctx</a></li><li><a href='ifpga_hw.h.html#feature_ops' title='feature_ops'>feature_ops</a></li><li><a href='ifpga_hw.h.html#ifpga_afu_info' title='ifpga_afu_info'>ifpga_afu_info</a></li><li><a href='ifpga_hw.h.html#ifpga_feature_state' title='ifpga_feature_state'>ifpga_feature_state</a></li><li><a href='ifpga_hw.h.html#ifpga_fme_hw' title='ifpga_fme_hw'>ifpga_fme_hw</a></li><li><a href='ifpga_hw.h.html#ifpga_fme_state' title='ifpga_fme_state'>ifpga_fme_state</a></li><li><a href='ifpga_hw.h.html#ifpga_hw' title='ifpga_hw'>ifpga_hw</a></li><li><a href='ifpga_hw.h.html#ifpga_port_hw' title='ifpga_port_hw'>ifpga_port_hw</a></li><li><a href='ifpga_hw.h.html#ifpga_port_state' title='ifpga_port_state'>ifpga_port_state</a></li></ul></span></td></tr>
<tr><td class='file'>    <a href='ifpga_port.c.html'>ifpga_port.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='ifpga_port_error.c.html'>ifpga_port_error.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='opae_debug.c.html'>opae_debug.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='opae_debug.h.html'>opae_debug.h</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='opae_hw_api.c.html'>opae_hw_api.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='opae_hw_api.h.html'>opae_hw_api.h</a><span class='meta'><ul><li><a href='opae_hw_api.h.html#opae_acc_info' title='opae_acc_info'>opae_acc_info</a></li><li><a href='opae_hw_api.h.html#opae_acc_region_info' title='opae_acc_region_info'>opae_acc_region_info</a></li><li><a href='opae_hw_api.h.html#opae_accelerator' title='opae_accelerator'>opae_accelerator</a></li><li><a href='opae_hw_api.h.html#opae_accelerator_ops' title='opae_accelerator_ops'>opae_accelerator_ops</a></li><li><a href='opae_hw_api.h.html#opae_adapter' title='opae_adapter'>opae_adapter</a></li><li><a href='opae_hw_api.h.html#opae_adapter_data' title='opae_adapter_data'>opae_adapter_data</a></li><li><a href='opae_hw_api.h.html#opae_adapter_data_net' title='opae_adapter_data_net'>opae_adapter_data_net</a></li><li><a href='opae_hw_api.h.html#opae_adapter_data_pci' title='opae_adapter_data_pci'>opae_adapter_data_pci</a></li><li><a href='opae_hw_api.h.html#opae_adapter_ops' title='opae_adapter_ops'>opae_adapter_ops</a></li><li><a href='opae_hw_api.h.html#opae_adapter_type' title='opae_adapter_type'>opae_adapter_type</a></li><li><a href='opae_hw_api.h.html#opae_bridge' title='opae_bridge'>opae_bridge</a></li><li><a href='opae_hw_api.h.html#opae_bridge_ops' title='opae_bridge_ops'>opae_bridge_ops</a></li><li><a href='opae_hw_api.h.html#opae_manager' title='opae_manager'>opae_manager</a></li><li><a href='opae_hw_api.h.html#opae_manager_ops' title='opae_manager_ops'>opae_manager_ops</a></li><li><a href='opae_hw_api.h.html#opae_reg_region' title='opae_reg_region'>opae_reg_region</a></li></ul></span></td></tr>
<tr><td class='file'>    <a href='opae_ifpga_hw_api.c.html'>opae_ifpga_hw_api.c</a><span class='meta'></span></td></tr>
<tr><td class='file'>    <a href='opae_ifpga_hw_api.h.html'>opae_ifpga_hw_api.h</a><span class='meta'><ul><li><a href='opae_ifpga_hw_api.h.html#feature_prop' title='feature_prop'>feature_prop</a></li><li><a href='opae_ifpga_hw_api.h.html#fpga_fme_err_irq_set' title='fpga_fme_err_irq_set'>fpga_fme_err_irq_set</a></li><li><a href='opae_ifpga_hw_api.h.html#fpga_fme_info' title='fpga_fme_info'>fpga_fme_info</a></li><li><a href='opae_ifpga_hw_api.h.html#fpga_port_err_irq_set' title='fpga_port_err_irq_set'>fpga_port_err_irq_set</a></li><li><a href='opae_ifpga_hw_api.h.html#fpga_port_info' title='fpga_port_info'>fpga_port_info</a></li><li><a href='opae_ifpga_hw_api.h.html#fpga_port_region_info' title='fpga_port_region_info'>fpga_port_region_info</a></li></ul></span></td></tr>
<tr><td class='file'>    <a href='opae_osdep.h.html'>opae_osdep.h</a><span class='meta'><ul><li><a href='opae_osdep.h.html#uuid' title='uuid'>uuid</a></li></ul></span></td></tr>
<tr><td class='folder'><a href='osdep_rte/' class='opener' data-path='dpdk/drivers/raw/ifpga_rawdev/base/osdep_rte'>[+]</a> <a href='osdep_rte/'>osdep_rte/</a></td><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2018-Jul-25</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license</p>
</body></html>
