# PTPX name mapping file
# created using Synopsys Power Compiler N-2017.09-SP3 */
# design CPU
# 
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[0]} -gate [get_cell {IF_ISAxpcReg_signal_regx0x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[1]} -gate [get_cell {IF_ISAxpcReg_signal_regx1x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[2]} -gate [get_cell {IF_ISAxpcReg_signal_regx2x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[3]} -gate [get_cell {IF_ISAxpcReg_signal_regx3x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[4]} -gate [get_cell {IF_ISAxpcReg_signal_regx4x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[5]} -gate [get_cell {IF_ISAxpcReg_signal_regx5x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[6]} -gate [get_cell {IF_ISAxpcReg_signal_regx6x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[7]} -gate [get_cell {IF_ISAxpcReg_signal_regx7x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[8]} -gate [get_cell {IF_ISAxpcReg_signal_regx8x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[9]} -gate [get_cell {IF_ISAxpcReg_signal_regx9x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[10]} -gate [get_cell {IF_ISAxpcReg_signal_regx10x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[11]} -gate [get_cell {IF_ISAxpcReg_signal_regx11x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[12]} -gate [get_cell {IF_ISAxpcReg_signal_regx12x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[13]} -gate [get_cell {IF_ISAxpcReg_signal_regx13x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[14]} -gate [get_cell {IF_ISAxpcReg_signal_regx14x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[15]} -gate [get_cell {IF_ISAxpcReg_signal_regx15x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[16]} -gate [get_cell {IF_ISAxpcReg_signal_regx16x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[17]} -gate [get_cell {IF_ISAxpcReg_signal_regx17x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[18]} -gate [get_cell {IF_ISAxpcReg_signal_regx18x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[19]} -gate [get_cell {IF_ISAxpcReg_signal_regx19x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[20]} -gate [get_cell {IF_ISAxpcReg_signal_regx20x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[21]} -gate [get_cell {IF_ISAxpcReg_signal_regx21x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[22]} -gate [get_cell {IF_ISAxpcReg_signal_regx22x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[23]} -gate [get_cell {IF_ISAxpcReg_signal_regx23x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[24]} -gate [get_cell {IF_ISAxpcReg_signal_regx24x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[25]} -gate [get_cell {IF_ISAxpcReg_signal_regx25x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[26]} -gate [get_cell {IF_ISAxpcReg_signal_regx26x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[27]} -gate [get_cell {IF_ISAxpcReg_signal_regx27x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[28]} -gate [get_cell {IF_ISAxpcReg_signal_regx28x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[29]} -gate [get_cell {IF_ISAxpcReg_signal_regx29x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[30]} -gate [get_cell {IF_ISAxpcReg_signal_regx30x}]
set_rtl_to_gate_name -rtl {IF_ISA/pcReg_signal[31]} -gate [get_cell {IF_ISAxpcReg_signal_regx31x}]
