"c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_primitives.vhd" VHDL altera 1 0 0
. . 0 0 0