This folder will contain the files and .mrp file that were created/obtained during the Verilog section of the lab.
