<stg><name>correlation_accel_v3_frontEnd</name>


<trans_list>

<trans id="696" from="1" to="2">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="2" to="3">
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="2" to="7">
<condition id="118">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="3" to="4">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="4" to="5">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="5" to="6">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="6" to="2">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="7" to="8">
<condition id="126">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="7" to="15">
<condition id="127">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="8" to="9">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="9" to="10">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="10" to="11">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="11" to="12">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="12" to="13">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="13" to="14">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="14" to="7">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="15" to="16">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="16" to="17">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="17" to="60">
<condition id="271">
<or_exp><and_exp><literal name="tmp_6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="17" to="18">
<condition id="314">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="18" to="19">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="19" to="20">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="20" to="21">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="21" to="22">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="22" to="23">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="23" to="24">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="24" to="25">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="25" to="26">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="26" to="27">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="27" to="28">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="28" to="29">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="29" to="30">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="30" to="31">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="31" to="32">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="32" to="33">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="33" to="34">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="34" to="35">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="35" to="36">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="36" to="37">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="37" to="38">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="38" to="39">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="39" to="40">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="40" to="41">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="41" to="42">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="42" to="43">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="43" to="44">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="44" to="45">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="45" to="46">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="46" to="47">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="47" to="48">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="48" to="49">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="49" to="50">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="50" to="51">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="51" to="52">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="52" to="53">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="53" to="54">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="54" to="55">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="55" to="56">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="56" to="57">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="57" to="58">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="58" to="59">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="59" to="17">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="60" to="69">
<condition id="315">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="60" to="61">
<condition id="324">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="61" to="62">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="62" to="63">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="63" to="64">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="64" to="65">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="65" to="66">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="66" to="67">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="67" to="68">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="68" to="60">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="69" to="70">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="70" to="71">
<condition id="203">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="71" to="72">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="72" to="73">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="73" to="116">
<condition id="325">
<or_exp><and_exp><literal name="tmp_31_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="73" to="74">
<condition id="368">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="74" to="75">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="75" to="76">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="76" to="77">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="77" to="78">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="78" to="79">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="79" to="80">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="80" to="81">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="81" to="82">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="82" to="83">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="83" to="84">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="84" to="85">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="85" to="86">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="86" to="87">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="87" to="88">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="88" to="89">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="89" to="90">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="90" to="91">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="91" to="92">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="92" to="93">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="93" to="94">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="94" to="95">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="95" to="96">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="96" to="97">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="97" to="98">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="98" to="99">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="99" to="100">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="100" to="101">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="101" to="102">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="102" to="103">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="103" to="104">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="104" to="105">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="105" to="106">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="106" to="107">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="107" to="108">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="108" to="109">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="109" to="110">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="110" to="111">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="111" to="112">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="112" to="113">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="113" to="114">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="114" to="115">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="115" to="73">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="116" to="126">
<condition id="369">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="116" to="117">
<condition id="379">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="117" to="118">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="118" to="119">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="119" to="120">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="120" to="121">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="121" to="122">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="122" to="123">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="123" to="124">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="124" to="125">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="125" to="116">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="126" to="70">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i1* %in_indices_dest_V, i1* %in_indices_id_V, i1* %in_indices_last_V, i1* %in_indices_user_V, i4* %in_indices_strb_V, i4* %in_indices_keep_V, i32* %in_indices_data_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out, [8 x i8]* @str68, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str68, [8 x i8]* @str68, [8 x i8]* @str68)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out, [8 x i8]* @str67, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str67, [8 x i8]* @str67, [8 x i8]* @str67)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %NUMBER_OF_INDICES_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %NUMBER_OF_INDICES)

]]></node>
<StgValue><ssdm name="NUMBER_OF_INDICES_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %NUMBER_OF_DAYS_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %NUMBER_OF_DAYS)

]]></node>
<StgValue><ssdm name="NUMBER_OF_DAYS_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="64">
<![CDATA[
entry:5  %tmp1_keep_V_i = alloca i4, align 1

]]></node>
<StgValue><ssdm name="tmp1_keep_V_i"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="64">
<![CDATA[
entry:6  %tmp1_strb_V_i = alloca i4, align 1

]]></node>
<StgValue><ssdm name="tmp1_strb_V_i"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="64">
<![CDATA[
entry:7  %tmp1_user_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_user_V_i"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="64">
<![CDATA[
entry:8  %tmp1_last_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_last_V_i"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="64">
<![CDATA[
entry:9  %tmp1_id_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_id_V_i"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="64">
<![CDATA[
entry:10  %tmp1_dest_V_i = alloca i1, align 1

]]></node>
<StgValue><ssdm name="tmp1_dest_V_i"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:11  %acc_return = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_return"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:12  %acc_weight_returnSquare = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:13  %acc_weight_return = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_return"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:14  %acc_weight_returnA_returnB = alloca [6 x float], align 16

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_DAYS_out, [8 x i8]* @str57, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str57, [8 x i8]* @str57, [8 x i8]* @str57)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_DAYS_out, i32 %NUMBER_OF_DAYS_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %NUMBER_OF_INDICES_out, [8 x i8]* @str55, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str55, [8 x i8]* @str55, [8 x i8]* @str55)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:18  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %NUMBER_OF_INDICES_out, i32 %NUMBER_OF_INDICES_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_out_V, [8 x i8]* @str46, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str47, [1 x i8]* @str47, [8 x i8]* @str46)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquareA_out_V, [8 x i8]* @str42, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str43, [1 x i8]* @str43, [8 x i8]* @str42)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecInterface(float* %sum_returnA_out_V, [8 x i8]* @str38, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str39, [1 x i8]* @str39, [8 x i8]* @str38)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnA_returnB_out, [8 x i8]* @str34, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str35, [1 x i8]* @str35, [8 x i8]* @str34)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_return_out_V, [8 x i8]* @str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str31, [1 x i8]* @str31, [8 x i8]* @str30)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_returnSquare_out_V, [8 x i8]* @str26, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str27, [1 x i8]* @str27, [8 x i8]* @str26)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecInterface(float* %sum_return_out_V, [8 x i8]* @str22, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str23, [1 x i8]* @str23, [8 x i8]* @str22)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* %sum_weight_out_V, [8 x i8]* @str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str19, [1 x i8]* @str19, [8 x i8]* @str18)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28  store float 1.000000e+00, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
entry:29  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i_i = phi float [ 1.000000e+00, %entry ], [ %tmp_i_i_14, %1 ]

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %i_i_i = phi i8 [ 2, %entry ], [ %i, %1 ]

]]></node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond_i_i = icmp eq i8 %i_i_i, -4

]]></node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %.preheader.i.i, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="163" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i_14 = fmul float %tmp_i_i, 0x3FEE147AE0000000

]]></node>
<StgValue><ssdm name="tmp_i_i_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_70_i_i = zext i8 %i_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_70_i_i"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_rom_addr = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_70_i_i

]]></node>
<StgValue><ssdm name="weight_rom_addr"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float %tmp_i_i_14, float* %weight_rom_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %i = add i8 %i_i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %i1_i_i = phi i31 [ %i_1, %2 ], [ 2, %0 ]

]]></node>
<StgValue><ssdm name="i1_i_i"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i.i:1  %i1_i_cast_i = zext i31 %i1_i_i to i32

]]></node>
<StgValue><ssdm name="i1_i_cast_i"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:2  %tmp_69_i_i = icmp slt i32 %i1_i_cast_i, %NUMBER_OF_DAYS_read

]]></node>
<StgValue><ssdm name="tmp_69_i_i"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483645, i64 0)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %tmp_69_i_i, label %2, label %weight_rom_init.exit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="31">
<![CDATA[
:1  %tmp_71_i_i = zext i31 %i1_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_71_i_i"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %weight_rom_addr_1 = getelementptr [252 x float]* @weight_rom, i64 0, i64 %tmp_71_i_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_69_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %i_1 = add i31 %i1_i_i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:1  %acc_return_addr = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_return_addr"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:2  store float 0.000000e+00, float* %acc_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:3  %acc_weight_returnSquare_addr = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:4  store float 0.000000e+00, float* %acc_weight_returnSquare_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:5  %acc_weight_return_addr = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_return_addr"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:6  store float 0.000000e+00, float* %acc_weight_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:7  %acc_return_addr_1 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_return_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:8  store float 0.000000e+00, float* %acc_return_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:9  %acc_weight_returnSquare_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:10  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:11  %acc_weight_return_addr_1 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_69_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:12  store float 0.000000e+00, float* %acc_weight_return_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="8">
<![CDATA[
:3  %weight_rom_load = load float* %weight_rom_addr_1, align 4

]]></node>
<StgValue><ssdm name="weight_rom_load"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32">
<![CDATA[
:4  %weight_rom_load_1 = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="weight_rom_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="196" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_72_i_i = fadd float %weight_rom_load_1, %weight_rom_load

]]></node>
<StgValue><ssdm name="tmp_72_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str12) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store float %tmp_72_i_i, float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit.i:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:13  %acc_return_addr_2 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_return_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:14  store float 0.000000e+00, float* %acc_return_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:15  %acc_weight_returnSquare_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:16  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:17  %acc_weight_return_addr_2 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:18  store float 0.000000e+00, float* %acc_weight_return_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:19  %acc_return_addr_3 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_return_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:20  store float 0.000000e+00, float* %acc_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:21  %acc_weight_returnSquare_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:22  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:23  %acc_weight_return_addr_3 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:24  store float 0.000000e+00, float* %acc_weight_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit.i:0  %sum_weight = load float* getelementptr inbounds ([252 x float]* @weight_rom, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="sum_weight"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:25  %acc_return_addr_4 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_return_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:26  store float 0.000000e+00, float* %acc_return_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:27  %acc_weight_returnSquare_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_4"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:28  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:29  %acc_weight_return_addr_4 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:30  store float 0.000000e+00, float* %acc_weight_return_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:31  %acc_return_addr_5 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_return_addr_5"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:32  store float 0.000000e+00, float* %acc_return_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:33  %acc_weight_returnSquare_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_5"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:34  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
weight_rom_init.exit.i:35  %acc_weight_return_addr_5 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_5"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
weight_rom_init.exit.i:36  store float 0.000000e+00, float* %acc_weight_return_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit.i:37  %in_indices_data_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32">
<![CDATA[
weight_rom_init.exit.i:38  %tmp_i = bitcast i32 %in_indices_data_V_read to float

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:39  %tmp1_keep_V = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="tmp1_keep_V"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:40  store volatile i4 %tmp1_keep_V, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:41  %tmp1_strb_V = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="tmp1_strb_V"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
weight_rom_init.exit.i:42  store volatile i4 %tmp1_strb_V, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:43  %tmp1_user_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="tmp1_user_V"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:44  store volatile i1 %tmp1_user_V, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:45  %tmp1_last_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="tmp1_last_V"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:46  store volatile i1 %tmp1_last_V, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:47  %tmp1_id_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="tmp1_id_V"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:48  store volatile i1 %tmp1_id_V, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:49  %tmp1_dest_V = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="tmp1_dest_V"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
weight_rom_init.exit.i:50  store volatile i1 %tmp1_dest_V, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
weight_rom_init.exit.i:51  %tmp_1_i = add nsw i32 %NUMBER_OF_DAYS_read, -1

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0">
<![CDATA[
weight_rom_init.exit.i:52  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_4_i = phi float [ undef, %weight_rom_init.exit.i ], [ %tmp_14_i, %4 ]

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_5_i = phi float [ %tmp_i, %weight_rom_init.exit.i ], [ %tmp_5_i_tmp_4_i, %4 ]

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %i1_i = phi i32 [ 1, %weight_rom_init.exit.i ], [ %i_3, %4 ]

]]></node>
<StgValue><ssdm name="i1_i"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_6_i = icmp sgt i32 %i1_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_6_i, label %.preheader104.i, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="31" op_0_bw="32">
<![CDATA[
:0  %tmp = trunc i32 %i1_i to i31

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7_i = icmp eq i32 %i1_i, 1

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %in_indices_data_V_read_1 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read_1"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %in_indices_keep_V_read = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="in_indices_keep_V_read"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  store volatile i4 %in_indices_keep_V_read, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %in_indices_strb_V_read = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="in_indices_strb_V_read"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  store volatile i4 %in_indices_strb_V_read, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %in_indices_user_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="in_indices_user_V_read"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  store volatile i1 %in_indices_user_V_read, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %in_indices_last_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="in_indices_last_V_read"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  store volatile i1 %in_indices_last_V_read, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %in_indices_id_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="in_indices_id_V_read"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  store volatile i1 %in_indices_id_V_read, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %in_indices_dest_V_read = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="in_indices_dest_V_read"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  store volatile i1 %in_indices_dest_V_read, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %tmp_5_i_tmp_4_i = select i1 %tmp_7_i, float %tmp_5_i, float %tmp_4_i

]]></node>
<StgValue><ssdm name="tmp_5_i_tmp_4_i"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_14_i = bitcast i32 %in_indices_data_V_read_1 to float

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_16_i = zext i32 %i1_i to i64

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %weight_rom_addr_2 = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_16_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="8">
<![CDATA[
:24  %weight = load float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %i_3 = add nsw i32 %i1_i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="273" st_id="18" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="8">
<![CDATA[
:24  %weight = load float* %weight_rom_addr_2, align 4

]]></node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="276" st_id="19" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="278" st_id="20" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="280" st_id="21" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="282" st_id="22" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="284" st_id="23" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="286" st_id="24" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="288" st_id="25" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="290" st_id="26" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="292" st_id="27" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="294" st_id="28" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="295" st_id="28" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="296" st_id="29" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="298" st_id="30" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="300" st_id="31" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="302" st_id="32" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="304" st_id="33" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_15_i = fdiv float %tmp_5_i_tmp_4_i, %tmp_14_i

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="305" st_id="33" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="306" st_id="34" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="308" st_id="35" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="310" st_id="36" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="312" st_id="37" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="314" st_id="38" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="315" st_id="38" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="316" st_id="39" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="317" st_id="39" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="318" st_id="40" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="320" st_id="41" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="321" st_id="41" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="322" st_id="42" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="323" st_id="42" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="324" st_id="43" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="325" st_id="43" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="326" st_id="44" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="327" st_id="44" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="328" st_id="45" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="330" st_id="46" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %lnReturn = call float @llvm.log.f32(float %tmp_15_i)

]]></node>
<StgValue><ssdm name="lnReturn"/></StgValue>
</operation>

<operation id="331" st_id="46" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="332" st_id="47" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="333" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="334" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:42  %tmp_24_i = add i31 %tmp, -1

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="31">
<![CDATA[
:43  %tmp_25_i = zext i31 %tmp_24_i to i64

]]></node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %lnReturnA_addr = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_25_i

]]></node>
<StgValue><ssdm name="lnReturnA_addr"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:45  store float %lnReturn, float* %lnReturnA_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="338" st_id="48" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="339" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="340" st_id="49" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="341" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="342" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_22_i = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="343" st_id="50" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="344" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_19_i = fmul float %lnReturn, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="345" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_22_i = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="346" st_id="51" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_22_i = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="349" st_id="52" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %channel = urem i32 %i1_i, 6

]]></node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="350" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="32">
<![CDATA[
:26  %tmp_17_i = zext i32 %channel to i64

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %acc_return_addr_7 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_17_i

]]></node>
<StgValue><ssdm name="acc_return_addr_7"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="3">
<![CDATA[
:28  %acc_return_load_1 = load float* %acc_return_addr_7, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_1"/></StgValue>
</operation>

<operation id="353" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="354" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %acc_weight_returnSquare_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_17_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_7"/></StgValue>
</operation>

<operation id="355" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_22_i = fmul float %lnReturn, %weight

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="356" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %acc_weight_return_addr_7 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_17_i

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_7"/></StgValue>
</operation>

<operation id="357" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="3">
<![CDATA[
:39  %acc_weight_return_load_1 = load float* %acc_weight_return_addr_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="358" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="3">
<![CDATA[
:28  %acc_return_load_1 = load float* %acc_return_addr_7, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_1"/></StgValue>
</operation>

<operation id="359" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="360" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="361" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="3">
<![CDATA[
:39  %acc_weight_return_load_1 = load float* %acc_weight_return_addr_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_1"/></StgValue>
</operation>

<operation id="362" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="363" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="364" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_20_i = fmul float %tmp_19_i, %weight

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="365" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="3">
<![CDATA[
:34  %acc_weight_returnSquare_load_1 = load float* %acc_weight_returnSquare_addr_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_1"/></StgValue>
</operation>

<operation id="366" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="367" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="3">
<![CDATA[
:34  %acc_weight_returnSquare_load_1 = load float* %acc_weight_returnSquare_addr_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_1"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="371" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="372" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="373" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="374" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_18_i = fadd float %acc_return_load_1, %lnReturn

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:30  store float %tmp_18_i, float* %acc_return_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_23_i = fadd float %acc_weight_return_load_1, %tmp_22_i

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:41  store float %tmp_23_i, float* %acc_weight_return_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="379" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="380" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_71_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([30 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="382" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_21_i = fadd float %acc_weight_returnSquare_load_1, %tmp_20_i

]]></node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="384" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:36  store float %tmp_21_i, float* %acc_weight_returnSquare_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:46  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([30 x i8]* @p_str5, i32 %tmp_71_i)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="386" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_6_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0">
<![CDATA[
:48  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="387" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader104.i:0  %tmp_9 = phi float [ %sum_weight_returnA, %5 ], [ 0.000000e+00, %3 ]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="388" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader104.i:1  %tmp_1 = phi float [ %sum_weight_returnSquareA, %5 ], [ 0.000000e+00, %3 ]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="389" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader104.i:2  %tmp_2 = phi float [ %sum_returnA, %5 ], [ 0.000000e+00, %3 ]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="390" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader104.i:3  %i2_i = phi i3 [ %i_2, %5 ], [ 0, %3 ]

]]></node>
<StgValue><ssdm name="i2_i"/></StgValue>
</operation>

<operation id="391" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader104.i:4  %exitcond2_i = icmp eq i3 %i2_i, -2

]]></node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="392" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader104.i:5  %i_2 = add i3 %i2_i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="393" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader104.i:6  br i1 %exitcond2_i, label %.preheader103.i.preheader, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_11_i = zext i3 %i2_i to i64

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="395" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_return_addr_6 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_11_i

]]></node>
<StgValue><ssdm name="acc_return_addr_6"/></StgValue>
</operation>

<operation id="396" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_return_load = load float* %acc_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_return_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="397" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_return_load = load float* %acc_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_return_load"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %acc_weight_returnSquare_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_11_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_6"/></StgValue>
</operation>

<operation id="399" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquare_load = load float* %acc_weight_returnSquare_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load"/></StgValue>
</operation>

<operation id="400" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %acc_weight_return_addr_6 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_11_i

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_6"/></StgValue>
</operation>

<operation id="401" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_return_load = load float* %acc_weight_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="402" st_id="62" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="403" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquare_load = load float* %acc_weight_returnSquare_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_return_load = load float* %acc_weight_return_addr_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="405" st_id="63" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="406" st_id="63" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="407" st_id="64" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="408" st_id="64" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="409" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="410" st_id="65" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="411" st_id="65" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="412" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="413" st_id="66" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_returnA = fadd float %tmp_2, %acc_return_load

]]></node>
<StgValue><ssdm name="sum_returnA"/></StgValue>
</operation>

<operation id="414" st_id="66" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="415" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="416" st_id="67" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquareA = fadd float %tmp_1, %acc_weight_returnSquare_load

]]></node>
<StgValue><ssdm name="sum_weight_returnSquareA"/></StgValue>
</operation>

<operation id="417" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="418" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="419" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_72_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="421" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_returnA = fadd float %tmp_9, %acc_weight_return_load

]]></node>
<StgValue><ssdm name="sum_weight_returnA"/></StgValue>
</operation>

<operation id="423" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:14  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str6, i32 %tmp_72_i)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="424" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader104.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="425" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="64">
<![CDATA[
.preheader103.i.preheader:0  %shift_reg_load1_i = alloca float, align 4

]]></node>
<StgValue><ssdm name="shift_reg_load1_i"/></StgValue>
</operation>

<operation id="426" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader103.i.preheader:1  %acc_weight_returnA_returnB_add = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 0

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add"/></StgValue>
</operation>

<operation id="427" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader103.i.preheader:2  %acc_weight_returnA_returnB_add_1 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 1

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_1"/></StgValue>
</operation>

<operation id="428" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader103.i.preheader:3  %acc_weight_returnA_returnB_add_2 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 2

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_2"/></StgValue>
</operation>

<operation id="429" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader103.i.preheader:4  %acc_weight_returnA_returnB_add_3 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 3

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_3"/></StgValue>
</operation>

<operation id="430" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader103.i.preheader:5  %acc_weight_returnA_returnB_add_4 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_4"/></StgValue>
</operation>

<operation id="431" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader103.i.preheader:6  %acc_weight_returnA_returnB_add_5 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 5

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_5"/></StgValue>
</operation>

<operation id="432" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i.preheader:7  store float %tmp_4_i, float* %shift_reg_load1_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0">
<![CDATA[
.preheader103.i.preheader:8  br label %.preheader103.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="434" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader103.i:0  %column_index_i = phi i31 [ %column_index, %9 ], [ 1, %.preheader103.i.preheader ]

]]></node>
<StgValue><ssdm name="column_index_i"/></StgValue>
</operation>

<operation id="435" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="31">
<![CDATA[
.preheader103.i:1  %column_index_cast_i = zext i31 %column_index_i to i32

]]></node>
<StgValue><ssdm name="column_index_cast_i"/></StgValue>
</operation>

<operation id="436" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader103.i:2  %tmp_26_i = icmp slt i32 %column_index_cast_i, %NUMBER_OF_INDICES_read

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="437" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader103.i:3  br i1 %tmp_26_i, label %.preheader102.0.i, label %frontEnd.1.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:1  store float 0.000000e+00, float* %acc_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:2  store float 0.000000e+00, float* %acc_weight_returnSquare_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:3  store float 0.000000e+00, float* %acc_weight_return_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:4  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:5  store float 0.000000e+00, float* %acc_return_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:6  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:7  store float 0.000000e+00, float* %acc_weight_return_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_26_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:8  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_26_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0">
<![CDATA[
frontEnd.1.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="447" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:9  store float 0.000000e+00, float* %acc_return_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:10  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:11  store float 0.000000e+00, float* %acc_weight_return_addr_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:12  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:13  store float 0.000000e+00, float* %acc_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:14  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:15  store float 0.000000e+00, float* %acc_weight_return_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:16  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="455" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader102.0.i:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2147483646, i64 0)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="456" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:17  store float 0.000000e+00, float* %acc_return_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:18  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:19  store float 0.000000e+00, float* %acc_weight_return_addr_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:20  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:21  store float 0.000000e+00, float* %acc_return_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:22  store float 0.000000e+00, float* %acc_weight_returnSquare_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:23  store float 0.000000e+00, float* %acc_weight_return_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader102.0.i:24  store float 0.000000e+00, float* %acc_weight_returnA_returnB_add_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader102.0.i:25  %in_indices_data_V_read_2 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read_2"/></StgValue>
</operation>

<operation id="465" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32">
<![CDATA[
.preheader102.0.i:26  %tmp_28_i = bitcast i32 %in_indices_data_V_read_2 to float

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="466" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102.0.i:27  %tmp1_keep_V_1 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="tmp1_keep_V_1"/></StgValue>
</operation>

<operation id="467" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102.0.i:28  store volatile i4 %tmp1_keep_V_1, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102.0.i:29  %tmp1_strb_V_1 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="tmp1_strb_V_1"/></StgValue>
</operation>

<operation id="469" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader102.0.i:30  store volatile i4 %tmp1_strb_V_1, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:31  %tmp1_user_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="tmp1_user_V_1"/></StgValue>
</operation>

<operation id="471" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:32  store volatile i1 %tmp1_user_V_1, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:33  %tmp1_last_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="tmp1_last_V_1"/></StgValue>
</operation>

<operation id="473" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:34  store volatile i1 %tmp1_last_V_1, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:35  %tmp1_id_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="tmp1_id_V_1"/></StgValue>
</operation>

<operation id="475" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:36  store volatile i1 %tmp1_id_V_1, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="72" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:37  %tmp1_dest_V_1 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="tmp1_dest_V_1"/></StgValue>
</operation>

<operation id="477" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader102.0.i:38  store volatile i1 %tmp1_dest_V_1, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="0">
<![CDATA[
.preheader102.0.i:39  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="479" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_30_i = phi float [ %tmp_28_i, %.preheader102.0.i ], [ %tmp_30_i_shift_reg_load_i, %7 ]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="480" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %i4_i = phi i32 [ 1, %.preheader102.0.i ], [ %i_5, %7 ]

]]></node>
<StgValue><ssdm name="i4_i"/></StgValue>
</operation>

<operation id="481" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_31_i = icmp sgt i32 %i4_i, %tmp_1_i

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="482" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_31_i, label %.preheader.i, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32">
<![CDATA[
:0  %shift_reg_load = load float* %shift_reg_load1_i, align 4

]]></node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="484" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="31" op_0_bw="32">
<![CDATA[
:1  %tmp_4 = trunc i32 %i4_i to i31

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="485" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_32_i = icmp eq i32 %i4_i, 1

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="486" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %in_indices_data_V_read_3 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_indices_data_V)

]]></node>
<StgValue><ssdm name="in_indices_data_V_read_3"/></StgValue>
</operation>

<operation id="487" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %in_indices_keep_V_read_2 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_keep_V)

]]></node>
<StgValue><ssdm name="in_indices_keep_V_read_2"/></StgValue>
</operation>

<operation id="488" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  store volatile i4 %in_indices_keep_V_read_2, i4* %tmp1_keep_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %in_indices_strb_V_read_2 = call i4 @_ssdm_op_Read.axis.volatile.i4P(i4* %in_indices_strb_V)

]]></node>
<StgValue><ssdm name="in_indices_strb_V_read_2"/></StgValue>
</operation>

<operation id="490" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  store volatile i4 %in_indices_strb_V_read_2, i4* %tmp1_strb_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %in_indices_user_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_user_V)

]]></node>
<StgValue><ssdm name="in_indices_user_V_read_2"/></StgValue>
</operation>

<operation id="492" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  store volatile i1 %in_indices_user_V_read_2, i1* %tmp1_user_V_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %in_indices_last_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_last_V)

]]></node>
<StgValue><ssdm name="in_indices_last_V_read_2"/></StgValue>
</operation>

<operation id="494" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  store volatile i1 %in_indices_last_V_read_2, i1* %tmp1_last_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %in_indices_id_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_id_V)

]]></node>
<StgValue><ssdm name="in_indices_id_V_read_2"/></StgValue>
</operation>

<operation id="496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  store volatile i1 %in_indices_id_V_read_2, i1* %tmp1_id_V_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="73" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %in_indices_dest_V_read_2 = call i1 @_ssdm_op_Read.axis.volatile.i1P(i1* %in_indices_dest_V)

]]></node>
<StgValue><ssdm name="in_indices_dest_V_read_2"/></StgValue>
</operation>

<operation id="498" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  store volatile i1 %in_indices_dest_V_read_2, i1* %tmp1_dest_V_i, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %tmp_30_i_shift_reg_load_i = select i1 %tmp_32_i, float %tmp_30_i, float %shift_reg_load

]]></node>
<StgValue><ssdm name="tmp_30_i_shift_reg_load_i"/></StgValue>
</operation>

<operation id="500" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_54_i = bitcast i32 %in_indices_data_V_read_3 to float

]]></node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>

<operation id="501" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="64" op_0_bw="32">
<![CDATA[
:23  %tmp_56_i = zext i32 %i4_i to i64

]]></node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="502" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %weight_rom_addr_3 = getelementptr inbounds [252 x float]* @weight_rom, i64 0, i64 %tmp_56_i

]]></node>
<StgValue><ssdm name="weight_rom_addr_3"/></StgValue>
</operation>

<operation id="503" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="8">
<![CDATA[
:25  %weight_1 = load float* %weight_rom_addr_3, align 4

]]></node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>

<operation id="504" st_id="73" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="505" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %i_5 = add nsw i32 %i4_i, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="506" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  store float %tmp_54_i, float* %shift_reg_load1_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="507" st_id="74" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="508" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="8">
<![CDATA[
:25  %weight_1 = load float* %weight_rom_addr_3, align 4

]]></node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>

<operation id="509" st_id="74" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="510" st_id="75" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="511" st_id="75" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="512" st_id="76" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="513" st_id="76" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="514" st_id="77" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="515" st_id="77" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="516" st_id="78" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="517" st_id="78" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="518" st_id="79" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="519" st_id="79" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="520" st_id="80" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="521" st_id="80" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="522" st_id="81" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="523" st_id="81" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="524" st_id="82" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="525" st_id="82" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="526" st_id="83" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="527" st_id="83" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="528" st_id="84" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="529" st_id="84" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="530" st_id="85" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="531" st_id="85" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="532" st_id="86" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="533" st_id="86" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="534" st_id="87" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="535" st_id="87" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="536" st_id="88" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="537" st_id="88" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="538" st_id="89" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_55_i = fdiv float %tmp_30_i_shift_reg_load_i, %tmp_54_i

]]></node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="539" st_id="89" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="540" st_id="90" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="541" st_id="90" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="542" st_id="91" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="543" st_id="91" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="544" st_id="92" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="545" st_id="92" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="546" st_id="93" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="547" st_id="93" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="548" st_id="94" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="549" st_id="94" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="550" st_id="95" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="551" st_id="95" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="552" st_id="96" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="553" st_id="96" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="554" st_id="97" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="555" st_id="97" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="556" st_id="98" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="557" st_id="98" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="558" st_id="99" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="559" st_id="99" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="560" st_id="100" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="561" st_id="100" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="562" st_id="101" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="563" st_id="101" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="564" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:43  %tmp_64_i = add i31 %tmp_4, -1

]]></node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="565" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="31">
<![CDATA[
:44  %tmp_65_i = zext i31 %tmp_64_i to i64

]]></node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="566" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %lnReturnA_addr_1 = getelementptr inbounds [252 x float]* @lnReturnA, i64 0, i64 %tmp_65_i

]]></node>
<StgValue><ssdm name="lnReturnA_addr_1"/></StgValue>
</operation>

<operation id="567" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="8">
<![CDATA[
:46  %lnReturnA_load = load float* %lnReturnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="lnReturnA_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="568" st_id="102" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %lnReturn_1 = call float @llvm.log.f32(float %tmp_55_i)

]]></node>
<StgValue><ssdm name="lnReturn_1"/></StgValue>
</operation>

<operation id="569" st_id="102" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="570" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="8">
<![CDATA[
:46  %lnReturnA_load = load float* %lnReturnA_addr_1, align 4

]]></node>
<StgValue><ssdm name="lnReturnA_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="571" st_id="103" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="572" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="573" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="574" st_id="104" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="575" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="576" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="577" st_id="105" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="578" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="579" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="580" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="581" st_id="106" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="582" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_59_i = fmul float %lnReturn_1, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="583" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="584" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %tmp_66_i = fmul float %lnReturnA_load, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="585" st_id="107" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="586" st_id="107" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="587" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="588" st_id="107" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="589" st_id="108" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %channel_1 = urem i32 %i4_i, 6

]]></node>
<StgValue><ssdm name="channel_1"/></StgValue>
</operation>

<operation id="590" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="64" op_0_bw="32">
<![CDATA[
:27  %tmp_57_i = zext i32 %channel_1 to i64

]]></node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="591" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %acc_return_addr_9 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_57_i

]]></node>
<StgValue><ssdm name="acc_return_addr_9"/></StgValue>
</operation>

<operation id="592" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="3">
<![CDATA[
:29  %acc_return_load_3 = load float* %acc_return_addr_9, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_3"/></StgValue>
</operation>

<operation id="593" st_id="108" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="594" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %acc_weight_returnSquare_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_57_i

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_9"/></StgValue>
</operation>

<operation id="595" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_62_i = fmul float %lnReturn_1, %weight_1

]]></node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="596" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %acc_weight_return_addr_9 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_57_i

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_9"/></StgValue>
</operation>

<operation id="597" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="3">
<![CDATA[
:40  %acc_weight_return_load_3 = load float* %acc_weight_return_addr_9, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_3"/></StgValue>
</operation>

<operation id="598" st_id="108" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="599" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %acc_weight_returnA_returnB_add_6 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_57_i

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_6"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="600" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="3">
<![CDATA[
:29  %acc_return_load_3 = load float* %acc_return_addr_9, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_3"/></StgValue>
</operation>

<operation id="601" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="602" st_id="109" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="603" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="3">
<![CDATA[
:40  %acc_weight_return_load_3 = load float* %acc_weight_return_addr_9, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_3"/></StgValue>
</operation>

<operation id="604" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="605" st_id="109" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="606" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="607" st_id="110" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_60_i = fmul float %tmp_59_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="608" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="3">
<![CDATA[
:35  %acc_weight_returnSquare_load_3 = load float* %acc_weight_returnSquare_addr_9, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_3"/></StgValue>
</operation>

<operation id="609" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="610" st_id="110" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67_i = fmul float %tmp_66_i, %weight_1

]]></node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="611" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="3">
<![CDATA[
:50  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="612" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="613" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="3">
<![CDATA[
:35  %acc_weight_returnSquare_load_3 = load float* %acc_weight_returnSquare_addr_9, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_3"/></StgValue>
</operation>

<operation id="614" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="615" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="616" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="3">
<![CDATA[
:50  %acc_weight_returnA_returnB_loa = load float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa"/></StgValue>
</operation>

<operation id="617" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="618" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="619" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="620" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="621" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="622" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_58_i = fadd float %acc_return_load_3, %lnReturn_1

]]></node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="623" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:31  store float %tmp_58_i, float* %acc_return_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="625" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_63_i = fadd float %acc_weight_return_load_3, %tmp_62_i

]]></node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="626" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:42  store float %tmp_63_i, float* %acc_weight_return_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="628" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="629" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="630" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  %tmp_79_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([33 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_79_i"/></StgValue>
</operation>

<operation id="632" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_61_i = fadd float %acc_weight_returnSquare_load_3, %tmp_60_i

]]></node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="634" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:37  store float %tmp_61_i, float* %acc_weight_returnSquare_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %tmp_68_i = fadd float %acc_weight_returnA_returnB_loa, %tmp_67_i

]]></node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="636" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:52  store float %tmp_68_i, float* %acc_weight_returnA_returnB_add_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:53  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([33 x i8]* @p_str8, i32 %tmp_79_i)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="638" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_31_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="0" op_0_bw="0">
<![CDATA[
:56  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="639" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:0  %tmp_8 = phi float [ %sum_weight_returnA_returnB, %8 ], [ 0.000000e+00, %6 ]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="640" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:1  %tmp_7 = phi float [ %sum_weight_return, %8 ], [ 0.000000e+00, %6 ]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="641" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:2  %tmp_5 = phi float [ %sum_weight_returnSquare, %8 ], [ 0.000000e+00, %6 ]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="642" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:3  %tmp_3 = phi float [ %sum_return, %8 ], [ 0.000000e+00, %6 ]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="643" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i:4  %i8_i = phi i3 [ %i_4, %8 ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="i8_i"/></StgValue>
</operation>

<operation id="644" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:5  %exitcond_i = icmp eq i3 %i8_i, -2

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="645" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:6  %i_4 = add i3 %i8_i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="646" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:7  br i1 %exitcond_i, label %9, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="3">
<![CDATA[
:4  %tmp_i_22 = zext i3 %i8_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_22"/></StgValue>
</operation>

<operation id="648" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %acc_return_addr_8 = getelementptr inbounds [6 x float]* %acc_return, i64 0, i64 %tmp_i_22

]]></node>
<StgValue><ssdm name="acc_return_addr_8"/></StgValue>
</operation>

<operation id="649" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_return_load_2 = load float* %acc_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="650" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="3">
<![CDATA[
:6  %acc_return_load_2 = load float* %acc_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_return_load_2"/></StgValue>
</operation>

<operation id="651" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %acc_weight_returnSquare_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_returnSquare, i64 0, i64 %tmp_i_22

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_addr_8"/></StgValue>
</operation>

<operation id="652" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquare_load_2 = load float* %acc_weight_returnSquare_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="653" st_id="118" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

]]></node>
<StgValue><ssdm name="sum_return"/></StgValue>
</operation>

<operation id="654" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="3">
<![CDATA[
:9  %acc_weight_returnSquare_load_2 = load float* %acc_weight_returnSquare_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnSquare_load_2"/></StgValue>
</operation>

<operation id="655" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %acc_weight_return_addr_8 = getelementptr inbounds [6 x float]* %acc_weight_return, i64 0, i64 %tmp_i_22

]]></node>
<StgValue><ssdm name="acc_weight_return_addr_8"/></StgValue>
</operation>

<operation id="656" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_return_load_2 = load float* %acc_weight_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_2"/></StgValue>
</operation>

<operation id="657" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %acc_weight_returnA_returnB_add_7 = getelementptr inbounds [6 x float]* %acc_weight_returnA_returnB, i64 0, i64 %tmp_i_22

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_add_7"/></StgValue>
</operation>

<operation id="658" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="659" st_id="119" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

]]></node>
<StgValue><ssdm name="sum_return"/></StgValue>
</operation>

<operation id="660" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare"/></StgValue>
</operation>

<operation id="661" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="3">
<![CDATA[
:12  %acc_weight_return_load_2 = load float* %acc_weight_return_addr_8, align 4

]]></node>
<StgValue><ssdm name="acc_weight_return_load_2"/></StgValue>
</operation>

<operation id="662" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="3">
<![CDATA[
:15  %acc_weight_returnA_returnB_loa_1 = load float* %acc_weight_returnA_returnB_add_7, align 4

]]></node>
<StgValue><ssdm name="acc_weight_returnA_returnB_loa_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="663" st_id="120" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

]]></node>
<StgValue><ssdm name="sum_return"/></StgValue>
</operation>

<operation id="664" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare"/></StgValue>
</operation>

<operation id="665" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

]]></node>
<StgValue><ssdm name="sum_weight_return"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="666" st_id="121" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

]]></node>
<StgValue><ssdm name="sum_return"/></StgValue>
</operation>

<operation id="667" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare"/></StgValue>
</operation>

<operation id="668" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

]]></node>
<StgValue><ssdm name="sum_weight_return"/></StgValue>
</operation>

<operation id="669" st_id="121" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="670" st_id="122" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sum_return = fadd float %tmp_3, %acc_return_load_2

]]></node>
<StgValue><ssdm name="sum_return"/></StgValue>
</operation>

<operation id="671" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare"/></StgValue>
</operation>

<operation id="672" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

]]></node>
<StgValue><ssdm name="sum_weight_return"/></StgValue>
</operation>

<operation id="673" st_id="122" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="674" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum_weight_returnSquare = fadd float %tmp_5, %acc_weight_returnSquare_load_2

]]></node>
<StgValue><ssdm name="sum_weight_returnSquare"/></StgValue>
</operation>

<operation id="675" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

]]></node>
<StgValue><ssdm name="sum_weight_return"/></StgValue>
</operation>

<operation id="676" st_id="123" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="677" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum_weight_return = fadd float %tmp_7, %acc_weight_return_load_2

]]></node>
<StgValue><ssdm name="sum_weight_return"/></StgValue>
</operation>

<operation id="678" st_id="124" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="679" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="680" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>

<operation id="682" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="125" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %sum_weight_returnA_returnB = fadd float %tmp_8, %acc_weight_returnA_returnB_loa_1

]]></node>
<StgValue><ssdm name="sum_weight_returnA_returnB"/></StgValue>
</operation>

<operation id="684" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:17  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str9, i32 %tmp_81_i)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="685" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="686" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_out_V, float %sum_weight)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="687" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_return_out_V, float %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnSquare_out_V, float %tmp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_return_out_V, float %tmp_7)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnA_returnB_out, float %tmp_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_returnA_out_V, float %tmp_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnSquareA_out_V, float %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="126" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %sum_weight_returnA_out_V, float %tmp_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8  %column_index = add i31 %column_index_i, 1

]]></node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="695" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader103.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
