vendor_name = ModelSim
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/WORD16BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/DECODER4_16.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/RAM.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform1.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/REGISTER16BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/DECODER3_8.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform2.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/MUX8_1.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/REGISTERFILE.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform3.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/MUX8_1_1BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SHIFT8BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform4.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SHIFT4BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform5.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SHIFT2BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform6.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SHIFT1BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform7.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SHIFT16BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform8.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/FA1BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform9.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform10.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SHIFT_16BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform11.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/ALU.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/AU.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/LU.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/LE.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/AE.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform12.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/IMEM.v
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/code.txt
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform13.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/SIGNEXTEND.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform14.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/DATAPATH.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform15.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform16.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform17.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/MUX2TO1.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/HAS.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/COUNTER4BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform18.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform19.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/ADD5BIT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform20.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/CONTROL.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/RISC.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform21.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform22.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform23.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/TEST_RF.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/TEST_DP.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/TEST_CT.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/TEST_RISC.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform24.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform25.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform26.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform27.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform28.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform29.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform30.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform31.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform32.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform33.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/MUX4TO1.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform34.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/CONTROLV1.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/RISCV1.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform35.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform36.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/PIPELINE.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform37.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/code1.txt
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform38.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform39.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/rf.bdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform40.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform41.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform42.vwf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/RISC.sdc
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/db/RISC.cbx.xml
source_file = 1, c:/setupquatus/quartus/libraries/others/maxplus2/nor16.bdf
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/setupquatus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/db/mux_boc.tdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/db/mux_nmc.tdf
source_file = 1, E:/thietkeluanliso/NEW/thuchanh/RISC/db/mux_lmc.tdf
design_name = RISCV1
instance = comp, \inst|inst4|inst11 , inst|inst4|inst11, RISCV1, 1
instance = comp, \inst|inst4|inst11~0 , inst|inst4|inst11~0, RISCV1, 1
instance = comp, \CLK~I , CLK, RISCV1, 1
instance = comp, \CLK~clkctrl , CLK~clkctrl, RISCV1, 1
instance = comp, \inst|inst4|inst5~0 , inst|inst4|inst5~0, RISCV1, 1
instance = comp, \inst|inst4|inst5 , inst|inst4|inst5, RISCV1, 1
instance = comp, \inst|inst4|inst7~0 , inst|inst4|inst7~0, RISCV1, 1
instance = comp, \inst|inst4|inst7 , inst|inst4|inst7, RISCV1, 1
instance = comp, \inst|inst4|inst9~0 , inst|inst4|inst9~0, RISCV1, 1
instance = comp, \inst|inst4|inst9 , inst|inst4|inst9, RISCV1, 1
instance = comp, \inst|inst4|inst10|inst7 , inst|inst4|inst10|inst7, RISCV1, 1
instance = comp, \inst|inst4|inst15~0 , inst|inst4|inst15~0, RISCV1, 1
instance = comp, \inst|inst4|inst15 , inst|inst4|inst15, RISCV1, 1
instance = comp, \inst|inst3|rom~0 , inst|inst3|rom~0, RISCV1, 1
instance = comp, \inst|inst3|rom~1 , inst|inst3|rom~1, RISCV1, 1
instance = comp, \data_out_ram[15]~I , data_out_ram[15], RISCV1, 1
instance = comp, \data_out_ram[14]~I , data_out_ram[14], RISCV1, 1
instance = comp, \data_out_ram[13]~I , data_out_ram[13], RISCV1, 1
instance = comp, \data_out_ram[12]~I , data_out_ram[12], RISCV1, 1
instance = comp, \data_out_ram[11]~I , data_out_ram[11], RISCV1, 1
instance = comp, \data_out_ram[10]~I , data_out_ram[10], RISCV1, 1
instance = comp, \data_out_ram[9]~I , data_out_ram[9], RISCV1, 1
instance = comp, \data_out_ram[8]~I , data_out_ram[8], RISCV1, 1
instance = comp, \data_out_ram[7]~I , data_out_ram[7], RISCV1, 1
instance = comp, \data_out_ram[6]~I , data_out_ram[6], RISCV1, 1
instance = comp, \data_out_ram[5]~I , data_out_ram[5], RISCV1, 1
instance = comp, \data_out_ram[4]~I , data_out_ram[4], RISCV1, 1
instance = comp, \data_out_ram[3]~I , data_out_ram[3], RISCV1, 1
instance = comp, \data_out_ram[2]~I , data_out_ram[2], RISCV1, 1
instance = comp, \data_out_ram[1]~I , data_out_ram[1], RISCV1, 1
instance = comp, \data_out_ram[0]~I , data_out_ram[0], RISCV1, 1
instance = comp, \ZERO~I , ZERO, RISCV1, 1
instance = comp, \PC~I , PC, RISCV1, 1
instance = comp, \REG_SRC~I , REG_SRC, RISCV1, 1
instance = comp, \REG_EN~I , REG_EN, RISCV1, 1
instance = comp, \ALU_SRC~I , ALU_SRC, RISCV1, 1
instance = comp, \EN_MEM~I , EN_MEM, RISCV1, 1
instance = comp, \W_MEM~I , W_MEM, RISCV1, 1
instance = comp, \SHIFT_R_L~I , SHIFT_R_L, RISCV1, 1
instance = comp, \A[15]~I , A[15], RISCV1, 1
instance = comp, \A[14]~I , A[14], RISCV1, 1
instance = comp, \A[13]~I , A[13], RISCV1, 1
instance = comp, \A[12]~I , A[12], RISCV1, 1
instance = comp, \A[11]~I , A[11], RISCV1, 1
instance = comp, \A[10]~I , A[10], RISCV1, 1
instance = comp, \A[9]~I , A[9], RISCV1, 1
instance = comp, \A[8]~I , A[8], RISCV1, 1
instance = comp, \A[7]~I , A[7], RISCV1, 1
instance = comp, \A[6]~I , A[6], RISCV1, 1
instance = comp, \A[5]~I , A[5], RISCV1, 1
instance = comp, \A[4]~I , A[4], RISCV1, 1
instance = comp, \A[3]~I , A[3], RISCV1, 1
instance = comp, \A[2]~I , A[2], RISCV1, 1
instance = comp, \A[1]~I , A[1], RISCV1, 1
instance = comp, \A[0]~I , A[0], RISCV1, 1
instance = comp, \ALU_OP[2]~I , ALU_OP[2], RISCV1, 1
instance = comp, \ALU_OP[1]~I , ALU_OP[1], RISCV1, 1
instance = comp, \ALU_OP[0]~I , ALU_OP[0], RISCV1, 1
instance = comp, \B[15]~I , B[15], RISCV1, 1
instance = comp, \B[14]~I , B[14], RISCV1, 1
instance = comp, \B[13]~I , B[13], RISCV1, 1
instance = comp, \B[12]~I , B[12], RISCV1, 1
instance = comp, \B[11]~I , B[11], RISCV1, 1
instance = comp, \B[10]~I , B[10], RISCV1, 1
instance = comp, \B[9]~I , B[9], RISCV1, 1
instance = comp, \B[8]~I , B[8], RISCV1, 1
instance = comp, \B[7]~I , B[7], RISCV1, 1
instance = comp, \B[6]~I , B[6], RISCV1, 1
instance = comp, \B[5]~I , B[5], RISCV1, 1
instance = comp, \B[4]~I , B[4], RISCV1, 1
instance = comp, \B[3]~I , B[3], RISCV1, 1
instance = comp, \B[2]~I , B[2], RISCV1, 1
instance = comp, \B[1]~I , B[1], RISCV1, 1
instance = comp, \B[0]~I , B[0], RISCV1, 1
instance = comp, \O[15]~I , O[15], RISCV1, 1
instance = comp, \O[14]~I , O[14], RISCV1, 1
instance = comp, \O[13]~I , O[13], RISCV1, 1
instance = comp, \O[12]~I , O[12], RISCV1, 1
instance = comp, \O[11]~I , O[11], RISCV1, 1
instance = comp, \O[10]~I , O[10], RISCV1, 1
instance = comp, \O[9]~I , O[9], RISCV1, 1
instance = comp, \O[8]~I , O[8], RISCV1, 1
instance = comp, \O[7]~I , O[7], RISCV1, 1
instance = comp, \O[6]~I , O[6], RISCV1, 1
instance = comp, \O[5]~I , O[5], RISCV1, 1
instance = comp, \O[4]~I , O[4], RISCV1, 1
instance = comp, \O[3]~I , O[3], RISCV1, 1
instance = comp, \O[2]~I , O[2], RISCV1, 1
instance = comp, \O[1]~I , O[1], RISCV1, 1
instance = comp, \O[0]~I , O[0], RISCV1, 1
instance = comp, \OUT_INS[15]~I , OUT_INS[15], RISCV1, 1
instance = comp, \OUT_INS[14]~I , OUT_INS[14], RISCV1, 1
instance = comp, \OUT_INS[13]~I , OUT_INS[13], RISCV1, 1
instance = comp, \OUT_INS[12]~I , OUT_INS[12], RISCV1, 1
instance = comp, \OUT_INS[11]~I , OUT_INS[11], RISCV1, 1
instance = comp, \OUT_INS[10]~I , OUT_INS[10], RISCV1, 1
instance = comp, \OUT_INS[9]~I , OUT_INS[9], RISCV1, 1
instance = comp, \OUT_INS[8]~I , OUT_INS[8], RISCV1, 1
instance = comp, \OUT_INS[7]~I , OUT_INS[7], RISCV1, 1
instance = comp, \OUT_INS[6]~I , OUT_INS[6], RISCV1, 1
instance = comp, \OUT_INS[5]~I , OUT_INS[5], RISCV1, 1
instance = comp, \OUT_INS[4]~I , OUT_INS[4], RISCV1, 1
instance = comp, \OUT_INS[3]~I , OUT_INS[3], RISCV1, 1
instance = comp, \OUT_INS[2]~I , OUT_INS[2], RISCV1, 1
instance = comp, \OUT_INS[1]~I , OUT_INS[1], RISCV1, 1
instance = comp, \OUT_INS[0]~I , OUT_INS[0], RISCV1, 1
instance = comp, \R0[15]~I , R0[15], RISCV1, 1
instance = comp, \R0[14]~I , R0[14], RISCV1, 1
instance = comp, \R0[13]~I , R0[13], RISCV1, 1
instance = comp, \R0[12]~I , R0[12], RISCV1, 1
instance = comp, \R0[11]~I , R0[11], RISCV1, 1
instance = comp, \R0[10]~I , R0[10], RISCV1, 1
instance = comp, \R0[9]~I , R0[9], RISCV1, 1
instance = comp, \R0[8]~I , R0[8], RISCV1, 1
instance = comp, \R0[7]~I , R0[7], RISCV1, 1
instance = comp, \R0[6]~I , R0[6], RISCV1, 1
instance = comp, \R0[5]~I , R0[5], RISCV1, 1
instance = comp, \R0[4]~I , R0[4], RISCV1, 1
instance = comp, \R0[3]~I , R0[3], RISCV1, 1
instance = comp, \R0[2]~I , R0[2], RISCV1, 1
instance = comp, \R0[1]~I , R0[1], RISCV1, 1
instance = comp, \R0[0]~I , R0[0], RISCV1, 1
instance = comp, \R1[15]~I , R1[15], RISCV1, 1
instance = comp, \R1[14]~I , R1[14], RISCV1, 1
instance = comp, \R1[13]~I , R1[13], RISCV1, 1
instance = comp, \R1[12]~I , R1[12], RISCV1, 1
instance = comp, \R1[11]~I , R1[11], RISCV1, 1
instance = comp, \R1[10]~I , R1[10], RISCV1, 1
instance = comp, \R1[9]~I , R1[9], RISCV1, 1
instance = comp, \R1[8]~I , R1[8], RISCV1, 1
instance = comp, \R1[7]~I , R1[7], RISCV1, 1
instance = comp, \R1[6]~I , R1[6], RISCV1, 1
instance = comp, \R1[5]~I , R1[5], RISCV1, 1
instance = comp, \R1[4]~I , R1[4], RISCV1, 1
instance = comp, \R1[3]~I , R1[3], RISCV1, 1
instance = comp, \R1[2]~I , R1[2], RISCV1, 1
instance = comp, \R1[1]~I , R1[1], RISCV1, 1
instance = comp, \R1[0]~I , R1[0], RISCV1, 1
instance = comp, \R2[15]~I , R2[15], RISCV1, 1
instance = comp, \R2[14]~I , R2[14], RISCV1, 1
instance = comp, \R2[13]~I , R2[13], RISCV1, 1
instance = comp, \R2[12]~I , R2[12], RISCV1, 1
instance = comp, \R2[11]~I , R2[11], RISCV1, 1
instance = comp, \R2[10]~I , R2[10], RISCV1, 1
instance = comp, \R2[9]~I , R2[9], RISCV1, 1
instance = comp, \R2[8]~I , R2[8], RISCV1, 1
instance = comp, \R2[7]~I , R2[7], RISCV1, 1
instance = comp, \R2[6]~I , R2[6], RISCV1, 1
instance = comp, \R2[5]~I , R2[5], RISCV1, 1
instance = comp, \R2[4]~I , R2[4], RISCV1, 1
instance = comp, \R2[3]~I , R2[3], RISCV1, 1
instance = comp, \R2[2]~I , R2[2], RISCV1, 1
instance = comp, \R2[1]~I , R2[1], RISCV1, 1
instance = comp, \R2[0]~I , R2[0], RISCV1, 1
instance = comp, \R3[15]~I , R3[15], RISCV1, 1
instance = comp, \R3[14]~I , R3[14], RISCV1, 1
instance = comp, \R3[13]~I , R3[13], RISCV1, 1
instance = comp, \R3[12]~I , R3[12], RISCV1, 1
instance = comp, \R3[11]~I , R3[11], RISCV1, 1
instance = comp, \R3[10]~I , R3[10], RISCV1, 1
instance = comp, \R3[9]~I , R3[9], RISCV1, 1
instance = comp, \R3[8]~I , R3[8], RISCV1, 1
instance = comp, \R3[7]~I , R3[7], RISCV1, 1
instance = comp, \R3[6]~I , R3[6], RISCV1, 1
instance = comp, \R3[5]~I , R3[5], RISCV1, 1
instance = comp, \R3[4]~I , R3[4], RISCV1, 1
instance = comp, \R3[3]~I , R3[3], RISCV1, 1
instance = comp, \R3[2]~I , R3[2], RISCV1, 1
instance = comp, \R3[1]~I , R3[1], RISCV1, 1
instance = comp, \R3[0]~I , R3[0], RISCV1, 1
instance = comp, \R4[15]~I , R4[15], RISCV1, 1
instance = comp, \R4[14]~I , R4[14], RISCV1, 1
instance = comp, \R4[13]~I , R4[13], RISCV1, 1
instance = comp, \R4[12]~I , R4[12], RISCV1, 1
instance = comp, \R4[11]~I , R4[11], RISCV1, 1
instance = comp, \R4[10]~I , R4[10], RISCV1, 1
instance = comp, \R4[9]~I , R4[9], RISCV1, 1
instance = comp, \R4[8]~I , R4[8], RISCV1, 1
instance = comp, \R4[7]~I , R4[7], RISCV1, 1
instance = comp, \R4[6]~I , R4[6], RISCV1, 1
instance = comp, \R4[5]~I , R4[5], RISCV1, 1
instance = comp, \R4[4]~I , R4[4], RISCV1, 1
instance = comp, \R4[3]~I , R4[3], RISCV1, 1
instance = comp, \R4[2]~I , R4[2], RISCV1, 1
instance = comp, \R4[1]~I , R4[1], RISCV1, 1
instance = comp, \R4[0]~I , R4[0], RISCV1, 1
instance = comp, \R5[15]~I , R5[15], RISCV1, 1
instance = comp, \R5[14]~I , R5[14], RISCV1, 1
instance = comp, \R5[13]~I , R5[13], RISCV1, 1
instance = comp, \R5[12]~I , R5[12], RISCV1, 1
instance = comp, \R5[11]~I , R5[11], RISCV1, 1
instance = comp, \R5[10]~I , R5[10], RISCV1, 1
instance = comp, \R5[9]~I , R5[9], RISCV1, 1
instance = comp, \R5[8]~I , R5[8], RISCV1, 1
instance = comp, \R5[7]~I , R5[7], RISCV1, 1
instance = comp, \R5[6]~I , R5[6], RISCV1, 1
instance = comp, \R5[5]~I , R5[5], RISCV1, 1
instance = comp, \R5[4]~I , R5[4], RISCV1, 1
instance = comp, \R5[3]~I , R5[3], RISCV1, 1
instance = comp, \R5[2]~I , R5[2], RISCV1, 1
instance = comp, \R5[1]~I , R5[1], RISCV1, 1
instance = comp, \R5[0]~I , R5[0], RISCV1, 1
instance = comp, \R6[15]~I , R6[15], RISCV1, 1
instance = comp, \R6[14]~I , R6[14], RISCV1, 1
instance = comp, \R6[13]~I , R6[13], RISCV1, 1
instance = comp, \R6[12]~I , R6[12], RISCV1, 1
instance = comp, \R6[11]~I , R6[11], RISCV1, 1
instance = comp, \R6[10]~I , R6[10], RISCV1, 1
instance = comp, \R6[9]~I , R6[9], RISCV1, 1
instance = comp, \R6[8]~I , R6[8], RISCV1, 1
instance = comp, \R6[7]~I , R6[7], RISCV1, 1
instance = comp, \R6[6]~I , R6[6], RISCV1, 1
instance = comp, \R6[5]~I , R6[5], RISCV1, 1
instance = comp, \R6[4]~I , R6[4], RISCV1, 1
instance = comp, \R6[3]~I , R6[3], RISCV1, 1
instance = comp, \R6[2]~I , R6[2], RISCV1, 1
instance = comp, \R6[1]~I , R6[1], RISCV1, 1
instance = comp, \R6[0]~I , R6[0], RISCV1, 1
instance = comp, \R7[15]~I , R7[15], RISCV1, 1
instance = comp, \R7[14]~I , R7[14], RISCV1, 1
instance = comp, \R7[13]~I , R7[13], RISCV1, 1
instance = comp, \R7[12]~I , R7[12], RISCV1, 1
instance = comp, \R7[11]~I , R7[11], RISCV1, 1
instance = comp, \R7[10]~I , R7[10], RISCV1, 1
instance = comp, \R7[9]~I , R7[9], RISCV1, 1
instance = comp, \R7[8]~I , R7[8], RISCV1, 1
instance = comp, \R7[7]~I , R7[7], RISCV1, 1
instance = comp, \R7[6]~I , R7[6], RISCV1, 1
instance = comp, \R7[5]~I , R7[5], RISCV1, 1
instance = comp, \R7[4]~I , R7[4], RISCV1, 1
instance = comp, \R7[3]~I , R7[3], RISCV1, 1
instance = comp, \R7[2]~I , R7[2], RISCV1, 1
instance = comp, \R7[1]~I , R7[1], RISCV1, 1
instance = comp, \R7[0]~I , R7[0], RISCV1, 1
instance = comp, \W_SRC[1]~I , W_SRC[1], RISCV1, 1
instance = comp, \W_SRC[0]~I , W_SRC[0], RISCV1, 1
