Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sun Sep  3 19:33:52 2023
| Host              : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file RFSoC_Main_blk_wrapper_timing_summary_routed.rpt -pb RFSoC_Main_blk_wrapper_timing_summary_routed.pb -rpx RFSoC_Main_blk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : RFSoC_Main_blk_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.136     -171.618                    669                39034        0.011        0.000                      0                39034        3.400        0.000                       0                 10673  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)       Period(ns)      Frequency(MHz)
-----             ------------       ----------      --------------
RFADC0_CLK        {0.000 5.000}      10.000          100.000         
RFADC0_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC0_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC1_CLK        {0.000 5.000}      10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC2_CLK        {0.000 5.000}      10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}      10.000          100.000         
RFADC3_CLK        {0.000 5.000}      10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}      10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}      10.000          100.000         
RFDAC0_CLK        {0.000 5.000}      10.000          100.000         
RFDAC1_CLK        {0.000 5.000}      10.000          100.000         
clk_pl_0          {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -1.136     -171.618                    669                38938        0.011        0.000                      0                38938        3.400        0.000                       0                 10673  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.752        0.000                      0                   96        0.170        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :          669  Failing Endpoints,  Worst Slack       -1.136ns,  Total Violation     -171.618ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.136ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.126ns  (logic 5.872ns (52.777%)  route 5.254ns (47.223%))
  Logic Levels:           24  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 12.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.423ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.599 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.625    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2_n_0
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076    10.701 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_1/O[1]
                         net (fo=1, routed)           0.629    11.330    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[8]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    11.435 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    11.435    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[9])
                                                      0.585    12.020 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000    12.020    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<9>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109    12.129 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[9]
                         net (fo=4, routed)           0.287    12.416    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[9]
    SLICE_X77Y20         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    12.504 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_comp/O
                         net (fo=1, routed)           0.086    12.590    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X76Y20         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    12.690 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.310    13.000    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X7Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.975    12.157    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.111    12.268    
                         clock uncertainty           -0.130    12.138    
    RAMB36_X7Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.864    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 -1.136    

Slack (VIOLATED) :        -1.131ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 5.872ns (52.773%)  route 5.255ns (47.227%))
  Logic Levels:           24  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.423ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.599 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.625    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2_n_0
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076    10.701 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_1/O[1]
                         net (fo=1, routed)           0.629    11.330    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[8]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[8]_C_DATA[8])
                                                      0.105    11.435 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[8]
                         net (fo=2, routed)           0.000    11.435    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<8>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[8]_ALU_OUT[9])
                                                      0.585    12.020 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000    12.020    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<9>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109    12.129 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[9]
                         net (fo=4, routed)           0.287    12.416    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[9]
    SLICE_X77Y20         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    12.504 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_comp/O
                         net (fo=1, routed)           0.086    12.590    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_12_n_0
    SLICE_X76Y20         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    12.690 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.311    13.001    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[10]
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.981    12.163    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.274    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X7Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.274    11.870    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.870    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                 -1.131    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.253ns  (logic 5.906ns (52.484%)  route 5.347ns (47.516%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 12.258 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.076ns (routing 0.423ns, distribution 1.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[15])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[15]
                         net (fo=17, routed)          0.473     3.449    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]0/C[19]
    DSP48E2_X9Y38        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[19]_C_DATA[19])
                                                      0.105     3.554 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]0/DSP_C_DATA_INST/C_DATA[19]
                         net (fo=2, routed)           0.000     3.554    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]0/DSP_C_DATA.C_DATA<19>
    DSP48E2_X9Y38        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[19]_ALU_OUT[34])
                                                      0.585     4.139 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]0/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     4.139    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]0/DSP_ALU.ALU_OUT<34>
    DSP48E2_X9Y38        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.109     4.248 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]0/DSP_OUTPUT_INST/P[34]
                         net (fo=1, routed)           1.410     5.658    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/B[0]
    DSP48E2_X11Y90       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.151     5.809 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     5.809    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X11Y90       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.073     5.882 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     5.882    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X11Y90       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_V[30])
                                                      0.609     6.491 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_MULTIPLIER_INST/V[30]
                         net (fo=1, routed)           0.000     6.491    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_MULTIPLIER.V<30>
    DSP48E2_X11Y90       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[30]_V_DATA[30])
                                                      0.046     6.537 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_M_DATA_INST/V_DATA[30]
                         net (fo=1, routed)           0.000     6.537    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_M_DATA.V_DATA<30>
    DSP48E2_X11Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[30]_ALU_OUT[47])
                                                      0.571     7.108 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.108    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.230 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     7.244    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__0/PCIN[47]
    DSP48E2_X11Y91       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.790 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.790    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y91       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.912 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.950    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__1/PCIN[47]
    DSP48E2_X11Y92       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     8.496 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     8.496    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X11Y92       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     8.605 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           1.061     9.666    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]__1_n_105
    SLICE_X66Y122        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     9.703 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]_i_16/O
                         net (fo=1, routed)           0.016     9.719    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]_i_16_n_0
    SLICE_X66Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     9.943 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]_i_2/O[6]
                         net (fo=1, routed)           0.646    10.589    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]/C[5]
    DSP48E2_X11Y28       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[5]_C_DATA[5])
                                                      0.105    10.694 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000    10.694    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]/DSP_C_DATA.C_DATA<5>
    DSP48E2_X11Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.585    11.279 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    11.279    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X11Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    11.388 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[15]/DSP_OUTPUT_INST/P[5]
                         net (fo=2, routed)           0.263    11.651    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X71Y70         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149    11.800 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13/O
                         net (fo=6, routed)           0.185    11.985    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0
    SLICE_X71Y75         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088    12.073 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=2, routed)           0.091    12.164    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del_n_0
    SLICE_X72Y74         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.201 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1/O
                         net (fo=2, routed)           0.926    13.127    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X8Y13         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       2.076    12.258    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X8Y13         RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.159    12.417    
                         clock uncertainty           -0.130    12.287    
    RAMB36_X8Y13         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    12.000    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_15/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -13.127    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.112ns  (logic 5.756ns (51.800%)  route 5.356ns (48.200%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.423ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233    10.646 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/O[5]
                         net (fo=1, routed)           0.677    11.323    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[4]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    11.428 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    11.428    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    12.013 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    12.013    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    12.122 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[5]
                         net (fo=4, routed)           0.275    12.397    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X77Y25         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    12.447 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13_replica/O
                         net (fo=4, routed)           0.191    12.638    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axi_aclk_0_repN_alias
    SLICE_X75Y24         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    12.689 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_6/O
                         net (fo=2, routed)           0.297    12.986    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[6]
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.981    12.163    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.274    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X7Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277    11.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.095ns  (logic 5.835ns (52.591%)  route 5.260ns (47.409%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.423ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233    10.646 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/O[5]
                         net (fo=1, routed)           0.677    11.323    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[4]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    11.428 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    11.428    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[6])
                                                      0.585    12.013 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000    12.013    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109    12.122 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[6]
                         net (fo=7, routed)           0.226    12.348    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[6]
    SLICE_X74Y26         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090    12.438 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2_comp/O
                         net (fo=1, routed)           0.095    12.533    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axi_aclk_repN_alias
    SLICE_X74Y24         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.623 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_1_comp/O
                         net (fo=2, routed)           0.346    12.969    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[11]
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.981    12.163    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.274    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X7Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287    11.857    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 5.792ns (52.227%)  route 5.298ns (47.773%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 12.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.423ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233    10.646 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/O[5]
                         net (fo=1, routed)           0.677    11.323    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[4]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    11.428 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    11.428    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    12.013 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    12.013    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    12.122 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[4]
                         net (fo=5, routed)           0.406    12.528    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[4]
    SLICE_X75Y12         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100    12.628 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_14/O
                         net (fo=1, routed)           0.040    12.668    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_14_n_0
    SLICE_X75Y12         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037    12.705 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_7/O
                         net (fo=2, routed)           0.259    12.964    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[5]
    RAMB36_X7Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.975    12.157    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.111    12.268    
                         clock uncertainty           -0.130    12.138    
    RAMB36_X7Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283    11.855    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.034ns  (logic 5.813ns (52.683%)  route 5.221ns (47.317%))
  Logic Levels:           23  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.423ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.599 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.625    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2_n_0
    SLICE_X71Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116    10.741 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_1/O[5]
                         net (fo=1, routed)           0.690    11.431    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[12]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[12]_C_DATA[12])
                                                      0.105    11.536 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[12]
                         net (fo=2, routed)           0.000    11.536    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<12>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[12]_ALU_OUT[12])
                                                      0.585    12.121 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000    12.121    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<12>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109    12.230 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[12]
                         net (fo=12, routed)          0.245    12.475    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[12]
    SLICE_X74Y24         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089    12.564 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_11/O
                         net (fo=2, routed)           0.344    12.908    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[1]
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.981    12.163    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.274    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X7Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    11.807    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 5.756ns (51.959%)  route 5.322ns (48.041%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 12.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.423ns, distribution 1.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233    10.646 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/O[5]
                         net (fo=1, routed)           0.677    11.323    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[4]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    11.428 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    11.428    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    12.013 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    12.013    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    12.122 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[5]
                         net (fo=4, routed)           0.275    12.397    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X77Y25         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    12.447 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13_replica/O
                         net (fo=4, routed)           0.191    12.638    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axi_aclk_0_repN_alias
    SLICE_X75Y24         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    12.689 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_6/O
                         net (fo=2, routed)           0.263    12.952    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[6]
    RAMB36_X7Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.975    12.157    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y3          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism              0.111    12.268    
                         clock uncertainty           -0.130    12.138    
    RAMB36_X7Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277    11.861    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 5.779ns (52.508%)  route 5.227ns (47.492%))
  Logic Levels:           24  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 11.787 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.423ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233    10.646 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/O[5]
                         net (fo=1, routed)           0.677    11.323    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[4]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    11.428 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    11.428    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[5])
                                                      0.585    12.013 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000    12.013    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<5>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109    12.122 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[5]
                         net (fo=4, routed)           0.275    12.397    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axis_phase_tdata[5]
    SLICE_X77Y25         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    12.447 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_13_replica/O
                         net (fo=4, routed)           0.215    12.662    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk_0_repN
    SLICE_X76Y19         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    12.699 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=1, routed)           0.089    12.788    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/s_axi_aclk
    SLICE_X76Y19         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037    12.825 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.055    12.880    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/zero_det_sum_a[4]
    SLICE_X76Y19         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.605    11.787    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/aclk
    SLICE_X76Y19         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.111    11.898    
                         clock uncertainty           -0.130    11.768    
    SLICE_X76Y19         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.793    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_phase_or.i_phase_in_zero_del/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.793    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        11.068ns  (logic 5.792ns (52.331%)  route 5.276ns (47.669%))
  Logic Levels:           23  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=6 DSP_C_DATA=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=6 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 12.163 - 10.000 ) 
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.467ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.423ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.648     1.874    RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.953 r  RFSoC_Main_blk_i/TimeControllerBuffer_2/inst/counter0_O_reg[3]_replica_2/Q
                         net (fo=1, routed)           0.224     2.177    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/C[3]
    DSP48E2_X9Y37        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[3]_C_DATA[3])
                                                      0.105     2.282 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA_INST/C_DATA[3]
                         net (fo=2, routed)           0.000     2.282    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_C_DATA.C_DATA<3>
    DSP48E2_X9Y37        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[3]_ALU_OUT[3])
                                                      0.585     2.867 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.867    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_ALU.ALU_OUT<3>
    DSP48E2_X9Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     2.976 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[15]1/DSP_OUTPUT_INST/P[3]
                         net (fo=18, routed)          0.413     3.389    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/C[7]
    DSP48E2_X9Y36        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[7]_C_DATA[7])
                                                      0.105     3.494 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA_INST/C_DATA[7]
                         net (fo=2, routed)           0.000     3.494    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_C_DATA.C_DATA<7>
    DSP48E2_X9Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[7]_ALU_OUT[15])
                                                      0.585     4.079 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.079    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.188 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]0/DSP_OUTPUT_INST/P[15]
                         net (fo=3, routed)           1.616     5.804    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/B[15]
    DSP48E2_X11Y93       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.151     5.955 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     5.955    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X11Y93       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     6.028 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     6.028    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X11Y93       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[43])
                                                      0.609     6.637 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     6.637    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_MULTIPLIER.V<43>
    DSP48E2_X11Y93       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     6.683 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     6.683    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_M_DATA.V_DATA<43>
    DSP48E2_X11Y93       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     7.254 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.254    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y93       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     7.376 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     7.414    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/PCIN[47]
    DSP48E2_X11Y94       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     7.960 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.960    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y94       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     8.082 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     8.096    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/PCIN[47]
    DSP48E2_X11Y95       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.546     8.642 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     8.642    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_ALU.ALU_OUT<17>
    DSP48E2_X11Y95       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     8.751 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.602    10.353    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_full_product[11]__4_n_88
    SLICE_X71Y64         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.404 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16/O
                         net (fo=1, routed)           0.009    10.413    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_16_n_0
    SLICE_X71Y64         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233    10.646 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]_i_2/O[5]
                         net (fo=1, routed)           0.677    11.323    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/C[4]
    DSP48E2_X13Y10       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[4]_C_DATA[4])
                                                      0.105    11.428 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA_INST/C_DATA[4]
                         net (fo=2, routed)           0.000    11.428    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_C_DATA.C_DATA<4>
    DSP48E2_X13Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[4]_ALU_OUT[4])
                                                      0.585    12.013 f  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000    12.013    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_ALU.ALU_OUT<4>
    DSP48E2_X13Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109    12.122 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/phase_input[11]/DSP_OUTPUT_INST/P[4]
                         net (fo=5, routed)           0.406    12.528    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[4]
    SLICE_X75Y12         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100    12.628 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_14/O
                         net (fo=1, routed)           0.040    12.668    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_14_n_0
    SLICE_X75Y12         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037    12.705 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0_i_7/O
                         net (fo=2, routed)           0.237    12.942    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/phase_in_comp[5]
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.981    12.163    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X7Y1          RAMB36E2                                     r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism              0.111    12.274    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X7Y1          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283    11.861    RFSoC_Main_blk_i/DAC_Controller_5/inst/rfdc_dds/dds_11/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                 -1.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.564ns (routing 0.423ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.467ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.564     1.746    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X27Y24         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.804 r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[0]/Q
                         net (fo=11, routed)          0.108     1.912    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[0]
    SLICE_X26Y23         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.783     2.009    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X26Y23         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]/C
                         clock pessimism             -0.170     1.839    
    SLICE_X26Y23         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.901    RFSoC_Main_blk_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_2/inst/rto_core_0/fifo_output_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_2/inst/dds_controller_0/GPO_Core_20/gpo_out_buffer_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.520ns (routing 0.423ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.467ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.520     1.702    RFSoC_Main_blk_i/DAC_Controller_2/inst/rto_core_0/s_axi_aclk
    SLICE_X40Y254        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_2/inst/rto_core_0/fifo_output_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.760 r  RFSoC_Main_blk_i/DAC_Controller_2/inst/rto_core_0/fifo_output_reg[37]/Q
                         net (fo=1, routed)           0.072     1.832    RFSoC_Main_blk_i/DAC_Controller_2/inst/dds_controller_0/GPO_Core_20/Q[37]
    SLICE_X40Y252        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_2/inst/dds_controller_0/GPO_Core_20/gpo_out_buffer_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.739     1.965    RFSoC_Main_blk_i/DAC_Controller_2/inst/dds_controller_0/GPO_Core_20/s_axi_aclk
    SLICE_X40Y252        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_2/inst/dds_controller_0/GPO_Core_20/gpo_out_buffer_reg[37]/C
                         clock pessimism             -0.211     1.754    
    SLICE_X40Y252        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.816    RFSoC_Main_blk_i/DAC_Controller_2/inst/dds_controller_0/GPO_Core_20/gpo_out_buffer_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/TimeControllerBuffer_0/inst/counter0_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.058ns (37.662%)  route 0.096ns (62.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.482ns (routing 0.423ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.467ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.482     1.664    RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/s_axi_aclk
    SLICE_X54Y124        FDRE                                         r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.722 r  RFSoC_Main_blk_i/TimeController_0/inst/timestamp_counter_0/counter_reg_reg[23]/Q
                         net (fo=2, routed)           0.096     1.818    RFSoC_Main_blk_i/TimeControllerBuffer_0/inst/counter_I[23]
    SLICE_X53Y124        FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_0/inst/counter0_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.663     1.889    RFSoC_Main_blk_i/TimeControllerBuffer_0/inst/s_axi_aclk
    SLICE_X53Y124        FDRE                                         r  RFSoC_Main_blk_i/TimeControllerBuffer_0/inst/counter0_O_reg[23]/C
                         clock pessimism             -0.149     1.740    
    SLICE_X53Y124        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.802    RFSoC_Main_blk_i/TimeControllerBuffer_0/inst/counter0_O_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/FSM_sequential_tc_sm_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.090ns (50.847%)  route 0.087ns (49.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.807ns (routing 0.423ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.467ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.807     1.989    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/s_axi_aclk
    SLICE_X115Y159       FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/FSM_sequential_tc_sm_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y159       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.047 f  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/FSM_sequential_tc_sm_state_reg[2]/Q
                         net (fo=34, routed)          0.078     2.125    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/tc_sm_state[2]
    SLICE_X114Y159       LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.032     2.157 r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc3_i_1/O
                         net (fo=1, routed)           0.009     2.166    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc3_i_1_n_0
    SLICE_X114Y159       FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       2.039     2.265    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/s_axi_aclk
    SLICE_X114Y159       FDRE                                         r  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc3_reg/C
                         clock pessimism             -0.178     2.087    
    SLICE_X114Y159       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.149    RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc3_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/fifo_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.931ns (routing 0.252ns, distribution 0.679ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.282ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.931     1.051    RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/s_axi_aclk
    SLICE_X43Y32         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/fifo_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.090 r  RFSoC_Main_blk_i/DAC_Controller_5/inst/rto_core_0/fifo_output_reg[10]/Q
                         net (fo=1, routed)           0.033     1.123    RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/Q[10]
    SLICE_X43Y32         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.054     1.201    RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/s_axi_aclk
    SLICE_X43Y32         FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[10]/C
                         clock pessimism             -0.144     1.057    
    SLICE_X43Y32         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.104    RFSoC_Main_blk_i/DAC_Controller_5/inst/dds_controller_0/GPO_Core_50/gpo_out_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.018ns (routing 0.252ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.282ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.018     1.138    RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/s_axi_aclk
    SLICE_X19Y270        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y270        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.177 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[10]/Q
                         net (fo=1, routed)           0.033     1.210    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/Q[10]
    SLICE_X19Y270        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.146     1.293    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/s_axi_aclk
    SLICE_X19Y270        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[10]/C
                         clock pessimism             -0.149     1.144    
    SLICE_X19Y270        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.191    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.983ns (routing 0.252ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.282ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.983     1.103    RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/s_axi_aclk
    SLICE_X33Y263        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y263        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.142 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[15]/Q
                         net (fo=1, routed)           0.033     1.175    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/Q[15]
    SLICE_X33Y263        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.109     1.256    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/s_axi_aclk
    SLICE_X33Y263        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[15]/C
                         clock pessimism             -0.147     1.109    
    SLICE_X33Y263        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.156    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.981ns (routing 0.252ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.282ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.981     1.101    RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/s_axi_aclk
    SLICE_X33Y266        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y266        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.140 r  RFSoC_Main_blk_i/DAC_Controller_0/inst/rto_core_0/fifo_output_reg[60]/Q
                         net (fo=1, routed)           0.033     1.173    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/Q[60]
    SLICE_X33Y266        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.107     1.254    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/s_axi_aclk
    SLICE_X33Y266        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[60]/C
                         clock pessimism             -0.147     1.107    
    SLICE_X33Y266        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.154    RFSoC_Main_blk_i/DAC_Controller_0/inst/dds_controller_0/GPO_Core_00/gpo_out_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/fifo_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.051ns (routing 0.252ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.282ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.051     1.171    RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/s_axi_aclk
    SLICE_X85Y207        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/fifo_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y207        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.210 r  RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/fifo_output_reg[1]/Q
                         net (fo=1, routed)           0.033     1.243    RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/Q[1]
    SLICE_X85Y207        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.181     1.328    RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/s_axi_aclk
    SLICE_X85Y207        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[1]/C
                         clock pessimism             -0.151     1.177    
    SLICE_X85Y207        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.224    RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/fifo_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.048ns (routing 0.252ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.282ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.048     1.168    RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/s_axi_aclk
    SLICE_X84Y205        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/fifo_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y205        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.207 r  RFSoC_Main_blk_i/DAC_Controller_1/inst/rto_core_0/fifo_output_reg[2]/Q
                         net (fo=1, routed)           0.033     1.240    RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/Q[2]
    SLICE_X84Y205        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.177     1.324    RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/s_axi_aclk
    SLICE_X84Y205        FDRE                                         r  RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[2]/C
                         clock pessimism             -0.150     1.174    
    SLICE_X84Y205        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.221    RFSoC_Main_blk_i/DAC_Controller_1/inst/dds_controller_0/GPO_Core_10/gpo_out_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  RFSoC_Main_blk_i/usp_rf_data_converter_0/inst/RFSoC_Main_blk_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.203ns (20.630%)  route 0.781ns (79.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 11.756 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.423ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.563     2.973    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X24Y68         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.574    11.756    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y68         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.165    11.921    
                         clock uncertainty           -0.130    11.791    
    SLICE_X24Y68         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    11.725    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.203ns (20.949%)  route 0.766ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.423ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.548     2.958    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.567    11.749    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.165    11.914    
                         clock uncertainty           -0.130    11.785    
    SLICE_X25Y68         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    11.719    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.203ns (20.949%)  route 0.766ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.423ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.548     2.958    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.567    11.749    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.165    11.914    
                         clock uncertainty           -0.130    11.785    
    SLICE_X25Y68         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.719    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.203ns (20.949%)  route 0.766ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.423ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.548     2.958    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.567    11.749    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.165    11.914    
                         clock uncertainty           -0.130    11.785    
    SLICE_X25Y68         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.719    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.203ns (20.949%)  route 0.766ns (79.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.423ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.548     2.958    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.567    11.749    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.165    11.914    
                         clock uncertainty           -0.130    11.785    
    SLICE_X25Y68         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.719    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -2.958    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.203ns (20.971%)  route 0.765ns (79.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.423ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.547     2.957    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X25Y68         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.569    11.751    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y68         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.165    11.916    
                         clock uncertainty           -0.130    11.786    
    SLICE_X25Y68         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.720    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.203ns (20.971%)  route 0.765ns (79.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.423ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.547     2.957    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.569    11.751    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.165    11.916    
                         clock uncertainty           -0.130    11.786    
    SLICE_X25Y68         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.720    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.203ns (20.971%)  route 0.765ns (79.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.423ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.547     2.957    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y68         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.569    11.751    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y68         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.165    11.916    
                         clock uncertainty           -0.130    11.786    
    SLICE_X25Y68         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.720    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.229ns (24.080%)  route 0.722ns (75.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.467ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.423ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.772     1.998    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y54         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.077 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.216     2.293    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.443 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.506     2.949    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y50         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.575    11.757    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y50         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.170    11.927    
                         clock uncertainty           -0.130    11.798    
    SLICE_X29Y50         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.732    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.203ns (21.758%)  route 0.730ns (78.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 11.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.467ns, distribution 1.296ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.423ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.763     1.989    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y72         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.068 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.218     2.286    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X28Y72         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.410 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.512     2.922    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y71         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.560    11.742    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y71         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.165    11.907    
                         clock uncertainty           -0.130    11.778    
    SLICE_X26Y71         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.712    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                  8.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.078ns (37.864%)  route 0.128ns (62.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.282ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y54         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.168    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y54         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     1.208 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.096     1.304    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y54         FDCE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.112     1.259    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y54         FDCE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.105     1.154    
    SLICE_X29Y54         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.134    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.282ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y43         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.165    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y43         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.187 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.078     1.265    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y43         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.105     1.252    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y43         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.142     1.110    
    SLICE_X30Y43         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.090    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.978ns (routing 0.252ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.282ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       0.978     1.098    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y43         FDRE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.136 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.165    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X30Y43         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.187 f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.078     1.265    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X30Y43         FDPE                                         f  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  RFSoC_Main_blk_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=13537, routed)       1.105     1.252    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X30Y43         FDPE                                         r  RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.142     1.110    
    SLICE_X30Y43         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.090    RFSoC_Main_blk_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.175    





