// Generated by CIRCT unknown git version
module bp_be_detector_05(	// file.cleaned.mlir:2:3
  input          clk_i,	// file.cleaned.mlir:2:35
                 reset_i,	// file.cleaned.mlir:2:51
  input  [309:0] cfg_bus_i,	// file.cleaned.mlir:2:69
  input  [85:0]  isd_status_i,	// file.cleaned.mlir:2:91
  input  [106:0] calc_status_i,	// file.cleaned.mlir:2:115
  input  [38:0]  expected_npc_i,	// file.cleaned.mlir:2:141
  input          fe_cmd_ready_i,	// file.cleaned.mlir:2:167
                 mmu_cmd_ready_i,	// file.cleaned.mlir:2:192
                 credits_full_i,	// file.cleaned.mlir:2:218
                 credits_empty_i,	// file.cleaned.mlir:2:243
                 debug_mode_i,	// file.cleaned.mlir:2:269
                 single_step_i,	// file.cleaned.mlir:2:292
  output         chk_dispatch_v_o	// file.cleaned.mlir:2:317
);

  wire       N56;	// file.cleaned.mlir:136:12
  wire       N57;	// file.cleaned.mlir:135:12
  wire       _isd_status_i_17;	// file.cleaned.mlir:113:12
  wire       N32;	// file.cleaned.mlir:107:12
  wire       N33;	// file.cleaned.mlir:106:11
  wire       _calc_status_i_25;	// file.cleaned.mlir:100:11
  wire       _calc_status_i_12;	// file.cleaned.mlir:99:11
  wire       _GEN;	// file.cleaned.mlir:96:11
  wire       _GEN_0;	// file.cleaned.mlir:95:11
  wire       _GEN_1;	// file.cleaned.mlir:94:11
  wire       _GEN_2;	// file.cleaned.mlir:93:11
  wire       _GEN_3;	// file.cleaned.mlir:91:11
  wire       N27;	// file.cleaned.mlir:90:11
  wire       _GEN_4;	// file.cleaned.mlir:87:11
  wire       _GEN_5;	// file.cleaned.mlir:86:11
  wire       _GEN_6;	// file.cleaned.mlir:85:11
  wire       _GEN_7;	// file.cleaned.mlir:84:11
  wire       _GEN_8;	// file.cleaned.mlir:83:11
  wire       _isd_status_i_5;	// file.cleaned.mlir:81:11
  wire       _GEN_9;	// file.cleaned.mlir:80:11
  wire       N21;	// file.cleaned.mlir:79:11
  wire       _isd_status_i_12;	// file.cleaned.mlir:76:11
  wire       _GEN_10;	// file.cleaned.mlir:75:11
  wire       _GEN_11;	// file.cleaned.mlir:74:11
  wire       _isd_status_i_6;	// file.cleaned.mlir:73:11
  wire       _GEN_12;	// file.cleaned.mlir:72:11
  wire       N17;	// file.cleaned.mlir:71:11
  wire       _GEN_13;	// file.cleaned.mlir:68:11
  wire       _isd_status_i_13;	// file.cleaned.mlir:67:11
  wire       _GEN_14;	// file.cleaned.mlir:66:11
  wire       _GEN_15;	// file.cleaned.mlir:65:11
  wire       _GEN_16;	// file.cleaned.mlir:64:11
  wire       _GEN_17;	// file.cleaned.mlir:63:11
  wire       _GEN_18;	// file.cleaned.mlir:62:11
  wire       _GEN_19;	// file.cleaned.mlir:61:11
  wire       _GEN_20;	// file.cleaned.mlir:60:11
  wire [2:0] _GEN_21 = {_GEN_16, 2'h0} | ({1'h0, _GEN_18, 1'h0} | {2'h0, _GEN_20}) & 3'h3;	// file.cleaned.mlir:3:14, :5:14, :6:14, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :60:11, :62:11, :64:11
  wire [2:0] _GEN_22 = {_GEN_15, 2'h0} | ({1'h0, _GEN_17, 1'h0} | {2'h0, _GEN_19}) & 3'h3;	// file.cleaned.mlir:3:14, :5:14, :6:14, :13:10, :14:10, :15:10, :16:10, :17:11, :18:11, :61:11, :63:11, :65:11
  wire [2:0] _GEN_23 = {_GEN_2, 2'h0} | ({1'h0, _GEN_4, 1'h0} | {2'h0, _GEN_10}) & 3'h3;	// file.cleaned.mlir:3:14, :5:14, :6:14, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :75:11, :87:11, :93:11
  wire [2:0] _GEN_24 = {_GEN_0, 2'h0} | ({1'h0, _GEN_3, 1'h0} | {2'h0, _GEN_9}) & 3'h3;	// file.cleaned.mlir:3:14, :5:14, :6:14, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :80:11, :91:11, :95:11
  wire       N9 =
    isd_status_i[7] | isd_status_i[8] | isd_status_i[9] | isd_status_i[10]
    | isd_status_i[11];	// file.cleaned.mlir:48:11, :49:11, :50:11, :51:11, :52:11, :53:11
  wire       N13 =
    isd_status_i[0] | isd_status_i[1] | isd_status_i[2] | isd_status_i[3]
    | isd_status_i[4];	// file.cleaned.mlir:54:11, :55:11, :56:11, :57:11, :58:11, :59:11
  assign _GEN_20 = N9 & isd_status_i[11:7] == calc_status_i[4:0];	// file.cleaned.mlir:37:11, :38:11, :39:11, :53:11, :60:11
  assign _GEN_19 = N13 & isd_status_i[4:0] == calc_status_i[4:0];	// file.cleaned.mlir:38:11, :40:11, :41:11, :59:11, :61:11
  assign _GEN_18 = N9 & isd_status_i[11:7] == calc_status_i[17:13];	// file.cleaned.mlir:37:11, :42:11, :43:11, :53:11, :62:11
  assign _GEN_17 = N13 & isd_status_i[4:0] == calc_status_i[17:13];	// file.cleaned.mlir:40:11, :42:11, :44:11, :59:11, :63:11
  assign _GEN_16 = N9 & isd_status_i[11:7] == calc_status_i[30:26];	// file.cleaned.mlir:37:11, :45:11, :46:11, :53:11, :64:11
  assign _GEN_15 = N13 & isd_status_i[4:0] == calc_status_i[30:26];	// file.cleaned.mlir:40:11, :45:11, :47:11, :59:11, :65:11
  assign _GEN_14 = _isd_status_i_13 & _GEN_13 & N17;	// file.cleaned.mlir:66:11, :67:11, :68:11, :71:11
  assign _isd_status_i_13 = isd_status_i[13];	// file.cleaned.mlir:67:11
  assign _GEN_13 = _GEN_21[0];	// file.cleaned.mlir:12:10, :68:11
  assign N17 = calc_status_i[10] | calc_status_i[9];	// file.cleaned.mlir:69:11, :70:11, :71:11
  assign _GEN_12 = _isd_status_i_6 & _GEN_11 & N17;	// file.cleaned.mlir:71:11, :72:11, :73:11, :74:11
  assign _isd_status_i_6 = isd_status_i[6];	// file.cleaned.mlir:73:11
  assign _GEN_11 = _GEN_22[0];	// file.cleaned.mlir:18:11, :74:11
  assign _GEN_10 = _isd_status_i_12 & _GEN_13 & N21;	// file.cleaned.mlir:68:11, :75:11, :76:11, :79:11
  assign _isd_status_i_12 = isd_status_i[12];	// file.cleaned.mlir:76:11
  assign N21 = calc_status_i[8] | calc_status_i[7];	// file.cleaned.mlir:77:11, :78:11, :79:11
  assign _GEN_9 = _isd_status_i_5 & _GEN_11 & N21;	// file.cleaned.mlir:74:11, :79:11, :80:11, :81:11
  assign _isd_status_i_5 = isd_status_i[5];	// file.cleaned.mlir:81:11
  assign _GEN_8 = _isd_status_i_13 & _GEN_7 & calc_status_i[22];	// file.cleaned.mlir:67:11, :82:11, :83:11, :84:11
  assign _GEN_7 = _GEN_21[1];	// file.cleaned.mlir:12:10, :84:11
  assign _GEN_6 = _isd_status_i_6 & _GEN_5 & calc_status_i[22];	// file.cleaned.mlir:73:11, :82:11, :85:11, :86:11
  assign _GEN_5 = _GEN_22[1];	// file.cleaned.mlir:18:11, :86:11
  assign _GEN_4 = _isd_status_i_12 & _GEN_7 & N27;	// file.cleaned.mlir:76:11, :84:11, :87:11, :90:11
  assign N27 = calc_status_i[21] | calc_status_i[20];	// file.cleaned.mlir:88:11, :89:11, :90:11
  assign _GEN_3 = _isd_status_i_5 & _GEN_5 & N27;	// file.cleaned.mlir:81:11, :86:11, :90:11, :91:11
  assign _GEN_2 = _isd_status_i_12 & _GEN_1 & calc_status_i[33];	// file.cleaned.mlir:76:11, :92:11, :93:11, :94:11
  assign _GEN_1 = _GEN_21[2];	// file.cleaned.mlir:12:10, :94:11
  assign _GEN_0 = _isd_status_i_5 & _GEN & calc_status_i[33];	// file.cleaned.mlir:81:11, :92:11, :95:11, :96:11
  assign _GEN = _GEN_22[2];	// file.cleaned.mlir:18:11, :96:11
  wire       instr_in_pipe_v = _calc_status_i_12 | _calc_status_i_25 | calc_status_i[38];	// file.cleaned.mlir:97:11, :98:11, :99:11, :100:11
  assign _calc_status_i_12 = calc_status_i[12];	// file.cleaned.mlir:99:11
  assign _calc_status_i_25 = calc_status_i[25];	// file.cleaned.mlir:100:11
  assign N33 = N32 | calc_status_i[5] | calc_status_i[18] | calc_status_i[31];	// file.cleaned.mlir:101:11, :102:11, :103:11, :106:11, :107:12
  assign N32 = ~credits_empty_i;	// file.cleaned.mlir:107:12
  assign _isd_status_i_17 = isd_status_i[17];	// file.cleaned.mlir:113:12
  assign N57 = ~N56;	// file.cleaned.mlir:135:12, :136:12
  assign N56 =
    isd_status_i[15] & N33 | isd_status_i[14] & credits_full_i | isd_status_i[16]
    & instr_in_pipe_v | single_step_i & instr_in_pipe_v | calc_status_i[6]
    | calc_status_i[19] | calc_status_i[32] | calc_status_i[45] | ~_isd_status_i_17
    & debug_mode_i | _isd_status_i_17 & instr_in_pipe_v
    | (|({_GEN_8, 1'h0} | {1'h0, _GEN_14})) | (|({_GEN_6, 1'h0} | {1'h0, _GEN_12}))
    | _GEN_23[2] | _GEN_23[1] | _GEN_23[0] | _GEN_24[2] | _GEN_24[1] | _GEN_24[0]
    | cfg_bus_i[309] & ~_isd_status_i_17 | ~mmu_cmd_ready_i | ~fe_cmd_ready_i;	// file.cleaned.mlir:3:14, :24:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :66:11, :72:11, :83:11, :85:11, :98:11, :104:11, :105:11, :106:11, :108:12, :109:12, :110:12, :111:12, :112:12, :113:12, :114:12, :115:12, :116:12, :117:12, :118:12, :119:12, :120:12, :121:12, :122:12, :123:12, :124:12, :125:12, :126:12, :127:12, :128:12, :129:12, :130:12, :131:12, :132:12, :136:12
  assign chk_dispatch_v_o = cfg_bus_i[223] | N57;	// file.cleaned.mlir:133:12, :134:12, :135:12, :137:5
endmodule

