INFO: [HLS 200-10] Running '/home/dynamatic/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dynamatic' on host 'dynamatic-VirtualBox' (Linux_x86_64 version 5.4.0-150-generic) on Thu Jul 06 15:24:50 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/dynamatic/histogramIf'
Sourcing Tcl script '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/export.tcl'
INFO: [HLS 200-10] Opening project '/home/dynamatic/histogramIf/proj_loop_imperfect'.
INFO: [HLS 200-10] Opening solution '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=place
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=all
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1537.719 ; gain = 38.016 ; free physical = 12988 ; free virtual = 19942
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 15:25:30 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1503.848 ; gain = 38.016 ; free physical = 12345 ; free virtual = 19299
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Wrote  : </home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	FREQ_HZ=250000000.0 
Wrote  : </home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1730.020 ; gain = 0.113 ; free physical = 11813 ; free virtual = 18795
[Thu Jul  6 15:26:22 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Jul  6 15:26:24 2023] Launched synth_1...
Run output will be captured here: /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Jul  6 15:26:24 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7k160tfbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15583 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1985.223 ; gain = 201.715 ; free physical = 9576 ; free virtual = 16562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-15574-dynamatic-VirtualBox/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-15574-dynamatic-VirtualBox/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2049.941 ; gain = 266.434 ; free physical = 9610 ; free virtual = 16596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2052.910 ; gain = 269.402 ; free physical = 9606 ; free virtual = 16593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2052.910 ; gain = 269.402 ; free physical = 9606 ; free virtual = 16593
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.910 ; gain = 0.000 ; free physical = 9600 ; free virtual = 16586
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Finished Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.758 ; gain = 0.000 ; free physical = 9513 ; free virtual = 16500
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2076.758 ; gain = 0.000 ; free physical = 9513 ; free virtual = 16499
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2076.758 ; gain = 293.250 ; free physical = 9568 ; free virtual = 16586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2076.758 ; gain = 293.250 ; free physical = 9568 ; free virtual = 16586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2076.758 ; gain = 293.250 ; free physical = 9567 ; free virtual = 16586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2076.758 ; gain = 293.250 ; free physical = 9568 ; free virtual = 16587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2076.758 ; gain = 293.250 ; free physical = 9543 ; free virtual = 16565
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2098.758 ; gain = 315.250 ; free physical = 9321 ; free virtual = 16344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2098.758 ; gain = 315.250 ; free physical = 9321 ; free virtual = 16344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 2108.773 ; gain = 325.266 ; free physical = 9320 ; free virtual = 16342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    69|
|2     |  bd_0_i |bd_0   |    69|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 2124.617 ; gain = 341.109 ; free physical = 9231 ; free virtual = 16256
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2124.617 ; gain = 317.262 ; free physical = 9300 ; free virtual = 16325
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:56 . Memory (MB): peak = 2124.625 ; gain = 341.109 ; free physical = 9301 ; free virtual = 16325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2124.625 ; gain = 0.000 ; free physical = 9294 ; free virtual = 16319
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.555 ; gain = 0.000 ; free physical = 9307 ; free virtual = 16332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:09 . Memory (MB): peak = 2132.555 ; gain = 597.988 ; free physical = 9430 ; free virtual = 16455
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.555 ; gain = 0.000 ; free physical = 9430 ; free virtual = 16455
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 15:30:29 2023...
[Thu Jul  6 15:30:33 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:53 ; elapsed = 00:04:09 . Memory (MB): peak = 1730.020 ; gain = 0.000 ; free physical = 10173 ; free virtual = 17194
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.000 ; gain = 0.000 ; free physical = 9994 ; free virtual = 17015
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
Finished Parsing XDC File [/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/loop_imperfect.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.562 ; gain = 0.000 ; free physical = 9880 ; free virtual = 16901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1978.562 ; gain = 248.543 ; free physical = 9880 ; free virtual = 16901
Running report: report_utilization -file ./report/loop_imperfect_utilization_synth.rpt
Contents of report file './report/loop_imperfect_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:30:51 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/loop_imperfect_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160tfbg484-1
| Design State : Synthesized
----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |   86 |     0 |    101400 |  0.08 |
|   LUT as Logic          |   86 |     0 |    101400 |  0.08 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |   69 |     0 |    202800 |  0.03 |
|   Register as Flip Flop |   69 |     0 |    202800 |  0.03 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 68    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     |   68 |                 LUT |
| FDRE     |   68 |        Flop & Latch |
| LUT5     |   23 |                 LUT |
| LUT6     |   15 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT3     |    5 |                 LUT |
| LUT4     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 2487.445 ; gain = 508.883 ; free physical = 9570 ; free virtual = 16591
Contents of report file './report/loop_imperfect_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:31:16 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.767        0.000                      0                   99        0.200        0.000                      0                   99        1.650        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.767        0.000                      0                   99        0.200        0.000                      0                   99        1.650        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.540ns (24.401%)  route 1.673ns (75.599%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 f  bd_0_i/hls_inst/inst/C_address0[3]_INST_0/O
                         net (fo=2, unplaced)         0.532     2.234    bd_0_i/hls_inst/inst/C_address0[3]
                         LUT6 (Prop_lut6_I3_O)        0.053     2.287 f  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_3/O
                         net (fo=4, unplaced)         0.545     2.832    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_3_n_1
                         LUT6 (Prop_lut6_I3_O)        0.053     2.885 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.885    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  1.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.168ns (59.260%)  route 0.115ns (40.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.104     0.387 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=6, unplaced)         0.115     0.503    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
                         LUT3 (Prop_lut3_I2_O)        0.064     0.567 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.567    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
                         FDSE (Hold_fdse_C_D)         0.069     0.367    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            0.700         4.000       3.300                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.350         2.000       1.650                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/loop_imperfect_timing_paths_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:31:17 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.540ns (24.401%)  route 1.673ns (75.599%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 f  bd_0_i/hls_inst/inst/C_address0[3]_INST_0/O
                         net (fo=2, unplaced)         0.532     2.234    bd_0_i/hls_inst/inst/C_address0[3]
                         LUT6 (Prop_lut6_I3_O)        0.053     2.287 f  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_3/O
                         net (fo=4, unplaced)         0.545     2.832    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_3_n_1
                         LUT6 (Prop_lut6_I3_O)        0.053     2.885 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.885    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.540ns (24.401%)  route 1.673ns (75.599%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 r  bd_0_i/hls_inst/inst/C_address0[3]_INST_0/O
                         net (fo=2, unplaced)         0.532     2.234    bd_0_i/hls_inst/inst/C_address0[3]
                         LUT6 (Prop_lut6_I3_O)        0.053     2.287 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_3/O
                         net (fo=4, unplaced)         0.545     2.832    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_3_n_1
                         LUT5 (Prop_lut5_I0_O)        0.053     2.885 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.885    bd_0_i/hls_inst/inst/icmp_ln97_reg_126[0]_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.540ns (24.828%)  route 1.635ns (75.172%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 f  bd_0_i/hls_inst/inst/C_address0[4]_INST_0/O
                         net (fo=2, unplaced)         0.675     2.377    bd_0_i/hls_inst/inst/C_address0[4]
                         LUT5 (Prop_lut5_I0_O)        0.053     2.430 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, unplaced)         0.364     2.794    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
                         LUT6 (Prop_lut6_I2_O)        0.053     2.847 r  bd_0_i/hls_inst/inst/i_reg_130[6]_i_1/O
                         net (fo=1, unplaced)         0.000     2.847    bd_0_i/hls_inst/inst/i_reg_130[6]_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/i_reg_130_reg[6]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.540ns (24.828%)  route 1.635ns (75.172%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 f  bd_0_i/hls_inst/inst/C_address0[4]_INST_0/O
                         net (fo=2, unplaced)         0.675     2.377    bd_0_i/hls_inst/inst/C_address0[4]
                         LUT5 (Prop_lut5_I0_O)        0.053     2.430 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, unplaced)         0.364     2.794    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
                         LUT6 (Prop_lut6_I1_O)        0.053     2.847 r  bd_0_i/hls_inst/inst/i_reg_130[7]_i_1/O
                         net (fo=1, unplaced)         0.000     2.847    bd_0_i/hls_inst/inst/i_fu_97_p2[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/i_reg_130_reg[7]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.540ns (24.828%)  route 1.635ns (75.172%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 f  bd_0_i/hls_inst/inst/C_address0[4]_INST_0/O
                         net (fo=2, unplaced)         0.675     2.377    bd_0_i/hls_inst/inst/C_address0[4]
                         LUT5 (Prop_lut5_I0_O)        0.053     2.430 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, unplaced)         0.364     2.794    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
                         LUT6 (Prop_lut6_I4_O)        0.053     2.847 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_1/O
                         net (fo=1, unplaced)         0.000     2.847    bd_0_i/hls_inst/inst/i_reg_130[8]_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/i_reg_130_reg[8]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.552ns (25.391%)  route 1.622ns (74.609%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.165     1.714 r  bd_0_i/hls_inst/inst/i_reg_130[7]_i_2/O
                         net (fo=2, unplaced)         0.675     2.389    bd_0_i/hls_inst/inst/i_reg_130[7]_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.053     2.442 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=2, unplaced)         0.351     2.793    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2_n_1
                         LUT6 (Prop_lut6_I4_O)        0.053     2.846 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, unplaced)         0.000     2.846    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.540ns (25.175%)  route 1.605ns (74.825%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.153     1.702 f  bd_0_i/hls_inst/inst/C_address0[4]_INST_0/O
                         net (fo=2, unplaced)         0.675     2.377    bd_0_i/hls_inst/inst/C_address0[4]
                         LUT5 (Prop_lut5_I0_O)        0.053     2.430 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, unplaced)         0.334     2.764    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
                         LUT5 (Prop_lut5_I3_O)        0.053     2.817 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_1/O
                         net (fo=1, unplaced)         0.000     2.817    bd_0_i/hls_inst/inst/i_reg_130[9]_i_1_n_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/i_reg_130_reg[9]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.552ns (25.746%)  route 1.592ns (74.254%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, unplaced)        0.596     1.549    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
                         LUT5 (Prop_lut5_I2_O)        0.165     1.714 f  bd_0_i/hls_inst/inst/i_reg_130[7]_i_2/O
                         net (fo=2, unplaced)         0.675     2.389    bd_0_i/hls_inst/inst/i_reg_130[7]_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.053     2.442 f  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=2, unplaced)         0.321     2.763    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.053     2.816 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.816    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)        0.049     4.652    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          4.652    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.434ns (25.957%)  route 1.238ns (74.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=26, unplaced)        0.598     1.551    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_1
                         LUT5 (Prop_lut5_I2_O)        0.153     1.704 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.344    bd_0_i/hls_inst/inst/i_0_reg_80
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.434ns (25.957%)  route 1.238ns (74.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=26, unplaced)        0.598     1.551    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_1
                         LUT5 (Prop_lut5_I2_O)        0.153     1.704 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, unplaced)        0.640     2.344    bd_0_i/hls_inst/inst/i_0_reg_80
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_R)       -0.366     4.237    bd_0_i/hls_inst/inst/i_0_reg_80_reg[1]
  -------------------------------------------------------------------
                         required time                          4.237    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                  1.893    





Running report: report_design_analysis -file ./report/loop_imperfect_design_analysis_synth.rpt
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Implflow 30-839]  
Contents of report file './report/loop_imperfect_design_analysis_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:31:18 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------+
|      Characteristics      |          Path #1         |
+---------------------------+--------------------------+
| Requirement               |                    4.000 |
| Path Delay                |                    2.213 |
| Logic Delay               | 0.540(25%)               |
| Net Delay                 | 1.673(75%)               |
| Clock Skew                |                   -0.034 |
| Slack                     |                    1.767 |
| Clock Relationship        | Safely Timed             |
| Logic Levels              |                        3 |
| Routes                    |                        0 |
| Logical Path              | FDRE LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | ap_clk                   |
| End Point Clock           | ap_clk                   |
| DSP Block                 | None                     |
| BRAM                      | None                     |
| IO Crossings              |                        0 |
| Config Crossings          |                        0 |
| SLR Crossings             |                        0 |
| PBlocks                   |                        0 |
| High Fanout               |                       24 |
| Dont Touch                |                        0 |
| Mark Debug                |                        0 |
| Start Point Pin Primitive | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                   |
| Start Point Pin           | ap_CS_fsm_reg[1]/C       |
| End Point Pin             | ap_CS_fsm_reg[2]/D       |
+---------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+----+
| End Point Clock | Requirement |  0 |  1 | 2 |  3 |
+-----------------+-------------+----+----+---+----+
| ap_clk          | 4.000ns     | 10 | 76 | 2 | 11 |
+-----------------+-------------+----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 99 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device



Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/loop_imperfect_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.08%  | OK     |
#  | FD                                                        | 50%       | 0.03%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 5      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 3 seconds
Contents of report file './report/loop_imperfect_failfast_synth.rpt' is as follows:
# ---------------------------------------------------------------------------------
# Created on Thu Jul 06 15:31:21 CEST 2023 with report_failfast (2019.08.23)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.08%  | OK     |
#  | FD                                                        | 50%       | 0.03%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 5      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.355 ; gain = 0.000 ; free physical = 9491 ; free virtual = 16513
INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Jul  6 15:31:22 2023] Launched impl_1...
Run output will be captured here: /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/runme.log
[Thu Jul  6 15:31:22 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1465.836 ; gain = 0.000 ; free physical = 9293 ; free virtual = 16315
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.746 ; gain = 0.000 ; free physical = 9000 ; free virtual = 16021
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2363.781 ; gain = 0.000 ; free physical = 8300 ; free virtual = 15321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 2363.781 ; gain = 897.945 ; free physical = 8298 ; free virtual = 15319
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dynamatic/opt/xilinx/Vivado/2019.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2386.629 ; gain = 10.973 ; free physical = 8288 ; free virtual = 15309

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fc9ca2b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2386.629 ; gain = 0.000 ; free physical = 8288 ; free virtual = 15309

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fc9ca2b2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fc9ca2b2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1366b7228

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1366b7228

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1366b7228

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8154 ; free virtual = 15175
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1366b7228

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8151 ; free virtual = 15172
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8148 ; free virtual = 15169
Ending Logic Optimization Task | Checksum: 16babce20

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8148 ; free virtual = 15169

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16babce20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16babce20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154
Ending Netlist Obfuscation Task | Checksum: 16babce20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.598 ; gain = 169.879 ; free physical = 8133 ; free virtual = 15154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.598 ; gain = 0.000 ; free physical = 8133 ; free virtual = 15154
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8137 ; free virtual = 15159
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8216b756

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8137 ; free virtual = 15159
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8137 ; free virtual = 15159

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3d78592d

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b8148e4d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8125 ; free virtual = 15147

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b8148e4d

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8125 ; free virtual = 15147
Phase 1 Placer Initialization | Checksum: b8148e4d

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8125 ; free virtual = 15147

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b6217e9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:02 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8124 ; free virtual = 15145

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 7 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18418b96f

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140
Phase 2.2 Global Placement Core | Checksum: 12b396709

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140
Phase 2 Global Placement | Checksum: 12b396709

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4704527

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15140

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14436d9be

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 182d7ec2e

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c5067d62

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8118 ; free virtual = 15139

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23d251966

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 214422299

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15254b54d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135
Phase 3 Detail Placement | Checksum: 15254b54d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2555.605 ; gain = 0.000 ; free physical = 8113 ; free virtual = 15135

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12acdcee4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12acdcee4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8113 ; free virtual = 15134
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.546. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8113 ; free virtual = 15134
Phase 4.1 Post Commit Optimization | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8113 ; free virtual = 15134

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 164325939

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8115 ; free virtual = 15136
Phase 4.4 Final Placement Cleanup | Checksum: 1dd458925

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dd458925

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136
Ending Placer Task | Checksum: 168cc6d1e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8115 ; free virtual = 15136
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.480 ; gain = 12.875 ; free physical = 8126 ; free virtual = 15147
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8126 ; free virtual = 15147
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8095 ; free virtual = 15117
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8058 ; free virtual = 15080
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8027 ; free virtual = 15049
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.480 ; gain = 0.000 ; free physical = 8009 ; free virtual = 15030
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.355 ; gain = 0.000 ; free physical = 8008 ; free virtual = 15031
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: ae829836 ConstDB: 0 ShapeSum: ba49d4e8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hist_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hist_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "C_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "C_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2758.254 ; gain = 171.961 ; free physical = 7702 ; free virtual = 14725
Post Restoration Checksum: NetGraph: 71deb190 NumContArr: 6117f99b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7703 ; free virtual = 14726

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7698 ; free virtual = 14720

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d2f6ab2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7698 ; free virtual = 14720
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 132883e87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7697 ; free virtual = 14719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.658  | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f874e2b6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:49 . Memory (MB): peak = 2782.066 ; gain = 195.773 ; free physical = 7695 ; free virtual = 14717

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 95
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 95
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 23f357c0b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7692 ; free virtual = 14715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
Phase 4 Rip-up And Reroute | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
Phase 5 Delay and Skew Optimization | Checksum: 17b7c32be

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11f66b811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.426  | TNS=0.000  | WHS=0.181  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11f66b811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713
Phase 6 Post Hold Fix | Checksum: 11f66b811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7691 ; free virtual = 14713

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00302912 %
  Global Horizontal Routing Utilization  = 0.00404945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b9568d26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7690 ; free virtual = 14713

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b9568d26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7689 ; free virtual = 14712

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c8409a02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7689 ; free virtual = 14712

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.426  | TNS=0.000  | WHS=0.181  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c8409a02

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2783.070 ; gain = 196.777 ; free physical = 7690 ; free virtual = 14712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2791.008 ; gain = 204.715 ; free physical = 7698 ; free virtual = 14720

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2791.008 ; gain = 210.652 ; free physical = 7697 ; free virtual = 14720
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2791.008 ; gain = 0.000 ; free physical = 7697 ; free virtual = 14720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2791.008 ; gain = 0.000 ; free physical = 7697 ; free virtual = 14721
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Coretcl 2-168] The results of DRC are in file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.953 ; gain = 0.000 ; free physical = 7697 ; free virtual = 14720
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2814.953 ; gain = 0.000 ; free physical = 7695 ; free virtual = 14720
INFO: [Common 17-1381] The checkpoint '/home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_postroute_physopted.rpt -pb bd_0_wrapper_bus_skew_postroute_physopted.pb -rpx bd_0_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 15:33:48 2023...
[Thu Jul  6 15:33:53 2023] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.74 ; elapsed = 00:02:31 . Memory (MB): peak = 2504.355 ; gain = 0.000 ; free physical = 9168 ; free virtual = 16192
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.324 ; gain = 0.000 ; free physical = 9160 ; free virtual = 16184
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2693.879 ; gain = 0.000 ; free physical = 9005 ; free virtual = 16029
Restored from archive | CPU: 0.020000 secs | Memory: 0.171432 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2693.879 ; gain = 0.000 ; free physical = 9005 ; free virtual = 16029
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.879 ; gain = 0.000 ; free physical = 9006 ; free virtual = 16029
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:06 . Memory (MB): peak = 2693.879 ; gain = 189.523 ; free physical = 9006 ; free virtual = 16029
Running report: report_route_status -file ./report/loop_imperfect_status_routed.rpt
Contents of report file './report/loop_imperfect_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :         369 :
       # of nets not needing routing.......... :         272 :
           # of internally routed nets........ :         145 :
           # of implicitly routed ports....... :         127 :
       # of routable nets..................... :          97 :
           # of fully routed nets............. :          97 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/loop_imperfect_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:33:59 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.667ns (26.245%)  route 1.874ns (73.755%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.432     3.160    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X15Y134        LUT5 (Prop_lut5_I3_O)        0.053     3.213 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_1/O
                         net (fo=1, routed)           0.000     3.213    bd_0_i/hls_inst/inst/i_reg_130[9]_i_1_n_1
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[9]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.667ns (26.153%)  route 1.883ns (73.847%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.441     3.169    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X14Y134        LUT6 (Prop_lut6_I2_O)        0.053     3.222 r  bd_0_i/hls_inst/inst/i_reg_130[6]_i_1/O
                         net (fo=1, routed)           0.000     3.222    bd_0_i/hls_inst/inst/i_reg_130[6]_i_1_n_1
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)        0.071     4.674    bd_0_i/hls_inst/inst/i_reg_130_reg[6]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -3.222    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.667ns (27.151%)  route 1.790ns (72.849%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.347     3.076    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X17Y133        LUT6 (Prop_lut6_I1_O)        0.053     3.129 r  bd_0_i/hls_inst/inst/i_reg_130[7]_i_1/O
                         net (fo=1, routed)           0.000     3.129    bd_0_i/hls_inst/inst/i_fu_97_p2[7]
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[7]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.667ns (27.174%)  route 1.788ns (72.826%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.345     3.074    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X17Y133        LUT6 (Prop_lut6_I4_O)        0.053     3.127 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_1/O
                         net (fo=1, routed)           0.000     3.127    bd_0_i/hls_inst/inst/i_reg_130[8]_i_1_n_1
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[8]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[2]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[4]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.439ns (21.531%)  route 1.600ns (78.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.666     1.620    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y135        LUT5 (Prop_lut5_I3_O)        0.157     1.777 r  bd_0_i/hls_inst/inst/i_0_reg_80[9]_i_1/O
                         net (fo=10, routed)          0.934     2.711    bd_0_i/hls_inst/inst/i_0_reg_80
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y134        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_80_reg[7]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.676ns (28.136%)  route 1.727ns (71.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.664     1.618    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X17Y135        LUT5 (Prop_lut5_I2_O)        0.172     1.790 f  bd_0_i/hls_inst/inst/i_reg_130[9]_i_2/O
                         net (fo=2, routed)           0.673     2.463    bd_0_i/hls_inst/inst/i_reg_130[9]_i_2_n_1
    SLICE_X17Y134        LUT6 (Prop_lut6_I3_O)        0.169     2.632 f  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2/O
                         net (fo=2, routed)           0.389     3.022    bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_2_n_1
    SLICE_X16Y133        LUT6 (Prop_lut6_I1_O)        0.053     3.075 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     3.075    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y133        FDRE (Setup_fdre_C_D)        0.072     4.675    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.467ns (19.786%)  route 1.893ns (80.214%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/Q
                         net (fo=22, routed)          0.637     1.617    bd_0_i/hls_inst/inst/icmp_ln97_reg_126
    SLICE_X18Y133        LUT3 (Prop_lut3_I0_O)        0.053     1.670 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_2/O
                         net (fo=12, routed)          0.819     2.490    bd_0_i/hls_inst/inst/i_reg_130[8]_i_2_n_1
    SLICE_X15Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_2/O
                         net (fo=2, routed)           0.437     2.979    bd_0_i/hls_inst/inst/i_reg_130[4]_i_2_n_1
    SLICE_X19Y134        LUT6 (Prop_lut6_I2_O)        0.053     3.032 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_1/O
                         net (fo=1, routed)           0.000     3.032    bd_0_i/hls_inst/inst/i_fu_97_p2[4]
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[4]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.467ns (20.102%)  route 1.856ns (79.898%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y134        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/icmp_ln97_reg_126_reg[0]/Q
                         net (fo=22, routed)          0.637     1.617    bd_0_i/hls_inst/inst/icmp_ln97_reg_126
    SLICE_X18Y133        LUT3 (Prop_lut3_I0_O)        0.053     1.670 r  bd_0_i/hls_inst/inst/i_reg_130[8]_i_2/O
                         net (fo=12, routed)          0.819     2.490    bd_0_i/hls_inst/inst/i_reg_130[8]_i_2_n_1
    SLICE_X15Y134        LUT6 (Prop_lut6_I1_O)        0.053     2.543 r  bd_0_i/hls_inst/inst/i_reg_130[4]_i_2/O
                         net (fo=2, routed)           0.400     2.942    bd_0_i/hls_inst/inst/i_reg_130[4]_i_2_n_1
    SLICE_X17Y133        LUT5 (Prop_lut5_I0_O)        0.053     2.995 r  bd_0_i/hls_inst/inst/i_reg_130[3]_i_1/O
                         net (fo=1, routed)           0.000     2.995    bd_0_i/hls_inst/inst/i_fu_97_p2[3]
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y133        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X17Y133        FDRE (Setup_fdre_C_D)        0.034     4.637    bd_0_i/hls_inst/inst/i_reg_130_reg[3]
  -------------------------------------------------------------------
                         required time                          4.637    
                         arrival time                          -2.995    
  -------------------------------------------------------------------
                         slack                                  1.642    





Running report: report_utilization -file ./report/loop_imperfect_utilization_routed.rpt
Contents of report file './report/loop_imperfect_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:34:00 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/loop_imperfect_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160tfbg484-1
| Design State : Physopt postRoute
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |   85 |     0 |    101400 |  0.08 |
|   LUT as Logic          |   85 |     0 |    101400 |  0.08 |
|   LUT as Memory         |    0 |     0 |     35000 |  0.00 |
| Slice Registers         |   69 |     0 |    202800 |  0.03 |
|   Register as Flip Flop |   69 |     0 |    202800 |  0.03 |
|   Register as Latch     |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                |    0 |     0 |     25350 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 68    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |   31 |     0 |     25350 |  0.12 |
|   SLICEL                                   |   17 |     0 |           |       |
|   SLICEM                                   |   14 |     0 |           |       |
| LUT as Logic                               |   85 |     0 |    101400 |  0.08 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |   58 |       |           |       |
|   using O5 and O6                          |   27 |       |           |       |
| LUT as Memory                              |    0 |     0 |     35000 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |   69 |     0 |    202800 |  0.03 |
|   Register driven from within the Slice    |   16 |       |           |       |
|   Register driven from outside the Slice   |   53 |       |           |       |
|     LUT in front of the register is unused |   34 |       |           |       |
|     LUT in front of the register is used   |   19 |       |           |       |
| Unique Control Sets                        |    5 |       |     25350 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT2     |   68 |                 LUT |
| FDRE     |   68 |        Flop & Latch |
| LUT5     |   23 |                 LUT |
| LUT6     |   15 |                 LUT |
| CARRY4   |   12 |          CarryLogic |
| LUT3     |    5 |                 LUT |
| LUT4     |    1 |                 LUT |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
Contents of report file './report/loop_imperfect_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:34:01 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/loop_imperfect_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.425        0.000                      0                   99        0.181        0.000                      0                   99        1.600        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.425        0.000                      0                   99        0.181        0.000                      0                   99        1.600        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.667ns (26.245%)  route 1.874ns (73.755%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y133        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=24, routed)          0.790     1.744    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage0
    SLICE_X16Y134        LUT5 (Prop_lut5_I2_O)        0.168     1.912 f  bd_0_i/hls_inst/inst/C_address0[0]_INST_0/O
                         net (fo=4, routed)           0.652     2.564    bd_0_i/hls_inst/inst/C_address0[0]
    SLICE_X18Y134        LUT5 (Prop_lut5_I2_O)        0.164     2.728 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_5/O
                         net (fo=4, routed)           0.432     3.160    bd_0_i/hls_inst/inst/i_reg_130[9]_i_5_n_1
    SLICE_X15Y134        LUT5 (Prop_lut5_I3_O)        0.053     3.213 r  bd_0_i/hls_inst/inst/i_reg_130[9]_i_1/O
                         net (fo=1, routed)           0.000     3.213    bd_0_i/hls_inst/inst/i_reg_130[9]_i_1_n_1
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/i_reg_130_reg[9]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.213    
  -------------------------------------------------------------------
                         slack                                  1.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_130_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.819%)  route 0.129ns (50.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_80_reg[0]/Q
                         net (fo=5, routed)           0.129     0.512    bd_0_i/hls_inst/inst/i_0_reg_80_reg_n_1_[0]
    SLICE_X15Y134        LUT6 (Prop_lut6_I2_O)        0.028     0.540 r  bd_0_i/hls_inst/inst/i_reg_130[2]_i_1/O
                         net (fo=1, routed)           0.000     0.540    bd_0_i/hls_inst/inst/i_fu_97_p2[2]
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y134        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_130_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y134        FDRE (Hold_fdre_C_D)         0.061     0.359    bd_0_i/hls_inst/inst/i_reg_130_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X16Y133  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C




Running report: report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Contents of report file './report/loop_imperfect_design_analysis_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul  6 15:34:01 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file ./report/loop_imperfect_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Physopt postRoute
-------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------+
|      Characteristics      |          Path #1         |
+---------------------------+--------------------------+
| Requirement               |                    4.000 |
| Path Delay                |                    2.541 |
| Logic Delay               | 0.667(27%)               |
| Net Delay                 | 1.874(73%)               |
| Clock Skew                |                   -0.034 |
| Slack                     |                    1.425 |
| Clock Relationship        | Safely Timed             |
| Logic Levels              |                        3 |
| Routes                    |                        0 |
| Logical Path              | FDRE LUT5 LUT5 LUT5 FDRE |
| Start Point Clock         | ap_clk                   |
| End Point Clock           | ap_clk                   |
| DSP Block                 | None                     |
| BRAM                      | None                     |
| IO Crossings              |                        0 |
| Config Crossings          |                        0 |
| SLR Crossings             |                        0 |
| PBlocks                   |                        0 |
| High Fanout               |                       24 |
| Dont Touch                |                        0 |
| Mark Debug                |                        0 |
| Start Point Pin Primitive | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                   |
| Start Point Pin           | ap_CS_fsm_reg[1]/C       |
| End Point Pin             | i_reg_130_reg[9]/D       |
+---------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+---+----+
| End Point Clock | Requirement |  0 |  1 | 2 |  3 |
+-----------------+-------------+----+----+---+----+
| ap_clk          | 4.000ns     | 10 | 76 | 2 | 11 |
+-----------------+-------------+----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 99 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device



Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/loop_imperfect_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.08%  | OK     |
#  | FD                                                        | 50%       | 0.03%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 5      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/verilog/report/loop_imperfect_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
Contents of report file './report/loop_imperfect_failfast_routed.rpt' is as follows:
# ---------------------------------------------------------------------------------
# Created on Thu Jul 06 15:34:04 CEST 2023 with report_failfast (2019.08.23)
# ---------------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7k160tfbg484-1                                                                        |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.08%  | OK     |
#  | FD                                                        | 50%       | 0.03%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP48                                                     | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP48+RAMB+URAM (Avg)                                     | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | Control Sets                                              | 1901      | 5      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+


HLS: impl run complete: worst setup slack (WNS)=1.424634, worst hold slack (WHS)=0.181023, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  25350 101400 202800 600 650 0 0
HLS EXTRACTION: impl area_current: 31 85 69 0 0 0 0 0 0 0
HLS EXTRACTION: generated /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.xml


Implementation tool: Xilinx Vivado v.2019.2
Project:             proj_loop_imperfect
Solution:            solution1
Device target:       xc7k160t-fbg484-1
Report date:         Thu Jul 06 15:34:04 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:           31
LUT:             85
FF:              69
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    2.233
CP achieved post-implementation:    2.575
Timing met

HLS EXTRACTION: generated /home/dynamatic/histogramIf/proj_loop_imperfect/solution1/impl/report/verilog/loop_imperfect_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Jul  6 15:34:04 2023...
