// Seed: 37100027
`define pp_0 0
`timescale 1 ps / 1ps
`define pp_1 0
`define pp_2 0
module module_0;
  type_7(
      1'b0, id_0, 1 + 1
  );
  always @(posedge id_0) if (id_0) id_0 = id_0;
  type_8 id_1 (
      .id_0(id_2),
      .id_1(id_3),
      .id_2(id_2),
      .id_3(id_3),
      .id_4(1),
      .id_5(),
      .id_6(1),
      .id_7(1),
      .id_8(1)
  );
  reg id_4;
  assign id_0 = 1;
  logic id_6;
  always #0 begin
    if (1) id_4 <= id_2;
  end
endmodule
