module sipo_shiftregister_d26(
    input clk, rst, din,
    output reg [3:0]q
    );
    
    always @(posedge clk) begin
        if(rst)
            q <= 4'b0000;
        else
            q <= {q[2:0], din};
    end
endmodule
