{"vcs1":{"timestamp_begin":1728215414.445772409, "rt":9.87, "ut":8.34, "st":0.56}}
{"vcselab":{"timestamp_begin":1728215424.400364255, "rt":1.14, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1728215425.608345933, "rt":0.43, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728215413.882143898}
{"VCS_COMP_START_TIME": 1728215413.882143898}
{"VCS_COMP_END_TIME": 1728215442.050326884}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368472}}
{"stitch_vcselab": {"peak_mem": 239828}}
