[2025-09-15 16:14:17] START suite=spec trace=429.mcf-184B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/429.mcf-184B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5109213 heartbeat IPC: 1.957 cumulative IPC: 1.957 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 8362346 heartbeat IPC: 3.074 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 56 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 8362346 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 56 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 8362346 cumulative IPC: 2.392 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 88527778 heartbeat IPC: 0.1247 cumulative IPC: 0.1247 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 171852997 heartbeat IPC: 0.12 cumulative IPC: 0.1223 (Simulation time: 00 hr 16 min 01 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 254545332 heartbeat IPC: 0.1209 cumulative IPC: 0.1219 (Simulation time: 00 hr 23 min 23 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 332389418 heartbeat IPC: 0.1285 cumulative IPC: 0.1234 (Simulation time: 00 hr 30 min 00 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 416014374 heartbeat IPC: 0.1196 cumulative IPC: 0.1227 (Simulation time: 00 hr 37 min 48 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 496469279 heartbeat IPC: 0.1243 cumulative IPC: 0.1229 (Simulation time: 00 hr 44 min 17 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 568229001 heartbeat IPC: 0.1394 cumulative IPC: 0.125 (Simulation time: 00 hr 51 min 13 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 642753197 heartbeat IPC: 0.1342 cumulative IPC: 0.1261 (Simulation time: 00 hr 57 min 41 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 714647363 heartbeat IPC: 0.1391 cumulative IPC: 0.1274 (Simulation time: 01 hr 04 min 47 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 778155232 cumulative IPC: 0.1285 (Simulation time: 01 hr 11 min 59 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 778155232 cumulative IPC: 0.1285 (Simulation time: 01 hr 11 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/429.mcf-184B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1285 instructions: 100000001 cycles: 778155232
CPU 0 Branch Prediction Accuracy: 88.06% MPKI: 28.7 Average ROB Occupancy at Mispredict: 47.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.5076
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.19
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2383459
LQ_STALL: 107740
SQ_STALL: 3985


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 175.73457
REPLAY_LOAD: 69.03778
NON_REPLAY_LOAD: 20.799046

== Total ==
ADDR_TRANS: 646176
REPLAY_LOAD: 296034
NON_REPLAY_LOAD: 1441249

== Counts ==
ADDR_TRANS: 3677
REPLAY_LOAD: 4288
NON_REPLAY_LOAD: 69294

cpu0->cpu0_STLB TOTAL        ACCESS:   11323010 HIT:   10562810 MISS:     760200 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   11323010 HIT:   10562810 MISS:     760200 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 304.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15613356 HIT:    4846337 MISS:   10767019 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   12624298 HIT:    3434849 MISS:    9189449 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     123439 HIT:      41783 MISS:      81656 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1209742 HIT:    1209693 MISS:         49 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1655877 HIT:     160012 MISS:    1495865 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 110.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1473293 HIT:    1473293 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1473293 HIT:    1473293 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29706787 HIT:   11885714 MISS:   17821073 MSHR_MERGE:    3417436
cpu0->cpu0_L1D LOAD         ACCESS:   25431608 HIT:    9434684 MISS:   15996924 MSHR_MERGE:    3372603
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2473883 HIT:    2339626 MISS:     134257 MSHR_MERGE:      10818
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1801296 HIT:     111404 MISS:    1689892 MSHR_MERGE:      34015
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 95.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1183396 HIT:    1183396 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1183396 HIT:    1183396 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27721713 HIT:   12983410 MISS:   14738303 MSHR_MERGE:    3415293
cpu0->cpu0_DTLB LOAD         ACCESS:   27721713 HIT:   12983410 MISS:   14738303 MSHR_MERGE:    3415293
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 25.51 cycles
cpu0->LLC TOTAL        ACCESS:   11673140 HIT:    3396116 MISS:    8277024 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    9189449 HIT:    2171832 MISS:    7017617 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      81656 HIT:      18495 MISS:      63161 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     906170 HIT:     899844 MISS:       6326 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1495865 HIT:     305945 MISS:    1189920 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4429
  ROW_BUFFER_MISS:    8266185
  AVG DBUS CONGESTED CYCLE: 3.792
Channel 0 WQ ROW_BUFFER_HIT:     190166
  ROW_BUFFER_MISS:     650263
  FULL:          0
Channel 0 REFRESHES ISSUED:      64847
[2025-09-15 17:26:17] END   suite=spec trace=429.mcf-184B (rc=0)
