// Seed: 3038715794
module module_0 (
    input  tri1 id_0
    , id_7,
    output tri1 id_1,
    input  tri0 id_2,
    input  wand id_3,
    output tri0 id_4,
    output wand id_5
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd35,
    parameter id_2 = 32'd22,
    parameter id_5 = 32'd40
) (
    input tri1 id_0,
    output wor _id_1,
    input supply1 _id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand _id_5,
    input tri id_6,
    output wand id_7,
    output wand id_8,
    output uwire id_9,
    output wand id_10,
    input supply0 id_11,
    output supply1 id_12
);
  logic [id_1 : id_5] id_14;
  ;
  wire [id_2 : 1] id_15;
  assign id_10 = id_2;
  assign id_14 = id_5;
  module_0 modCall_1 (
      id_11,
      id_12,
      id_3,
      id_6,
      id_10,
      id_4
  );
endmodule
