void\r\nF_1 ( unsigned char V_1 , int V_2 )\r\n{\r\nif ( V_3 == 4 )\r\n{\r\nF_2 ( V_1 | ( V_1 << 8 ) , ( V_2 + V_4 ) - 1 ) ;\r\nF_3 ( ( 0x80 ) , 0 ) ;\r\n} else\r\nF_4 ( V_1 , V_2 ) ;\r\n}\r\nstatic int\r\nF_5 ( int V_5 , int V_6 , int div , int V_7 ,\r\nint V_8 )\r\n{\r\nint V_9 = V_6 * div / 100 ;\r\nint V_10 = V_5 * div / 100 ;\r\nif ( V_7 & 0x10 )\r\n{\r\nV_9 |= V_8 ;\r\nV_10 |= V_8 ;\r\n}\r\nif ( V_7 == 0x03 || V_7 == 0x04 )\r\n{\r\nF_1 ( 0x80 | V_7 , 0x078B ) ;\r\nF_1 ( V_9 , 0x078B ) ;\r\nV_5 = V_6 ;\r\n} else\r\n{\r\nF_1 ( 0x80 | 0x20 | V_7 , 0x078B ) ;\r\nF_1 ( V_9 , 0x078B ) ;\r\nF_1 ( 0x80 | 0x40 | V_7 , 0x078B ) ;\r\nF_1 ( V_10 , 0x078B ) ;\r\n}\r\nreturn ( V_6 | ( V_5 << 8 ) ) ;\r\n}\r\nstatic void\r\nF_6 ( int V_11 )\r\n{\r\nF_1 ( 0x80 | 0x05 , 0x078B ) ;\r\nF_1 ( V_11 , 0x078B ) ;\r\nV_12 = V_11 ;\r\n}\r\nstatic int\r\nF_7 ( int V_13 , unsigned int V_14 )\r\n{\r\nint V_9 , V_10 , V_15 , V_16 , V_17 , V_8 = 0 ;\r\nF_8 ( F_9 ( L_1 , V_13 , V_14 ) ) ;\r\nV_9 = V_14 & 0x7f ;\r\nV_10 = ( V_14 & 0x7f00 ) >> 8 ;\r\nif ( V_13 < V_18 ) {\r\nif ( ( 1 << V_13 ) & V_19 )\r\nV_8 = 0x20 ;\r\nelse\r\nV_8 = 0x00 ;\r\n}\r\nswitch ( V_13 )\r\n{\r\ncase V_20 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 63 , 0x01 , 0 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 12 , 0x03 , 0 ) ;\r\nbreak;\r\ncase V_23 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 12 , 0x04 , 0 ) ;\r\nbreak;\r\ncase V_24 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x00 , V_8 ) ;\r\nbreak;\r\ncase V_25 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x05 , V_8 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x07 , V_8 ) ;\r\nbreak;\r\ncase V_27 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x06 , V_8 ) ;\r\nbreak;\r\ncase V_28 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x02 , V_8 ) ;\r\nbreak;\r\ncase V_29 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x03 , V_8 ) ;\r\nbreak;\r\ncase V_30 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x04 , V_8 ) ;\r\nbreak;\r\ncase V_31 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 31 , 0x10 | 0x01 ,\r\n0x00 ) ;\r\nbreak;\r\ncase V_32 :\r\nV_21 [ V_13 ] = F_5 ( V_10 , V_9 , 15 , 0x02 , 0 ) ;\r\nbreak;\r\ncase V_33 :\r\nV_15 = V_14 & V_34 ;\r\nV_16 = V_15 ^ V_19 ;\r\nV_19 = V_15 ;\r\nfor ( V_17 = 0 ; V_17 < V_18 ; V_17 ++ )\r\nif ( V_16 & ( 1 << V_17 ) )\r\n{\r\nF_7 ( V_17 , V_21 [ V_17 ] ) ;\r\n}\r\nreturn V_19 ;\r\nbreak;\r\ndefault:\r\nreturn - V_35 ;\r\n}\r\nreturn ( V_21 [ V_13 ] ) ;\r\n}\r\nstatic void\r\nF_10 ( void )\r\n{\r\nint V_36 ;\r\nF_8 ( F_9 ( L_2 ) ) ;\r\nfor ( V_36 = 0 ; V_36 < V_18 ; V_36 ++ )\r\nF_7 ( V_36 , V_21 [ V_36 ] ) ;\r\nF_6 ( 0x04 | 0x01 ) ;\r\n}\r\nstatic int F_11 ( int V_37 , unsigned int V_38 , void T_1 * V_39 )\r\n{\r\nint V_14 , V_40 ;\r\nint T_1 * V_41 = ( int T_1 * ) V_39 ;\r\nF_8 ( F_9 ( L_3 , V_38 , V_39 ) ) ;\r\nif ( V_38 == V_42 ) {\r\nif ( F_12 ( V_14 , V_41 ) )\r\nreturn - V_43 ;\r\nif ( V_14 == - 1 )\r\nV_14 = ( V_12 & 0x04 ) ;\r\nelse {\r\nV_12 &= ~ 0x04 ;\r\nif ( V_14 )\r\nV_12 |= 0x04 ;\r\nF_6 ( V_12 ) ;\r\n}\r\nV_14 = ! ! V_14 ;\r\nreturn F_13 ( V_14 , V_41 ) ;\r\n}\r\nif ( V_38 == V_44 ) {\r\nif ( F_12 ( V_14 , V_41 ) )\r\nreturn - V_43 ;\r\nif ( V_14 == - 1 ) {\r\nif ( ! ( V_12 & 0x03 ) )\r\nV_14 = 0 ;\r\nelse\r\nV_14 = ( ( V_12 & 0x03 ) + 1 ) * 20 ;\r\n} else {\r\nint V_17 = 0 ;\r\nV_14 &= 0x7f ;\r\nif ( V_14 )\r\nV_17 = ( V_14 / 20 ) - 1 ;\r\nV_12 &= ~ 0x03 ;\r\nV_12 |= V_17 & 0x03 ;\r\nF_6 ( V_12 ) ;\r\nif ( V_17 )\r\nV_17 = ( V_17 + 1 ) * 20 ;\r\nV_14 = V_17 ;\r\n}\r\nreturn F_13 ( V_14 , V_41 ) ;\r\n}\r\nif ( V_38 == V_45 ) {\r\nif ( F_12 ( V_14 , V_41 ) )\r\nreturn - V_43 ;\r\nif ( V_14 == - 1 )\r\nV_14 = ! ( F_14 ( 0x0B8A ) & 0x20 ) ;\r\nelse {\r\nif ( V_14 )\r\nF_4 ( F_14 ( 0x0B8A ) & ( ~ 0x20 ) , 0x0B8A ) ;\r\nelse\r\nF_4 ( F_14 ( 0x0B8A ) | 0x20 , 0x0B8A ) ;\r\nV_14 = ! ( F_14 ( 0x0B8A ) & 0x20 ) ;\r\n}\r\nreturn F_13 ( V_14 , V_41 ) ;\r\n}\r\nif ( ( ( V_38 >> 8 ) & 0xff ) == 'M' ) {\r\nif ( F_12 ( V_40 , V_41 ) )\r\nreturn - V_43 ;\r\nif ( F_15 ( V_38 ) & V_46 ) {\r\nV_40 = F_7 ( V_38 & 0xff , V_40 ) ;\r\n} else {\r\nswitch ( V_38 & 0xff ) {\r\ncase V_33 :\r\nV_40 = V_19 ;\r\nbreak;\r\ncase V_47 :\r\nV_40 = V_48 & ~ ( V_49 | V_50 ) ;\r\nbreak;\r\ncase V_51 :\r\nV_40 = V_48 ;\r\nbreak;\r\ncase V_52 :\r\nV_40 = V_34 & V_48 ;\r\nbreak;\r\ncase V_53 :\r\nV_40 = 0 ;\r\nbreak;\r\ndefault:\r\nV_40 = V_21 [ V_38 & 0xff ] ;\r\nbreak;\r\n}\r\n}\r\nreturn F_13 ( V_40 , V_41 ) ;\r\n}\r\nreturn - V_35 ;\r\n}\r\nint T_2\r\nF_16 ( void )\r\n{\r\nint V_54 ;\r\nV_21 = F_17 ( L_4 , V_55 , 1 ) ;\r\nF_10 () ;\r\nif ( ( V_54 = F_18 () ) != - 1 )\r\n{\r\nV_56 [ V_57 ] -> V_58 = V_54 ;\r\nV_59 [ V_54 ] = & V_60 ;\r\n}\r\nreturn 1 ;\r\n}
