{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551669471522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551669471523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 11:17:51 2019 " "Processing started: Mon Mar 04 11:17:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551669471523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551669471523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dht11 -c dht11 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dht11 -c dht11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551669471523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_8_1200mv_85c_slow.vo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_8_1200mv_85c_slow.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669471970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_8_1200mv_0c_slow.vo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_8_1200mv_0c_slow.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_min_1200mv_0c_fast.vo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_min_1200mv_0c_fast.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472185 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11.vo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11.vo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_8_1200mv_85c_v_slow.sdo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_8_1200mv_85c_v_slow.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_8_1200mv_0c_v_slow.sdo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_8_1200mv_0c_v_slow.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472449 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_min_1200mv_0c_v_fast.sdo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_min_1200mv_0c_v_fast.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dht11_v.sdo D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/ simulation " "Generated file dht11_v.sdo in folder \"D:/Data/git/Graduation project/Client/FPGA/DHT11_LZ/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1551669472610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551669472651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 11:17:52 2019 " "Processing ended: Mon Mar 04 11:17:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551669472651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551669472651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551669472651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551669472651 ""}
