// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize (
        reverse_in_stream_vector_dout,
        reverse_in_stream_vector_empty_n,
        reverse_in_stream_vector_read,
        data_s1_stream_vector_din,
        data_s1_stream_vector_full_n,
        data_s1_stream_vector_write,
        ap_clk,
        ap_rst,
        data_s1_stream_vector_dout,
        data_s1_stream_vector_empty_n,
        data_s1_stream_vector_read,
        data_s1_stream_vector_num_data_valid,
        data_s1_stream_vector_fifo_cap,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [255:0] reverse_in_stream_vector_dout;
input   reverse_in_stream_vector_empty_n;
output   reverse_in_stream_vector_read;
output  [255:0] data_s1_stream_vector_din;
input   data_s1_stream_vector_full_n;
output   data_s1_stream_vector_write;
input   ap_clk;
input   ap_rst;
input  [255:0] data_s1_stream_vector_dout;
input   data_s1_stream_vector_empty_n;
output   data_s1_stream_vector_read;
input  [31:0] data_s1_stream_vector_num_data_valid;
input  [31:0] data_s1_stream_vector_fifo_cap;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_start;
wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_done;
wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_continue;
wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_idle;
wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_ready;
wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_reverse_in_stream_vector_read;
wire   [255:0] FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_din;
wire    FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_write;

FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_start),
    .ap_done(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_done),
    .ap_continue(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_continue),
    .ap_idle(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_idle),
    .ap_ready(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_ready),
    .reverse_in_stream_vector_dout(reverse_in_stream_vector_dout),
    .reverse_in_stream_vector_empty_n(reverse_in_stream_vector_empty_n),
    .reverse_in_stream_vector_read(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_reverse_in_stream_vector_read),
    .reverse_in_stream_vector_num_data_valid(3'd0),
    .reverse_in_stream_vector_fifo_cap(3'd0),
    .data_s1_stream_vector_din(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_din),
    .data_s1_stream_vector_full_n(data_s1_stream_vector_full_n),
    .data_s1_stream_vector_write(FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_write),
    .data_s1_stream_vector_num_data_valid(data_s1_stream_vector_num_data_valid),
    .data_s1_stream_vector_fifo_cap(data_s1_stream_vector_fifo_cap)
);

assign FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_continue = ap_continue;

assign FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_start = ap_start;

assign ap_done = FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_done;

assign ap_idle = FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_idle;

assign ap_ready = FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_ap_ready;

assign data_s1_stream_vector_din = FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_din;

assign data_s1_stream_vector_read = 1'b0;

assign data_s1_stream_vector_write = FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_data_s1_stream_vector_write;

assign reverse_in_stream_vector_read = FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0_reverse_in_stream_vector_read;

endmodule //FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize
