;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 512, <510
	ADD 260, -48
	ADD 211, 60
	SUB 270, 0
	SUB 211, <39
	MOV @-127, 100
	MOV 512, @510
	DJN -207, @-120
	MOV @1, @-2
	CMP #72, @200
	MOV @1, @-2
	JMZ -1, @-20
	ADD 711, 60
	MOV 711, 560
	SUB 711, 60
	SUB 711, 60
	SUB 711, 60
	SUB 711, 60
	MOV @1, @2
	CMP @1, @2
	SUB <0, @77
	SUB <-121, 103
	MOV -7, <-20
	SPL @-72, #-206
	CMP -21, @3
	MOV 512, @510
	SUB @121, 103
	SUB 211, <39
	SPL 0, <2
	JMP @-121, 103
	ADD @191, @107
	JMP 211, @781
	SUB @127, 106
	DJN -1, @-770
	DJN -207, @-120
	SPL 0, <402
	SPL 0, <402
	SUB @121, 103
	ADD 260, -48
	DJN -1, @-770
	SUB 0, @2
	SPL <121, 103
	SUB @-127, 100
	SPL @300, 90
	SUB @-127, 100
