{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744903919349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744903919350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 11:31:59 2025 " "Processing started: Thu Apr 17 11:31:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744903919350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744903919350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_decoder -c viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744903919350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744903919593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744903919593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file viterbi_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer " "Found entity 1: quantizer" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744903923143 ""} { "Info" "ISGN_ENTITY_NAME" "2 bmc " "Found entity 2: bmc" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744903923143 ""} { "Info" "ISGN_ENTITY_NAME" "3 acs " "Found entity 3: acs" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744903923143 ""} { "Info" "ISGN_ENTITY_NAME" "4 viterbi_decoder " "Found entity 4: viterbi_decoder" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744903923143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744903923143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "viterbi_decoder " "Elaborating entity \"viterbi_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744903923170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 viterbi_decoder.sv(135) " "Verilog HDL assignment warning at viterbi_decoder.sv(135): truncated value with size 32 to match size of target (8)" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744903923179 "|viterbi_decoder"}
{ "Error" "EVRFX_VERI_2069_UNCONVERTED" "pred viterbi_decoder.sv(143) " "Verilog HDL error at viterbi_decoder.sv(143): expression in variable declaration assignment to pred must be constant" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 143 0 0 } }  } 0 10748 "Verilog HDL error at %2!s!: expression in variable declaration assignment to %1!s! must be constant" 0 0 "Analysis & Synthesis" 0 -1 1744903923180 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t viterbi_decoder.sv(131) " "Verilog HDL Always Construct warning at viterbi_decoder.sv(131): inferring latch(es) for variable \"t\", which holds its previous value in one or more paths through the always construct" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744903923180 "|viterbi_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done viterbi_decoder.sv(131) " "Verilog HDL Always Construct warning at viterbi_decoder.sv(131): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "viterbi_decoder.sv" "" { Text "D:/RPI/S2025/ECSE_VLSI/Viterbi_decoder/viterbi_decoder.sv" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744903923180 "|viterbi_decoder"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744903923181 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744903923234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 17 11:32:03 2025 " "Processing ended: Thu Apr 17 11:32:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744903923234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744903923234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744903923234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744903923234 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744903923827 ""}
