# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase2_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/IncPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/IncPC.v 
# -- Compiling module IncPC
# 
# Top level modules:
# 	IncPC
# End time: 01:02:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 01:02:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/miniSRC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/miniSRC.v 
# -- Compiling module miniSRC
# 
# Top level modules:
# 	miniSRC
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/select_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/select_encode.v 
# -- Compiling module select_encode
# 
# Top level modules:
# 	select_encode
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/decoder_4_to_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/decoder_4_to_16.v 
# -- Compiling module decoder_4_to_16
# 
# Top level modules:
# 	decoder_4_to_16
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF/flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF/flip_flop.v 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 01:02:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v 
# -- Compiling module add_op
# ** Error: C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v(26): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# End time: 01:02:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Phase2_project_run_msim_rtl_verilog.do line 31
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProje..."
do Phase2_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/IncPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:20 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/IncPC.v 
# -- Compiling module IncPC
# 
# Top level modules:
# 	IncPC
# End time: 01:08:20 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:20 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 01:08:20 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/miniSRC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:20 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/miniSRC.v 
# -- Compiling module miniSRC
# 
# Top level modules:
# 	miniSRC
# End time: 01:08:20 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:20 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 01:08:20 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:20 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 01:08:20 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/select_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:20 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/select_encode.v 
# -- Compiling module select_encode
# 
# Top level modules:
# 	select_encode
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/decoder_4_to_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/decoder_4_to_16.v 
# -- Compiling module decoder_4_to_16
# 
# Top level modules:
# 	decoder_4_to_16
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF/flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF/flip_flop.v 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:21 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 01:08:21 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:08:22 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v 
# -- Compiling module add_op
# ** Error: C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v(29): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# End time: 01:08:22 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Phase2_project_run_msim_rtl_verilog.do line 31
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProje..."
do Phase2_project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/IncPC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/IncPC.v 
# -- Compiling module IncPC
# 
# Top level modules:
# 	IncPC
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/miniSRC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/miniSRC.v 
# -- Compiling module miniSRC
# 
# Top level modules:
# 	miniSRC
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MINI_SRC/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/MDI/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/select_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/select_encode.v 
# -- Compiling module select_encode
# 
# Top level modules:
# 	select_encode
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/decoder_4_to_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CONT/decoder_4_to_16.v 
# -- Compiling module decoder_4_to_16
# 
# Top level modules:
# 	decoder_4_to_16
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF/flip_flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/CON_FF/flip_flop.v 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 01:12:26 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:26 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 01:12:27 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:27 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 01:12:28 on Mar 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 01:12:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 01:12:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:12:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:12:28 on Mar 28,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU" C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v 
# -- Compiling module add_op
# ** Error: C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU/add_op.v(30): Invalid context for genvar i. A genvar can be used only inside of the generate loop that it indexes.
# End time: 01:12:28 on Mar 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Phase2_project_run_msim_rtl_verilog.do line 31
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProject/ALU {C:/Users/sheng/Documents/ELEC374/Phase2/QuartusProje..."
