

================================================================
== Vitis HLS Report for 'conv_Pipeline_ReadActivationsLOOP'
================================================================
* Date:           Thu Apr 18 02:58:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.665 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadActivationsLOOP  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%saveAddr = alloca i32 1"   --->   Operation 4 'alloca' 'saveAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 6 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%id_save_5 = alloca i32 1"   --->   Operation 7 'alloca' 'id_save_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%id_save = alloca i32 1"   --->   Operation 8 'alloca' 'id_save' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readLines = alloca i32 1"   --->   Operation 9 'alloca' 'readLines' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%yPadUpperLimit_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %yPadUpperLimit"   --->   Operation 10 'read' 'yPadUpperLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%xPadUpperLimit_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xPadUpperLimit"   --->   Operation 11 'read' 'xPadUpperLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%paddingIters_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %paddingIters"   --->   Operation 12 'read' 'paddingIters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln298_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln298"   --->   Operation 13 'read' 'zext_ln298_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_4_reload"   --->   Operation 14 'read' 'inputMapLineAddr_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_3_reload"   --->   Operation 15 'read' 'inputMapLineAddr_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_2_reload"   --->   Operation 16 'read' 'inputMapLineAddr_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_1_reload"   --->   Operation 17 'read' 'inputMapLineAddr_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%streamsPerInputLine_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerInputLine"   --->   Operation 18 'read' 'streamsPerInputLine_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%readLimit_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readLimit"   --->   Operation 19 'read' 'readLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputMapLineAddr_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputMapLineAddr_reload"   --->   Operation 20 'read' 'inputMapLineAddr_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln298_cast = zext i3 %zext_ln298_read"   --->   Operation 21 'zext' 'zext_ln298_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 22 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %readLines"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %id_save"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %id_save_5"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i_3"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %inputMapLineAddr_reload_read, i32 %saveAddr"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i2971"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 34 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 35 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%readLines_3 = load i32 %readLines" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 36 'load' 'readLines_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%icmp_ln95 = icmp_eq  i32 %i, i32 %readLimit_read" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 37 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.01ns)   --->   "%i_4 = add i32 %i, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 38 'add' 'i_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.body.i2971.split, void %_Z16read_feature_mapP6ap_intILi128EEjjjjPijPjS3_S3_RN3hls6streamINS4_4axisIS0_Lm0ELm0ELm0EEELi0EEE.exit.loopexit.exitStub" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 39 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w4/mixed_conv.cpp:97]   --->   Operation 40 'specpipeline' 'specpipeline_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sources/mixed_conv_w4/mixed_conv.cpp:329]   --->   Operation 41 'specloopname' 'specloopname_ln329' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%icmp_ln98 = icmp_ult  i32 %readLines_3, i32 %zext_ln298_cast" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 42 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln98_1 = icmp_ugt  i32 %paddingIters_read, i32 %idx_load" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 43 'icmp' 'icmp_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%icmp_ln98_2 = icmp_ult  i32 %idx_load, i32 %xPadUpperLimit_read" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 44 'icmp' 'icmp_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%xor_ln98 = xor i1 %icmp_ln98_2, i1 1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 45 'xor' 'xor_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.99ns)   --->   "%icmp_ln98_3 = icmp_ult  i32 %readLines_3, i32 %yPadUpperLimit_read" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 46 'icmp' 'icmp_ln98_3' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%xor_ln98_1 = xor i1 %icmp_ln98_3, i1 1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 47 'xor' 'xor_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%or_ln98 = or i1 %icmp_ln98, i1 %icmp_ln98_1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 48 'or' 'or_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln98_2)   --->   "%or_ln98_1 = or i1 %xor_ln98, i1 %xor_ln98_1" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 49 'or' 'or_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln98_2 = or i1 %or_ln98_1, i1 %or_ln98" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 50 'or' 'or_ln98_2' <Predicate = (!icmp_ln95)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%saveAddr_load_2 = load i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 51 'load' 'saveAddr_load_2' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %or_ln98_2, void %if.else.i2976, void %if.then.i2973" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 52 'br' 'br_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 53 'read' 'empty' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i161 %empty"   --->   Operation 54 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i32 %saveAddr_load_2" [sources/mixed_conv_w4/mixed_conv.cpp:71]   --->   Operation 55 'zext' 'zext_ln71' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inputMap_V_addr_1 = getelementptr i128 %inputMap_V, i64 0, i64 %zext_ln71" [sources/mixed_conv_w4/mixed_conv.cpp:71]   --->   Operation 56 'getelementptr' 'inputMap_V_addr_1' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln71 = store i128 %tmp_data_V, i11 %inputMap_V_addr_1" [sources/mixed_conv_w4/mixed_conv.cpp:71]   --->   Operation 57 'store' 'store_ln71' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1360> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i2978_ifconv"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln95 & !or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %saveAddr_load_2" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 59 'zext' 'zext_ln61' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%inputMap_V_addr = getelementptr i128 %inputMap_V, i64 0, i64 %zext_ln61" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 60 'getelementptr' 'inputMap_V_addr' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln61 = store i128 0, i11 %inputMap_V_addr" [sources/mixed_conv_w4/mixed_conv.cpp:61]   --->   Operation 61 'store' 'store_ln61' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1360> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln99 = br void %if.end.i2978_ifconv" [sources/mixed_conv_w4/mixed_conv.cpp:99]   --->   Operation 62 'br' 'br_ln99' <Predicate = (!icmp_ln95 & or_ln98_2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%saveAddr_load = load i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:103]   --->   Operation 63 'load' 'saveAddr_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%id_save_5_load = load i32 %id_save_5" [sources/mixed_conv_w4/mixed_conv.cpp:107]   --->   Operation 64 'load' 'id_save_5_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%id_save_load_1 = load i32 %id_save" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 65 'load' 'id_save_load_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.01ns)   --->   "%saveAddr_6 = add i32 %saveAddr_load, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:103]   --->   Operation 66 'add' 'saveAddr_6' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln104 = add i32 %idx_load, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:104]   --->   Operation 67 'add' 'add_ln104' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns)   --->   "%icmp_ln105 = icmp_eq  i32 %streamsPerInputLine_read, i32 %add_ln104" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 68 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %id_save_5_load" [sources/mixed_conv_w4/mixed_conv.cpp:107]   --->   Operation 69 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%id_save_6 = add i32 %id_save_5_load, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:107]   --->   Operation 70 'add' 'id_save_6' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%add_ln329 = add i3 %trunc_ln107, i3 1" [sources/mixed_conv_w4/mixed_conv.cpp:329]   --->   Operation 71 'add' 'add_ln329' <Predicate = (!icmp_ln95)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.01ns)   --->   "%readLines_4 = add i32 %readLines_3, i32 1" [sources/mixed_conv_w4/mixed_conv.cpp:108]   --->   Operation 72 'add' 'readLines_4' <Predicate = (!icmp_ln95)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln109 = icmp_ugt  i32 %id_save_6, i32 4" [sources/mixed_conv_w4/mixed_conv.cpp:109]   --->   Operation 73 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln95)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.20ns)   --->   "%id_save_7 = select i1 %icmp_ln109, i3 0, i3 %add_ln329" [sources/mixed_conv_w4/mixed_conv.cpp:112]   --->   Operation 74 'select' 'id_save_7' <Predicate = (!icmp_ln95)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i3 %id_save_7" [sources/mixed_conv_w4/mixed_conv.cpp:329]   --->   Operation 75 'zext' 'zext_ln329' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.57ns)   --->   "%saveAddr_5 = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i3, i32 %inputMapLineAddr_reload_read, i32 %inputMapLineAddr_1_reload_read, i32 %inputMapLineAddr_2_reload_read, i32 %inputMapLineAddr_3_reload_read, i32 %inputMapLineAddr_4_reload_read, i3 %id_save_7" [sources/mixed_conv_w4/mixed_conv.cpp:112]   --->   Operation 76 'mux' 'saveAddr_5' <Predicate = (!icmp_ln95)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.44ns)   --->   "%readLines_5 = select i1 %icmp_ln105, i32 %readLines_4, i32 %readLines_3" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 77 'select' 'readLines_5' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.44ns)   --->   "%id_save_8 = select i1 %icmp_ln105, i32 %zext_ln329, i32 %id_save_load_1" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 78 'select' 'id_save_8' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.44ns)   --->   "%id_save_9 = select i1 %icmp_ln105, i32 %zext_ln329, i32 %id_save_5_load" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 79 'select' 'id_save_9' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.44ns)   --->   "%select_ln105 = select i1 %icmp_ln105, i32 0, i32 %add_ln104" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 80 'select' 'select_ln105' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.44ns)   --->   "%saveAddr_7 = select i1 %icmp_ln105, i32 %saveAddr_5, i32 %saveAddr_6" [sources/mixed_conv_w4/mixed_conv.cpp:105]   --->   Operation 81 'select' 'saveAddr_7' <Predicate = (!icmp_ln95)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %readLines_5, i32 %readLines" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 82 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %id_save_8, i32 %id_save" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 83 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %id_save_9, i32 %id_save_5" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 84 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %select_ln105, i32 %idx" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 85 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %i_4, i32 %i_3" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 86 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln95 = store i32 %saveAddr_7, i32 %saveAddr" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 87 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.body.i2971" [sources/mixed_conv_w4/mixed_conv.cpp:95]   --->   Operation 88 'br' 'br_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%id_save_load = load i32 %id_save"   --->   Operation 89 'load' 'id_save_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %readLines_out, i32 %readLines_3" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 90 'write' 'write_ln98' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_save_out, i32 %id_save_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load" [sources/mixed_conv_w4/mixed_conv.cpp:98]   --->   Operation 92 'write' 'write_ln98' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('readLines') [25]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'readLines' [43]  (0.427 ns)

 <State 2>: 3.67ns
The critical path consists of the following:
	'load' operation ('id_save_5_load', sources/mixed_conv_w4/mixed_conv.cpp:107) on local variable 'id_save' [85]  (0 ns)
	'add' operation ('id_save', sources/mixed_conv_w4/mixed_conv.cpp:107) [91]  (1.02 ns)
	'icmp' operation ('icmp_ln109', sources/mixed_conv_w4/mixed_conv.cpp:109) [94]  (0.991 ns)
	'select' operation ('id_save', sources/mixed_conv_w4/mixed_conv.cpp:112) [95]  (0.208 ns)
	'mux' operation ('saveAddr', sources/mixed_conv_w4/mixed_conv.cpp:112) [97]  (0.574 ns)
	'select' operation ('saveAddr', sources/mixed_conv_w4/mixed_conv.cpp:105) [102]  (0.449 ns)
	'store' operation ('store_ln95', sources/mixed_conv_w4/mixed_conv.cpp:95) of variable 'saveAddr', sources/mixed_conv_w4/mixed_conv.cpp:105 on local variable 'initAddr' [108]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
