#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 09:38:48 2020
# Process ID: 32805
# Current directory: /opt/Xilinx/Vivado/2019.2/bin
# Command line: vivado
# Log file: /opt/Xilinx/Vivado/2019.2/bin/vivado.log
# Journal file: /opt/Xilinx/Vivado/2019.2/bin/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_5 /home/pc-fisso/Documents/VProjects/project_5 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/alarm_module.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/led_module.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/time_module.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/imports/new/AXI4Stream_7Segment.vhd /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/sources_1/imports/sources_1/new/time_displayer_module.vhd}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /home/pc-fisso/Documents/VProjects/project_3/project_3.srcs/constrs_1/imports/new/pins.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type module -reference time_module time_module_0
create_bd_cell -type module -reference time_displayer_module time_displayer_module_0
create_bd_cell -type module -reference led_module led_module_0
create_bd_cell -type module -reference alarm_module alarm_module_0
create_bd_cell -type module -reference AXI4Stream_7Segment AXI4Stream_7Segment_0
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 clk
connect_bd_net [get_bd_pins /clk_wiz_0/clk_in1] [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_7Segment_0/clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins alarm_module_0/clk]
connect_bd_net [get_bd_pins led_module_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins time_displayer_module_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins time_module_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_intf_net [get_bd_intf_pins time_module_0/m00_axis] [get_bd_intf_pins alarm_module_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins alarm_module_0/m00_axis] [get_bd_intf_pins time_displayer_module_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins time_displayer_module_0/m00_axis] [get_bd_intf_pins AXI4Stream_7Segment_0/s00_axis]
startgroup
make_bd_pins_external  [get_bd_pins AXI4Stream_7Segment_0/digit_select_anode]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins AXI4Stream_7Segment_0/seven_segment_led]
endgroup
set_property name digit_select_anode [get_bd_ports digit_select_anode_0]
set_property name seven_segment_led [get_bd_ports seven_segment_led_0]
startgroup
make_bd_pins_external  [get_bd_pins led_module_0/leds]
endgroup
set_property name leds [get_bd_ports leds_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
startgroup
create_bd_port -dir I btn_up
connect_bd_net [get_bd_pins /alarm_module_0/btn_up] [get_bd_ports btn_up]
endgroup
startgroup
create_bd_port -dir I btn_left
connect_bd_net [get_bd_pins /alarm_module_0/btn_left] [get_bd_ports btn_left]
endgroup
startgroup
create_bd_port -dir I btn_right
connect_bd_net [get_bd_pins /alarm_module_0/btn_right] [get_bd_ports btn_right]
endgroup
startgroup
create_bd_port -dir I sw_alarm_on
connect_bd_net [get_bd_pins /alarm_module_0/sw_alarm_on] [get_bd_ports sw_alarm_on]
endgroup
startgroup
create_bd_port -dir I sw_alarm_set
connect_bd_net [get_bd_pins /alarm_module_0/sw_alarm_set] [get_bd_ports sw_alarm_set]
endgroup
regenerate_bd_layout
startgroup
connect_bd_net [get_bd_ports btn_up] [get_bd_pins time_module_0/btn_up]
endgroup
connect_bd_net [get_bd_ports btn_left] [get_bd_pins time_module_0/btn_left]
connect_bd_net [get_bd_ports btn_right] [get_bd_pins time_module_0/btn_right]
connect_bd_net [get_bd_ports sw_alarm_set] [get_bd_pins time_module_0/sw_alarm_set]
regenerate_bd_layout
connect_bd_net [get_bd_pins led_module_0/alarm_enabled] [get_bd_pins alarm_module_0/alarm_enabled]
validate_bd_design
connect_bd_net [get_bd_pins AXI4Stream_7Segment_0/aresetn] [get_bd_pins time_displayer_module_0/reset]
connect_bd_net [get_bd_pins led_module_0/reset] [get_bd_pins time_displayer_module_0/reset]
connect_bd_net [get_bd_pins alarm_module_0/reset] [get_bd_pins time_displayer_module_0/reset]
connect_bd_net [get_bd_pins time_module_0/reset] [get_bd_pins alarm_module_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins time_module_0/reset]
validate_bd_design
disconnect_bd_net /reset_1 [get_bd_pins AXI4Stream_7Segment_0/aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins AXI4Stream_7Segment_0/aresetn]
connect_bd_net [get_bd_ports reset] [get_bd_pins util_vector_logic_0/Op1]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins util_vector_logic_0/Res]
delete_bd_objs [get_bd_nets reset_1]
connect_bd_net [get_bd_ports reset] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins time_module_0/reset]
connect_bd_net [get_bd_pins alarm_module_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins time_displayer_module_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
connect_bd_net [get_bd_pins led_module_0/reset] [get_bd_pins proc_sys_reset_0/peripheral_reset]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res]
connect_bd_net [get_bd_pins AXI4Stream_7Segment_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
disconnect_bd_net /reset_1 [get_bd_pins clk_wiz_0/reset]
delete_bd_objs [get_bd_nets clk_1] [get_bd_ports clk]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
delete_bd_objs [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
