# CPU_Design
# Datapath
this is a 24bit single cycle RISC cpu with no cache or pipeline.

![alt text](https://i.postimg.cc/JhZGj4Pb/Datpath.jpg)

# ISA
phase 1 cpu designed in logisim with a reduced instruction set.

![alt text](https://i.postimg.cc/VvjNg1ST/ISA1.jpg)
![alt text](https://i.postimg.cc/6qm9DDMW/ISA2.jpg)
