# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vis_centroid.srcs/sources_1/ip/centroid_0/src/divider_32_20_0/src/divider_32_20.v" \
"../../../../vis_centroid.srcs/sources_1/ip/centroid_0/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../vis_centroid.srcs/sources_1/ip/centroid_0/src/centroid.v" \
"../../../../vis_centroid.srcs/sources_1/ip/centroid_0/sim/centroid_0.v" \
"../../../../vis_centroid.srcs/sim_1/imports/tb_hdmi_64x64/hdmi_in_64x64.v" \
"../../../../vis_centroid.srcs/sim_1/imports/tb_hdmi_64x64/hdmi_out_64x64.v" \
"../../../../vis_centroid.srcs/sources_1/new/vis_centroid.v" \
"../../../../vis_centroid.srcs/sim_1/imports/tb_hdmi_64x64/tb_hdmi_64x64.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
