

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_2'
================================================================
* Date:           Mon Apr 17 18:05:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.366 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17000257|  17000257|  0.170 sec|  0.170 sec|  17000257|  17000257|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                |                                                                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68                              |radix_sort_unified_bucket_1_2_Pipeline_1                              |       18|       18|   0.180 us|   0.180 us|       18|       18|       no|
        |grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74                 |radix_sort_unified_bucket_1_2_Pipeline_initialization                 |  1000003|  1000003|  10.000 ms|  10.000 ms|  1000003|  1000003|       no|
        |grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83  |radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization  |       18|       18|   0.180 us|   0.180 us|       18|       18|       no|
        |grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89                   |radix_sort_unified_bucket_1_2_Pipeline_input_bucket                   |  1000003|  1000003|  10.000 ms|  10.000 ms|  1000003|  1000003|       no|
        |grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99                  |radix_sort_unified_bucket_1_2_Pipeline_output_bucket                  |  1000002|  1000002|  10.000 ms|  10.000 ms|  1000002|  1000002|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- sort_procedure  |  16000232|  16000232|   2000029|          -|          -|     8|        no|
        +------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      505|      867|    -|
|Memory               |       16|     -|       64|       66|    0|
|Multiplexer          |        -|     -|        -|      379|    -|
|Register             |        -|     -|       26|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|      595|     1335|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68                              |radix_sort_unified_bucket_1_2_Pipeline_1                              |        0|   0|    7|   49|    0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83  |radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization  |        0|   0|   45|  108|    0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74                 |radix_sort_unified_bucket_1_2_Pipeline_initialization                 |        0|   0|  146|  224|    0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89                   |radix_sort_unified_bucket_1_2_Pipeline_input_bucket                   |        0|   0|  264|  407|    0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99                  |radix_sort_unified_bucket_1_2_Pipeline_output_bucket                  |        0|   0|   43|   79|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                           |                                                                      |        0|   0|  505|  867|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |      Memory      |                           Module                           | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |bucket_U          |radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W          |       16|   0|   0|    0|  1000000|   32|     1|     32000000|
    |bucket_pointer_U  |radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W  |        0|  32|  33|    0|       16|   32|     1|          512|
    |bucket_sizes_U    |radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W    |        0|  32|  33|    0|       16|   32|     1|          512|
    +------------------+------------------------------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |Total             |                                                            |       16|  64|  66|    0|  1000032|   96|     3|     32001024|
    +------------------+------------------------------------------------------------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_120_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln24_fu_114_p2  |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |bucket_address0          |  14|          3|   20|         60|
    |bucket_ce0               |  14|          3|    1|          3|
    |bucket_pointer_address0  |  14|          3|    4|         12|
    |bucket_pointer_ce0       |  14|          3|    1|          3|
    |bucket_pointer_ce1       |   9|          2|    1|          2|
    |bucket_pointer_d0        |  14|          3|   32|         96|
    |bucket_pointer_we0       |  14|          3|    1|          3|
    |bucket_sizes_address0    |  26|          5|    4|         20|
    |bucket_sizes_address1    |  14|          3|    4|         12|
    |bucket_sizes_ce0         |  26|          5|    1|          5|
    |bucket_sizes_ce1         |  14|          3|    1|          3|
    |bucket_sizes_d0          |  26|          5|   32|        160|
    |bucket_sizes_we0         |  26|          5|    1|          5|
    |bucket_we0               |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|    4|          8|
    |sorted_data_address0     |  20|          4|   19|         76|
    |sorted_data_ce0          |  20|          4|    1|          4|
    |sorted_data_d0           |  14|          3|   32|         96|
    |sorted_data_we0          |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 379|         77|  163|        586|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  10|   0|   10|          0|
    |ap_done_reg                                                                                  |   1|   0|    1|          0|
    |empty_17_reg_153                                                                             |   3|   0|    3|          0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68_ap_start_reg                              |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83_ap_start_reg  |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74_ap_start_reg                 |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89_ap_start_reg                   |   1|   0|    1|          0|
    |grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99_ap_start_reg                  |   1|   0|    1|          0|
    |i_fu_52                                                                                      |   4|   0|    4|          0|
    |mul_reg_158                                                                                  |   3|   0|    5|          2|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        |  26|   0|   28|          2|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.2|  return value|
|input_r_address1      |  out|   20|   ap_memory|                        input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|                        input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|                        input_r|         array|
|sorted_data_address0  |  out|   19|   ap_memory|                    sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                    sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                    sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                    sorted_data|         array|
|sorted_data_q0        |   in|   32|   ap_memory|                    sorted_data|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

