Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Sep 17 12:55:13 2018
| Host             : PC-201805041311 running 64-bit major release  (build 9200)
| Command          : report_power -file ethernet_test_power_routed.rpt -pb ethernet_test_power_summary_routed.pb -rpx ethernet_test_power_routed.rpx
| Design           : ethernet_test
| Device           : xc7a35tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.114        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.042        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 84.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.016 |        4 |       --- |             --- |
| Slice Logic    |     0.003 |     6759 |       --- |             --- |
|   LUT as Logic |     0.003 |     2798 |     20800 |           13.45 |
|   CARRY4       |    <0.001 |      446 |      8150 |            5.47 |
|   Register     |    <0.001 |     2838 |     41600 |            6.82 |
|   F7/F8 Muxes  |    <0.001 |        4 |     32600 |            0.01 |
|   Others       |     0.000 |       75 |       --- |             --- |
| Signals        |     0.004 |     5130 |       --- |             --- |
| Block RAM      |     0.003 |      2.5 |        50 |            5.00 |
| I/O            |     0.017 |       17 |       250 |            6.80 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.114 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.026 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+-----------+-----------------+
| Clock   | Domain    | Constraint (ns) |
+---------+-----------+-----------------+
| rx_clk  | rgmii_rxc |             8.0 |
| sys_clk | sys_clk   |            20.0 |
+---------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| ethernet_test                                                  |     0.042 |
|   mac_test0                                                    |     0.024 |
|     mac_top0                                                   |     0.023 |
|       cache0                                                   |    <0.001 |
|       icmp0                                                    |     0.006 |
|         icmp_receive_ram                                       |     0.002 |
|           U0                                                   |     0.002 |
|             inst_blk_mem_gen                                   |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen             |     0.002 |
|                 valid.cstr                                     |     0.002 |
|                   ramloop[0].ram.r                             |     0.002 |
|                     prim_noinit.ram                            |     0.002 |
|       mac_rx0                                                  |     0.009 |
|         arp0                                                   |     0.001 |
|         c0                                                     |    <0.001 |
|         ip0                                                    |     0.001 |
|         mac0                                                   |     0.003 |
|         udp0                                                   |     0.003 |
|           udp_receive_ram                                      |     0.001 |
|             U0                                                 |     0.001 |
|               inst_blk_mem_gen                                 |     0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen           |     0.001 |
|                   valid.cstr                                   |     0.001 |
|                     ramloop[0].ram.r                           |     0.001 |
|                       prim_noinit.ram                          |     0.001 |
|       mac_tx0                                                  |     0.008 |
|         arp_tx0                                                |    <0.001 |
|         c0                                                     |    <0.001 |
|         ip0                                                    |     0.002 |
|         ipmode                                                 |    <0.001 |
|         mac0                                                   |    <0.001 |
|         mode0                                                  |    <0.001 |
|         udp0                                                   |     0.003 |
|           tx_data_fifo                                         |    <0.001 |
|             U0                                                 |    <0.001 |
|               inst_fifo_gen                                    |    <0.001 |
|                 gconvfifo.rf                                   |    <0.001 |
|                   grf.rf                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                       grss.gdc.dc                              |    <0.001 |
|                         gsym_dc.dc                             |    <0.001 |
|                       grss.rsts                                |    <0.001 |
|                         c1                                     |     0.000 |
|                         c2                                     |     0.000 |
|                       rpntr                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                       gwss.wsts                                |    <0.001 |
|                         c0                                     |    <0.001 |
|                         c1                                     |    <0.001 |
|                         gaf.c2                                 |     0.000 |
|                       wpntr                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                      |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                         inst_blk_mem_gen                       |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                             valid.cstr                         |    <0.001 |
|                               ramloop[0].ram.r                 |    <0.001 |
|                                 prim_noinit.ram                |    <0.001 |
|           udp_tx_checksum                                      |    <0.001 |
|             U0                                                 |    <0.001 |
|               inst_fifo_gen                                    |    <0.001 |
|                 gconvfifo.rf                                   |    <0.001 |
|                   grf.rf                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                       grss.gdc.dc                              |    <0.001 |
|                         gsym_dc.dc                             |    <0.001 |
|                       grss.rsts                                |    <0.001 |
|                       rpntr                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                       gwss.wsts                                |    <0.001 |
|                       wpntr                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                      |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                         inst_blk_mem_gen                       |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                             valid.cstr                         |    <0.001 |
|                               ramloop[0].ram.r                 |    <0.001 |
|                                 prim_noinit.ram                |    <0.001 |
|   miim_top_m0                                                  |     0.001 |
|     miim_control_inst                                          |    <0.001 |
|     miim_inst                                                  |    <0.001 |
|   reset_m0                                                     |    <0.001 |
|   util_gmii_to_rgmii_m0                                        |    <0.001 |
+----------------------------------------------------------------+-----------+


