gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,
jesd204_phy_0_gt_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt_gthe4_channel_wrapper.v,
jesd204_phy_0_gt_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt_gtwizard_gthe4.v,
jesd204_phy_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt_gtwizard_top.v,
jesd204_phy_0_gt.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/ip_0/sim/jesd204_phy_0_gt.v,
jesd204_phy_0_block.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_block.v,
jesd204_phy_0_sync_block.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_sync_block.v,
jesd204_phy_0_support.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_support.v,
jesd204_phy_0_gt_common_wrapper.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_gt_common_wrapper.v,
gtwizard_ultrascale_v1_7_gthe4_common.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/gtwizard_ultrascale_v1_7_gthe4_common.v,
jesd204_phy_0_gt_common.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_gt_common.v,
jesd204_phy_0_reset_control.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0_reset_control.v,
jesd204_phy_0.v,verilog,xil_defaultlib,../../../../FMC121_AD.srcs/sources_1/ip/jesd204_phy_0/synth/jesd204_phy_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
