Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 11 10:54:23 2018
| Host         : eee-cmp-52 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.166      -70.670                     50                 4844        0.067        0.000                      0                 4844        1.500        0.000                       0                  1901  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk              -3.166      -70.670                     50                 3787        0.067        0.000                      0                 3787        2.000        0.000                       0                  1387  
  dac_2clk_out        0.726        0.000                      0                   24        0.193        0.000                      0                   24        1.500        0.000                       0                    27  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.478        0.000                      0                   45        0.257        0.000                      0                   45        3.500        0.000                       0                    47  
clk_fpga_0            1.131        0.000                      0                  985        0.151        0.000                      0                  985        3.500        0.000                       0                   434  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk       clk_fpga_0          0.320        0.000                      0                  169        0.473        0.000                      0                  169  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           50  Failing Endpoints,  Worst Slack       -3.166ns,  Total Violation      -70.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 7.224ns (65.286%)  route 3.841ns (34.714%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.678 r  LIA/InPhaseOutput_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.678    LIA/InPhaseOutput_reg[10]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.001 r  LIA/InPhaseOutput_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.001    LIA/InPhaseOutput_reg[13]_i_1_n_6
    SLICE_X32Y26         FDRE                                         r  LIA/InPhaseOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.485    12.397    LIA/dac_clk_i
    SLICE_X32Y26         FDRE                                         r  LIA/InPhaseOutput_reg[12]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.109    12.835    LIA/InPhaseOutput_reg[12]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -16.001    
  -------------------------------------------------------------------
                         slack                                 -3.166    

Slack (VIOLATED) :        -3.082ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 7.140ns (65.020%)  route 3.841ns (34.980%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.678 r  LIA/InPhaseOutput_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.678    LIA/InPhaseOutput_reg[10]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.917 r  LIA/InPhaseOutput_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.917    LIA/InPhaseOutput_reg[13]_i_1_n_5
    SLICE_X32Y26         FDRE                                         r  LIA/InPhaseOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.485    12.397    LIA/dac_clk_i
    SLICE_X32Y26         FDRE                                         r  LIA/InPhaseOutput_reg[13]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.109    12.835    LIA/InPhaseOutput_reg[13]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -15.917    
  -------------------------------------------------------------------
                         slack                                 -3.082    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 7.120ns (64.956%)  route 3.841ns (35.044%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.678 r  LIA/InPhaseOutput_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.678    LIA/InPhaseOutput_reg[10]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.897 r  LIA/InPhaseOutput_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.897    LIA/InPhaseOutput_reg[13]_i_1_n_7
    SLICE_X32Y26         FDRE                                         r  LIA/InPhaseOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.485    12.397    LIA/dac_clk_i
    SLICE_X32Y26         FDRE                                         r  LIA/InPhaseOutput_reg[11]/C
                         clock pessimism              0.364    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.109    12.835    LIA/InPhaseOutput_reg[11]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.051ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.948ns  (logic 7.107ns (64.915%)  route 3.841ns (35.085%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.884 r  LIA/InPhaseOutput_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.884    LIA/InPhaseOutput_reg[10]_i_1_n_6
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[8]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[8]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -3.051    

Slack (VIOLATED) :        -3.043ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 7.099ns (64.889%)  route 3.841ns (35.111%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.876 r  LIA/InPhaseOutput_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.876    LIA/InPhaseOutput_reg[10]_i_1_n_4
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[10]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[10]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -3.043    

Slack (VIOLATED) :        -2.967ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.864ns  (logic 7.023ns (64.644%)  route 3.841ns (35.356%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.800 r  LIA/InPhaseOutput_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.800    LIA/InPhaseOutput_reg[10]_i_1_n_5
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[9]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[9]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -2.967    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 7.003ns (64.578%)  route 3.841ns (35.422%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    15.552 r  LIA/InPhaseOutput_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.561    LIA/InPhaseOutput_reg[6]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.780 r  LIA/InPhaseOutput_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.780    LIA/InPhaseOutput_reg[10]_i_1_n_7
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y25         FDRE                                         r  LIA/InPhaseOutput_reg[7]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[7]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.811ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.708ns  (logic 6.876ns (64.213%)  route 3.832ns (35.787%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.644 r  LIA/InPhaseOutput_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.644    LIA/InPhaseOutput_reg[6]_i_1_n_4
    SLICE_X32Y24         FDRE                                         r  LIA/InPhaseOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y24         FDRE                                         r  LIA/InPhaseOutput_reg[6]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[6]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.644    
  -------------------------------------------------------------------
                         slack                                 -2.811    

Slack (VIOLATED) :        -2.792ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 6.958ns (65.095%)  route 3.731ns (34.905%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.410 r  LIA/InPhaseOutput_reg[10]_i_10/O[3]
                         net (fo=9, routed)           1.053    14.462    LIA/InPhaseOutput_reg[10]_i_10_n_4
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.306    14.768 r  LIA/InPhaseOutput[2]_i_9/O
                         net (fo=1, routed)           0.000    14.768    LIA/InPhaseOutput[2]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.301 r  LIA/InPhaseOutput_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.301    LIA/InPhaseOutput_reg[2]_i_1_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.624 r  LIA/InPhaseOutput_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.624    LIA/InPhaseOutput_reg[6]_i_1_n_6
    SLICE_X32Y24         FDRE                                         r  LIA/InPhaseOutput_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y24         FDRE                                         r  LIA/InPhaseOutput_reg[4]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[4]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                 -2.792    

Slack (VIOLATED) :        -2.748ns  (required time - arrival time)
  Source:                 i_analog/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LIA/InPhaseOutput_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 6.813ns (64.001%)  route 3.832ns (35.999%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.774     4.936    i_analog/adc_clk_o
    ILOGIC_X0Y43         FDRE                                         r  i_analog/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.517     5.453 f  i_analog/adc_dat_a_reg[8]/Q
                         net (fo=2, routed)           0.935     6.387    i_analog/adc_dat_a[8]
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.180     6.567 r  i_analog/adc_dat_a_o[8]_INST_0_replica/O
                         net (fo=1, routed)           0.879     7.447    LIA/adc_dat_a_o[8]_repN_alias
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.656    11.103 r  LIA/resultAccumulator1/P[1]
                         net (fo=3, routed)           0.864    11.967    LIA/resultAccumulator1_n_104
    SLICE_X31Y19         LUT2 (Prop_lut2_I1_O)        0.124    12.091 r  LIA/InPhaseOutput[2]_i_45/O
                         net (fo=1, routed)           0.000    12.091    LIA/InPhaseOutput[2]_i_45_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.641 r  LIA/InPhaseOutput_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.641    LIA/InPhaseOutput_reg[2]_i_34_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  LIA/InPhaseOutput_reg[2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.755    LIA/InPhaseOutput_reg[2]_i_24_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  LIA/InPhaseOutput_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.869    LIA/InPhaseOutput_reg[2]_i_29_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.983 r  LIA/InPhaseOutput_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    12.983    LIA/InPhaseOutput_reg[2]_i_20_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.097 r  LIA/InPhaseOutput_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.097    LIA/InPhaseOutput_reg[6]_i_10_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.211 r  LIA/InPhaseOutput_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.009    13.220    LIA/InPhaseOutput_reg[10]_i_10_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.554 f  LIA/InPhaseOutput_reg[13]_i_8/O[1]
                         net (fo=9, routed)           0.646    14.200    LIA/InPhaseOutput_reg[13]_i_8_n_6
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.303    14.503 r  LIA/InPhaseOutput[6]_i_5/O
                         net (fo=1, routed)           0.499    15.002    LIA/InPhaseOutput[6]_i_5_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    15.581 r  LIA/InPhaseOutput_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.581    LIA/InPhaseOutput_reg[6]_i_1_n_5
    SLICE_X32Y24         FDRE                                         r  LIA/InPhaseOutput_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880    10.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.483    12.395    LIA/dac_clk_i
    SLICE_X32Y24         FDRE                                         r  LIA/InPhaseOutput_reg[5]/C
                         clock pessimism              0.364    12.759    
                         clock uncertainty           -0.035    12.724    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.109    12.833    LIA/InPhaseOutput_reg[5]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 -2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_scope/ext_trig_debp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/ext_trig_debp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.287ns (65.558%)  route 0.151ns (34.442%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.558     1.613    i_scope/adc_clk_i
    SLICE_X22Y10         FDRE                                         r  i_scope/ext_trig_debp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  i_scope/ext_trig_debp_reg[10]/Q
                         net (fo=4, routed)           0.151     1.905    i_scope/ext_trig_debp[10]
    SLICE_X21Y10         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.051 r  i_scope/ext_trig_debp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    i_scope/ext_trig_debp_reg[11]_i_1_n_5
    SLICE_X21Y10         FDRE                                         r  i_scope/ext_trig_debp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.828     1.974    i_scope/adc_clk_i
    SLICE_X21Y10         FDRE                                         r  i_scope/ext_trig_debp_reg[11]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X21Y10         FDRE (Hold_fdre_C_D)         0.105     1.984    i_scope/ext_trig_debp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_scope/adc_a_dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_a_buf_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.615%)  route 0.155ns (52.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.559     1.614    i_scope/adc_clk_i
    SLICE_X27Y15         FDRE                                         r  i_scope/adc_a_dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  i_scope/adc_a_dat_reg[2]/Q
                         net (fo=10, routed)          0.155     1.910    i_scope/adc_a_dat_reg_n_0_[2]
    RAMB36_X1Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.864     2.010    i_scope/adc_clk_i
    RAMB36_X1Y3          RAMB36E1                                     r  i_scope/adc_a_buf_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.668    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.823    i_scope/adc_a_buf_reg_0
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_scope/ext_trig_debp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/ext_trig_debp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.292ns (63.067%)  route 0.171ns (36.933%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.558     1.613    i_scope/adc_clk_i
    SLICE_X22Y10         FDRE                                         r  i_scope/ext_trig_debp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  i_scope/ext_trig_debp_reg[5]/Q
                         net (fo=4, routed)           0.171     1.925    i_scope/ext_trig_debp[5]
    SLICE_X21Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.970 r  i_scope/ext_trig_debp[8]_i_5/O
                         net (fo=1, routed)           0.000     1.970    i_scope/ext_trig_debp[8]_i_5_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.076 r  i_scope/ext_trig_debp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    i_scope/ext_trig_debp_reg[8]_i_1_n_6
    SLICE_X21Y9          FDRE                                         r  i_scope/ext_trig_debp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.829     1.975    i_scope/adc_clk_i
    SLICE_X21Y9          FDRE                                         r  i_scope/ext_trig_debp_reg[6]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.105     1.985    i_scope/ext_trig_debp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_scope/adc_buf_wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.274%)  route 0.190ns (53.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.562     1.617    i_scope/adc_clk_i
    SLICE_X6Y15          FDRE                                         r  i_scope/adc_buf_wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.781 r  i_scope/adc_buf_wp_reg[4]/Q
                         net (fo=5, routed)           0.190     1.972    i_scope/adc_b_buffer/WRADDR[4]
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.869     2.015    i_scope/adc_b_buffer/WRCLK
    RAMB36_X0Y3          RAMB36E1                                     r  i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKBWRCLK
                         clock pessimism             -0.343     1.673    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.856    i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/dst_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/dst_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.581     1.636    i_pid/i_bridge_pid/clk_i
    SLICE_X1Y38          FDRE                                         r  i_pid/i_bridge_pid/dst_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.777 r  i_pid/i_bridge_pid/dst_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.833    i_pid/i_bridge_pid/dst_sync[0]
    SLICE_X1Y38          FDRE                                         r  i_pid/i_bridge_pid/dst_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.849     1.995    i_pid/i_bridge_pid/clk_i
    SLICE_X1Y38          FDRE                                         r  i_pid/i_bridge_pid/dst_sync_reg[1]/C
                         clock pessimism             -0.359     1.636    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.075     1.711    i_pid/i_bridge_pid/dst_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_scope/asg_trig_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/asg_trig_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.564     1.619    i_scope/adc_clk_i
    SLICE_X13Y11         FDRE                                         r  i_scope/asg_trig_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  i_scope/asg_trig_in_reg[0]/Q
                         net (fo=1, routed)           0.056     1.816    i_scope/asg_trig_in[0]
    SLICE_X13Y11         FDRE                                         r  i_scope/asg_trig_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.832     1.978    i_scope/adc_clk_i
    SLICE_X13Y11         FDRE                                         r  i_scope/asg_trig_in_reg[1]/C
                         clock pessimism             -0.359     1.619    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.075     1.694    i_scope/asg_trig_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_scope/i_dfilt1_cha/r3_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/r3_shr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.915%)  route 0.315ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.553     1.608    i_scope/i_dfilt1_cha/adc_clk_i
    SLICE_X31Y22         FDRE                                         r  i_scope/i_dfilt1_cha/r3_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  i_scope/i_dfilt1_cha/r3_reg_reg[8]/Q
                         net (fo=1, routed)           0.315     2.064    i_scope/i_dfilt1_cha/r3_reg[8]
    SLICE_X21Y22         FDRE                                         r  i_scope/i_dfilt1_cha/r3_shr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_scope/i_dfilt1_cha/adc_clk_i
    SLICE_X21Y22         FDRE                                         r  i_scope/i_dfilt1_cha/r3_shr_reg[0]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X21Y22         FDRE (Hold_fdre_C_D)         0.070     1.938    i_scope/i_dfilt1_cha/r3_shr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_scope/ext_trig_debp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/ext_trig_debp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.332ns (66.004%)  route 0.171ns (33.996%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.558     1.613    i_scope/adc_clk_i
    SLICE_X22Y10         FDRE                                         r  i_scope/ext_trig_debp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.754 f  i_scope/ext_trig_debp_reg[5]/Q
                         net (fo=4, routed)           0.171     1.925    i_scope/ext_trig_debp[5]
    SLICE_X21Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.970 r  i_scope/ext_trig_debp[8]_i_5/O
                         net (fo=1, routed)           0.000     1.970    i_scope/ext_trig_debp[8]_i_5_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.116 r  i_scope/ext_trig_debp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.116    i_scope/ext_trig_debp_reg[8]_i_1_n_5
    SLICE_X21Y9          FDRE                                         r  i_scope/ext_trig_debp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.829     1.975    i_scope/adc_clk_i
    SLICE_X21Y9          FDRE                                         r  i_scope/ext_trig_debp_reg[7]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.105     1.985    i_scope/ext_trig_debp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_scope/i_dfilt1_cha/r3_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/r3_shr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.867%)  route 0.316ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.553     1.608    i_scope/i_dfilt1_cha/adc_clk_i
    SLICE_X31Y22         FDRE                                         r  i_scope/i_dfilt1_cha/r3_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  i_scope/i_dfilt1_cha/r3_reg_reg[10]/Q
                         net (fo=1, routed)           0.316     2.065    i_scope/i_dfilt1_cha/r3_reg[10]
    SLICE_X20Y22         FDRE                                         r  i_scope/i_dfilt1_cha/r3_shr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_scope/i_dfilt1_cha/adc_clk_i
    SLICE_X20Y22         FDRE                                         r  i_scope/i_dfilt1_cha/r3_shr_reg[2]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X20Y22         FDRE (Hold_fdre_C_D)         0.060     1.928    i_scope/i_dfilt1_cha/r3_shr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_scope/asg_trig_dp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/asg_trig_dp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.559     1.614    i_scope/adc_clk_i
    SLICE_X17Y13         FDRE                                         r  i_scope/asg_trig_dp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y13         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  i_scope/asg_trig_dp_reg[0]/Q
                         net (fo=3, routed)           0.078     1.833    i_scope/asg_trig_dp_reg_n_0_[0]
    SLICE_X17Y13         FDRE                                         r  i_scope/asg_trig_dp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.826     1.972    i_scope/adc_clk_i
    SLICE_X17Y13         FDRE                                         r  i_scope/asg_trig_dp_reg[1]/C
                         clock pessimism             -0.358     1.614    
    SLICE_X17Y13         FDRE (Hold_fdre_C_D)         0.075     1.689    i_scope/asg_trig_dp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y10     i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y11     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y3     i_scope/adc_a_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y1     i_scope/adc_a_buf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y4     i_scope/adc_a_buf_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y1     i_scope/adc_a_buf_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5     i_scope/adc_a_buf_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y0     i_scope/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6     i_scope/adc_a_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2     i_scope/adc_b_buf_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y21    LIA/resultAccumulator_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y21    LIA/resultAccumulator_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y21    LIA/resultAccumulator_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y21    LIA/resultAccumulator_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y22    i_scope/adc_dly_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X14Y26    i_scope/adc_dly_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y21    i_scope/i_dfilt1_cha/r5_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y21    i_scope/i_dfilt1_cha/r5_reg_reg[11]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y24    LIA/resultAccumulator_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y24    LIA/resultAccumulator_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y24    LIA/resultAccumulator_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y24    LIA/resultAccumulator_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y25    LIA/resultAccumulator_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y25    i_scope/i_dfilt1_cha/r1_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y25    i_scope/i_dfilt1_cha/r1_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y25    LIA/InPhaseOutput_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.456ns (19.868%)  route 1.839ns (80.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X43Y44         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     5.371 r  i_analog/dac_pwm_r_reg[2]/Q
                         net (fo=1, routed)           1.839     7.210    i_analog/dac_pwm_r[2]
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y2          FDRE                                         r  i_analog/dac_pwm_reg[2]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[2]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.704ns (28.692%)  route 1.750ns (71.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.371 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           1.064     6.436    i_analog/dac_pwm_vcnt[5]
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.560 r  i_analog/dac_pwm_vcnt[4]_i_2/O
                         net (fo=2, routed)           0.685     7.245    i_analog/dac_pwm_vcnt[4]_i_2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.369 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.369    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029     8.856    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.704ns (28.777%)  route 1.742ns (71.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     5.371 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           1.064     6.436    i_analog/dac_pwm_vcnt[5]
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.560 r  i_analog/dac_pwm_vcnt[4]_i_2/O
                         net (fo=2, routed)           0.678     7.238    i_analog/dac_pwm_vcnt[4]_i_2_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.362 r  i_analog/dac_pwm_vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.362    i_analog/dac_pwm_vcnt[4]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031     8.858    i_analog/dac_pwm_vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.112ns (50.316%)  route 1.098ns (49.684%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_r_reg[0]/Q
                         net (fo=4, routed)           1.098     6.469    i_analog/dac_pwm_vcnt_r[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.593 r  i_analog/dac_pwm_r[1]_i_5/O
                         net (fo=1, routed)           0.000     6.593    i_analog/dac_pwm_r[1]_i_5_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.125 r  i_analog/dac_pwm_r_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    i_analog/dac_pwm_r_reg[1]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X43Y45         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.198     8.629    i_analog/dac_pwm_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.130ns (53.434%)  route 0.985ns (46.566%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_r_reg[3]/Q
                         net (fo=4, routed)           0.985     6.356    i_analog/dac_pwm_vcnt_r[3]
    SLICE_X43Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.480 r  i_analog/dac_pwm_r[2]_i_4/O
                         net (fo=1, routed)           0.000     6.480    i_analog/dac_pwm_r[2]_i_4_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.030 r  i_analog/dac_pwm_r_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.030    i_analog/dac_pwm_r_reg[2]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X43Y44         FDRE                                         r  i_analog/dac_pwm_r_reg[2]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)       -0.198     8.629    i_analog/dac_pwm_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -7.030    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.704ns (30.628%)  route 1.595ns (69.372%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_reg[3]/Q
                         net (fo=7, routed)           0.920     6.292    i_analog/dac_pwm_vcnt[3]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.416 r  i_analog/dac_pwm_vcnt[7]_i_2/O
                         net (fo=1, routed)           0.674     7.090    i_analog/dac_pwm_vcnt[7]_i_2_n_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.214 r  i_analog/dac_pwm_vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.214    i_analog/dac_pwm_vcnt[7]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029     8.856    i_analog/dac_pwm_vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.856    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.113ns (52.980%)  route 0.988ns (47.020%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.371 f  i_analog/dac_pwm_vcnt_r_reg[3]/Q
                         net (fo=4, routed)           0.988     6.359    i_analog/dac_pwm_vcnt_r[3]
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.483 r  i_analog/dac_pwm_r[3]_i_4/O
                         net (fo=1, routed)           0.000     6.483    i_analog/dac_pwm_r[3]_i_4_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.016 r  i_analog/dac_pwm_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.016    i_analog/dac_pwm_r0
    SLICE_X42Y44         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X42Y44         FDRE                                         r  i_analog/dac_pwm_r_reg[3]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)       -0.150     8.677    i_analog/dac_pwm_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_vcnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.092ns (52.571%)  route 0.985ns (47.429%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.488 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.419     5.334 f  i_analog/dac_pwm_vcnt_r_reg[6]/Q
                         net (fo=4, routed)           0.985     6.319    i_analog/dac_pwm_vcnt_r[6]
    SLICE_X42Y45         LUT2 (Prop_lut2_I0_O)        0.297     6.616 r  i_analog/dac_pwm_r[0]_i_2/O
                         net (fo=1, routed)           0.000     6.616    i_analog/dac_pwm_r[0]_i_2_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.992 r  i_analog/dac_pwm_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.992    i_analog/dac_pwm_r_reg[0]_i_1_n_0
    SLICE_X42Y45         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.576     8.488    i_analog/dac_2clk
    SLICE_X42Y45         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
                         clock pessimism              0.402     8.890    
                         clock uncertainty           -0.063     8.827    
    SLICE_X42Y45         FDRE (Setup_fdre_C_D)       -0.150     8.677    i_analog/dac_pwm_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.518ns (44.438%)  route 0.648ns (55.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X42Y45         FDRE                                         r  i_analog/dac_pwm_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.518     5.433 r  i_analog/dac_pwm_r_reg[0]/Q
                         net (fo=1, routed)           0.648     6.081    i_analog/dac_pwm_r[0]
    OLOGIC_X0Y47         FDRE                                         r  i_analog/dac_pwm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y47         FDRE                                         r  i_analog/dac_pwm_reg[0]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y47         FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 i_analog/dac_pwm_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_2clk_out rise@4.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.456ns (39.498%)  route 0.698ns (60.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.754     4.915    i_analog/dac_2clk
    SLICE_X43Y45         FDRE                                         r  i_analog/dac_pwm_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456     5.371 r  i_analog/dac_pwm_r_reg[1]/Q
                         net (fo=1, routed)           0.698     6.070    i_analog/dac_pwm_r[1]
    OLOGIC_X0Y48         FDRE                                         r  i_analog/dac_pwm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.912 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          1.557     8.469    i_analog/dac_2clk
    OLOGIC_X0Y48         FDRE                                         r  i_analog/dac_pwm_reg[1]/C
                         clock pessimism              0.364     8.833    
                         clock uncertainty           -0.063     8.770    
    OLOGIC_X0Y48         FDRE (Setup_fdre_C_D)       -0.834     7.936    i_analog/dac_pwm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  1.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.879%)  route 0.111ns (44.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[0]/Q
                         net (fo=11, routed)          0.111     1.900    i_analog/dac_pwm_vcnt[0]
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[0]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.046     1.706    i_analog/dac_pwm_vcnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.078%)  route 0.152ns (51.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[7]/Q
                         net (fo=4, routed)           0.152     1.940    i_analog/dac_pwm_vcnt[7]
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[7]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.078     1.741    i_analog/dac_pwm_vcnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[5]/Q
                         net (fo=6, routed)           0.142     1.930    i_analog/dac_pwm_vcnt[5]
    SLICE_X40Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  i_analog/dac_pwm_vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.975    i_analog/dac_pwm_vcnt[7]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[7]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.091     1.751    i_analog/dac_pwm_vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.472%)  route 0.176ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[4]/Q
                         net (fo=7, routed)           0.176     1.964    i_analog/dac_pwm_vcnt[4]
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[4]/C
                         clock pessimism             -0.347     1.660    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.075     1.735    i_analog/dac_pwm_vcnt_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.292%)  route 0.157ns (52.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.157     1.945    i_analog/dac_pwm_vcnt[1]
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[1]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.047     1.710    i_analog/dac_pwm_vcnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.055%)  route 0.186ns (56.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[6]/Q
                         net (fo=5, routed)           0.186     1.975    i_analog/dac_pwm_vcnt[6]
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[6]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.076     1.739    i_analog/dac_pwm_vcnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.063%)  route 0.165ns (46.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.165     1.953    i_analog/dac_pwm_vcnt[1]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.998 r  i_analog/dac_pwm_vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.998    i_analog/dac_pwm_vcnt[4]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[4]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.092     1.755    i_analog/dac_pwm_vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.912%)  route 0.166ns (47.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[1]/Q
                         net (fo=10, routed)          0.166     1.954    i_analog/dac_pwm_vcnt[1]
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.999 r  i_analog/dac_pwm_vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.999    i_analog/dac_pwm_vcnt[3]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.091     1.754    i_analog/dac_pwm_vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[2]/Q
                         net (fo=8, routed)           0.178     1.966    i_analog/dac_pwm_vcnt[2]
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_r_reg[2]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.047     1.710    i_analog/dac_pwm_vcnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_analog/dac_pwm_vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_analog/dac_pwm_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_2clk_out rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.352%)  route 0.183ns (49.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.592     1.647    i_analog/dac_2clk
    SLICE_X40Y44         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  i_analog/dac_pwm_vcnt_reg[3]/Q
                         net (fo=7, routed)           0.183     1.972    i_analog/dac_pwm_vcnt[3]
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.045     2.017 r  i_analog/dac_pwm_vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    i_analog/dac_pwm_vcnt[6]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_2clk_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac2_buf/O
                         net (fo=25, routed)          0.861     2.007    i_analog/dac_2clk
    SLICE_X41Y43         FDRE                                         r  i_analog/dac_pwm_vcnt_reg[6]/C
                         clock pessimism             -0.344     1.663    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     1.755    i_analog/dac_pwm_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   i_analog/i_dac2_buf/I
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y47    i_analog/dac_pwm_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y48    i_analog/dac_pwm_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y2     i_analog/dac_pwm_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y44    i_analog/dac_pwm_reg[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    i_analog/i_dac_wrt/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X42Y45    i_analog/dac_pwm_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X43Y45    i_analog/dac_pwm_r_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X43Y44    i_analog/dac_pwm_r_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y45    i_analog/dac_pwm_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y45    i_analog/dac_pwm_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y44    i_analog/dac_pwm_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y44    i_analog/dac_pwm_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y45    i_analog/dac_pwm_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y45    i_analog/dac_pwm_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X43Y44    i_analog/dac_pwm_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y44    i_analog/dac_pwm_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y44    i_analog/dac_pwm_vcnt_r_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { i_analog/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   i_analog/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    i_analog/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   i_analog/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.456ns (18.729%)  route 1.979ns (81.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.979     7.351    i_analog/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  i_analog/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y70         ODDR                                         f  i_analog/i_dac_10/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.456ns (18.850%)  route 1.963ns (81.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.963     7.335    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         f  i_analog/i_dac_0/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.456ns (18.916%)  route 1.955ns (81.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.955     7.327    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         f  i_analog/i_dac_13/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.456ns (18.933%)  route 1.952ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.952     7.325    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         f  i_analog/i_dac_12/C
                         clock pessimism              0.249     8.705    
                         clock uncertainty           -0.069     8.636    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.838    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.456ns (18.970%)  route 1.948ns (81.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.948     7.320    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         f  i_analog/i_dac_1/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.456ns (18.979%)  route 1.947ns (81.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.947     7.319    i_analog/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  i_analog/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y63         ODDR                                         f  i_analog/i_dac_9/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.456ns (19.078%)  route 1.934ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.934     7.306    i_analog/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  i_analog/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    i_analog/dac_clk
    OLOGIC_X0Y66         ODDR                                         f  i_analog/i_dac_6/C
                         clock pessimism              0.249     8.700    
                         clock uncertainty           -0.069     8.631    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.833    i_analog/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.126%)  route 1.928ns (80.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.928     7.300    i_analog/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  i_analog/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    i_analog/dac_clk
    OLOGIC_X0Y64         ODDR                                         f  i_analog/i_dac_8/C
                         clock pessimism              0.249     8.701    
                         clock uncertainty           -0.069     8.632    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.834    i_analog/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.456ns (19.190%)  route 1.920ns (80.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.920     7.292    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         f  i_analog/i_dac_4/C
                         clock pessimism              0.249     8.696    
                         clock uncertainty           -0.069     8.627    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.829    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.177%)  route 1.922ns (80.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.702     4.863    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.755     4.916    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     5.372 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          1.922     7.294    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_analog/i_clk/O
                         net (fo=1, routed)           1.880     6.820    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.509     8.421    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          1.538     8.450    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         f  i_analog/i_dac_2/C
                         clock pessimism              0.249     8.699    
                         clock uncertainty           -0.069     8.630    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.832    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  0.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.227%)  route 0.850ns (85.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.850     2.639    i_analog/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y86         ODDR                                         r  i_analog/i_dac_0/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_1/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.141ns (14.217%)  route 0.851ns (85.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.851     2.640    i_analog/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y85         ODDR                                         r  i_analog/i_dac_1/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_1
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.141ns (14.010%)  route 0.865ns (85.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.865     2.655    i_analog/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y91         ODDR                                         r  i_analog/i_dac_12/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.141ns (14.052%)  route 0.862ns (85.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.862     2.652    i_analog/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y79         ODDR                                         r  i_analog/i_dac_5/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.952%)  route 0.870ns (86.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.870     2.659    i_analog/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y92         ODDR                                         r  i_analog/i_dac_13/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.951%)  route 0.870ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.870     2.659    i_analog/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    i_analog/dac_clk
    OLOGIC_X0Y57         ODDR                                         r  i_analog/i_dac_sel/C
                         clock pessimism             -0.090     1.909    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.385    i_analog/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_7/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.951%)  route 0.870ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.870     2.659    i_analog/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  i_analog/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    i_analog/dac_clk
    OLOGIC_X0Y65         ODDR                                         r  i_analog/i_dac_7/C
                         clock pessimism             -0.090     1.907    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.383    i_analog/i_dac_7
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_3/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.945%)  route 0.870ns (86.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.870     2.659    i_analog/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y81         ODDR                                         r  i_analog/i_dac_3/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_3
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_4/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.141ns (13.766%)  route 0.883ns (86.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.883     2.672    i_analog/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    i_analog/dac_clk
    OLOGIC_X0Y80         ODDR                                         r  i_analog/i_dac_4/C
                         clock pessimism             -0.090     1.903    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.379    i_analog/i_dac_4
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 i_analog/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_analog/i_dac_2/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.704%)  route 0.888ns (86.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.551     1.606    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.593     1.648    i_analog/dac_clk
    SLICE_X43Y48         FDRE                                         r  i_analog/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  i_analog/dac_rst_reg/Q
                         net (fo=32, routed)          0.888     2.677    i_analog/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.683     1.116    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.817     1.963    i_analog/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  i_analog/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    i_analog/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  i_analog/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    i_analog/dac_clk
    OLOGIC_X0Y82         ODDR                                         r  i_analog/i_dac_2/C
                         clock pessimism             -0.090     1.905    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.381    i_analog/i_dac_2
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_analog/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   i_analog/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    i_analog/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    i_analog/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    i_analog/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    i_analog/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    i_analog/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    i_analog/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    i_analog/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    i_analog/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    i_analog/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  i_analog/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y36    i_analog/dac_dat_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y36    i_analog/dac_dat_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y36    i_analog/dac_dat_b_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    i_analog/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    i_analog/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y76    i_analog/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y76    i_analog/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y76    i_analog/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y76    i_analog/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    i_analog/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y78    i_analog/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    i_analog/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    i_analog/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    i_analog/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y82    i_analog/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y78    i_analog/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70    i_analog/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    i_analog/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    i_analog/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    i_analog/dac_dat_a_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.897ns (29.909%)  route 4.446ns (70.091%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          1.054     9.499    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.537    10.729    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y27          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]/C
                         clock pessimism              0.230    10.960    
                         clock uncertainty           -0.125    10.835    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205    10.630    i_ps/i_hp0_dmaster/ddr_a_curr_reg[27]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.897ns (30.178%)  route 4.389ns (69.822%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.731 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          0.998     9.442    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.539    10.731    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/C
                         clock pessimism              0.230    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    10.632    i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 1.897ns (30.178%)  route 4.389ns (69.822%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.731 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          0.998     9.442    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.539    10.731    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[31]/C
                         clock pessimism              0.230    10.962    
                         clock uncertainty           -0.125    10.837    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    10.632    i_ps/i_hp0_dmaster/ddr_a_curr_reg[31]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.897ns (30.509%)  route 4.321ns (69.491%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          0.930     9.374    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[16]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_a_curr_reg[16]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.897ns (30.509%)  route 4.321ns (69.491%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          0.930     9.374    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[17]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_a_curr_reg[17]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.897ns (30.509%)  route 4.321ns (69.491%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          0.930     9.374    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_a_curr_reg[21]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.897ns (30.509%)  route 4.321ns (69.491%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.864     8.321    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I1_O)        0.124     8.445 r  i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1/O
                         net (fo=32, routed)          0.930     9.374    i_ps/i_hp0_dmaster/ddr_a_curr[31]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y24          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[25]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X3Y24          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_a_curr_reg[25]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.897ns (30.753%)  route 4.272ns (69.247%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.840     8.296    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1/O
                         net (fo=32, routed)          0.905     9.325    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[15]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_b_curr_reg[15]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.897ns (30.753%)  route 4.272ns (69.247%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.840     8.296    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1/O
                         net (fo=32, routed)          0.905     9.325    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[17]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_b_curr_reg[17]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 1.897ns (30.753%)  route 4.272ns (69.247%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.848     3.156    i_ps/system_i/system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.433 f  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=9, routed)           0.984     5.418    i_ps/i_hp0_dmaster/axi_wready_i
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     5.542 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_7/O
                         net (fo=6, routed)           0.486     6.028    i_ps/i_hp0_dmaster/ddr_wp[31]_i_7_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I3_O)        0.124     6.152 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_12/O
                         net (fo=1, routed)           0.570     6.722    i_ps/i_hp0_dmaster/ddr_wp[31]_i_12_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I4_O)        0.124     6.846 r  i_ps/i_hp0_dmaster/ddr_wp[31]_i_4/O
                         net (fo=6, routed)           0.486     7.332    i_ps/i_hp0_dmaster/ddr_wp[31]_i_4_n_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I1_O)        0.124     7.456 f  i_ps/i_hp0_dmaster/ddr_wp[31]_i_9/O
                         net (fo=101, routed)         0.840     8.296    i_ps/i_hp0_dmaster/ddr_wp[31]_i_9_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1/O
                         net (fo=32, routed)          0.905     9.325    i_ps/i_hp0_dmaster/ddr_b_curr[31]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[19]/C
                         clock pessimism              0.230    10.957    
                         clock uncertainty           -0.125    10.832    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    10.627    i_ps/i_hp0_dmaster/ddr_b_curr_reg[19]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/ack_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/ack_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.585     0.926    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/i_gp0_slave/ack_cnt_reg[2]/Q
                         net (fo=5, routed)           0.099     1.165    i_ps/i_gp0_slave/ack_cnt_reg_n_0_[2]
    SLICE_X4Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.210 r  i_ps/i_gp0_slave/ack_cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.210    i_ps/i_gp0_slave/ack_cnt[5]_i_3_n_0
    SLICE_X4Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[5]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     1.060    i_ps/i_gp0_slave/ack_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/buf_rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/buf_rp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.935%)  route 0.100ns (35.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.565     0.906    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X9Y9           FDRE                                         r  i_ps/i_hp0_dmaster/buf_rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  i_ps/i_hp0_dmaster/buf_rp_reg[2]/Q
                         net (fo=8, routed)           0.100     1.147    i_ps/i_hp0_dmaster/buf_raddr_o[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.192 r  i_ps/i_hp0_dmaster/buf_rp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.192    i_ps/i_hp0_dmaster/p_2_in[4]
    SLICE_X8Y9           FDRE                                         r  i_ps/i_hp0_dmaster/buf_rp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.833     1.203    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X8Y9           FDRE                                         r  i_ps/i_hp0_dmaster/buf_rp_reg[4]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.121     1.040    i_ps/i_hp0_dmaster/buf_rp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/sys_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/sys_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.582     0.923    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X0Y40          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_pid/i_bridge_pid/sys_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.142    i_pid/i_bridge_pid/sys_sync[0]
    SLICE_X0Y40          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.850     1.220    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X0Y40          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[1]/C
                         clock pessimism             -0.297     0.923    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.060     0.983    i_pid/i_bridge_pid/sys_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_scope/addr_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/addr_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.563     0.904    i_scope/adcbuf_clk_i
    SLICE_X8Y12          FDRE                                         r  i_scope/addr_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  i_scope/addr_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.123    i_scope/addr_sync[0]
    SLICE_X8Y12          FDRE                                         r  i_scope/addr_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.830     1.200    i_scope/adcbuf_clk_i
    SLICE_X8Y12          FDRE                                         r  i_scope/addr_sync_reg[1]/C
                         clock pessimism             -0.296     0.904    
    SLICE_X8Y12          FDRE (Hold_fdre_C_D)         0.060     0.964    i_scope/addr_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_scope/i_bridge_scope/sys_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_bridge_scope/sys_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.578     0.919    i_scope/i_bridge_scope/sys_clk_i
    SLICE_X0Y33          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.164     1.082 r  i_scope/i_bridge_scope/sys_sync_reg[0]/Q
                         net (fo=1, routed)           0.056     1.138    i_scope/i_bridge_scope/sys_sync[0]
    SLICE_X0Y33          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.844     1.214    i_scope/i_bridge_scope/sys_clk_i
    SLICE_X0Y33          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[1]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.060     0.979    i_scope/i_bridge_scope/sys_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/wr_wdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/wdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.584     0.925    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X2Y40          FDRE                                         r  i_ps/i_gp0_slave/wr_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  i_ps/i_gp0_slave/wr_wdata_reg[13]/Q
                         net (fo=2, routed)           0.130     1.195    i_pid/i_bridge_pid/sys_wdata_i[13]
    SLICE_X3Y39          FDRE                                         r  i_pid/i_bridge_pid/wdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.851     1.221    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X3Y39          FDRE                                         r  i_pid/i_bridge_pid/wdata_o_reg[13]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.070     1.010    i_pid/i_bridge_pid/wdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/ack_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/ack_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.585     0.926    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/i_gp0_slave/ack_cnt_reg[1]/Q
                         net (fo=6, routed)           0.143     1.209    i_ps/i_gp0_slave/ack_cnt_reg_n_0_[1]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.045     1.254 r  i_ps/i_gp0_slave/ack_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.254    i_ps/i_gp0_slave/ack_cnt[3]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[3]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.120     1.059    i_ps/i_gp0_slave/ack_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_wp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.386%)  route 0.133ns (41.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.573     0.914    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.054 r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[28]/Q
                         net (fo=3, routed)           0.133     1.187    i_ps/i_hp0_dmaster/ddr_a_curr_o[28]
    SLICE_X1Y26          LUT5 (Prop_lut5_I4_O)        0.045     1.232 r  i_ps/i_hp0_dmaster/ddr_wp[28]_i_1/O
                         net (fo=1, routed)           0.000     1.232    i_ps/i_hp0_dmaster/ddr_wp[28]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_wp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.836     1.206    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X1Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_wp_reg[28]/C
                         clock pessimism             -0.262     0.944    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.092     1.036    i_ps/i_hp0_dmaster/ddr_wp_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_ps/i_gp0_slave/ack_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/ack_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.585     0.926    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  i_ps/i_gp0_slave/ack_cnt_reg[1]/Q
                         net (fo=6, routed)           0.147     1.213    i_ps/i_gp0_slave/ack_cnt_reg_n_0_[1]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.045     1.258 r  i_ps/i_gp0_slave/ack_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.258    i_ps/i_gp0_slave/ack_cnt[4]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.853     1.223    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y43          FDRE                                         r  i_ps/i_gp0_slave/ack_cnt_reg[4]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     1.060    i_ps/i_gp0_slave/ack_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_ps/i_hp0_dmaster/ddr_b_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.561     0.901    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y16          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  i_ps/i_hp0_dmaster/ddr_b_prev_reg/Q
                         net (fo=2, routed)           0.074     1.123    i_ps/i_hp0_dmaster/ddr_b_prev
    SLICE_X6Y16          LUT4 (Prop_lut4_I1_O)        0.098     1.221 r  i_ps/i_hp0_dmaster/ddr_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.221    i_ps/i_hp0_dmaster/ddr_status[1]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.827     1.197    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X6Y16          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_status_reg[1]/C
                         clock pessimism             -0.295     0.902    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.120     1.021    i_ps/i_hp0_dmaster/ddr_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2    i_scope/adc_a_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3    i_scope/adc_b_buffer/genblk3_0.bram36_sdp_bl_1.bram36_sdp_bl_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y39    i_pid/i_bridge_pid/addr_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y38    i_pid/i_bridge_pid/addr_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y38    i_pid/i_bridge_pid/addr_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y39    i_pid/i_bridge_pid/addr_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X5Y38    i_pid/i_bridge_pid/addr_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y39    i_pid/i_bridge_pid/addr_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y39    i_pid/i_bridge_pid/addr_o_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36    i_pid/i_bridge_pid/addr_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36    i_pid/i_bridge_pid/wdata_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36    i_pid/i_bridge_pid/wdata_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36    i_pid/i_bridge_pid/wdata_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y36    i_pid/i_bridge_pid/wdata_o_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y12    i_scope/addr_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y12    i_scope/addr_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y12    i_scope/addr_sync_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y43    i_ps/i_gp0_slave/ack_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y43    i_ps/i_gp0_slave/ack_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39    i_pid/i_bridge_pid/sys_do_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y40    i_pid/i_bridge_pid/sys_done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y40    i_pid/i_bridge_pid/sys_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y40    i_pid/i_bridge_pid/sys_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y39    i_pid/i_bridge_pid/sys_wr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y39    i_pid/i_bridge_pid/wdata_o_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y44    i_ps/i_gp0_slave/axi_bvalid_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y28    i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y21    i_ps/i_gp0_slave/axi_rdata_o_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X8Y28    i_ps/i_gp0_slave/axi_rdata_o_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 i_scope/set_a_filt_aa_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 1.988ns (36.444%)  route 3.467ns (63.556%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.656     4.817    i_scope/adc_clk_i
    SLICE_X19Y23         FDRE                                         r  i_scope/set_a_filt_aa_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.419     5.236 r  i_scope/set_a_filt_aa_reg[8]/Q
                         net (fo=2, routed)           1.272     6.508    i_scope/set_a_filt_aa_reg_n_0_[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.299     6.807 r  i_scope/sys_rdata_o[8]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.807    i_scope/sys_rdata_o[8]_INST_0_i_11_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I0_O)      0.212     7.019 r  i_scope/sys_rdata_o[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.583     7.602    i_scope/sys_rdata_o[8]_INST_0_i_7_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I4_O)        0.299     7.901 r  i_scope/sys_rdata_o[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.901    i_scope/sys_rdata_o[8]_INST_0_i_4_n_0
    SLICE_X7Y23          MUXF7 (Prop_muxf7_I0_O)      0.212     8.113 r  i_scope/sys_rdata_o[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.436     8.549    i_scope/sys_rdata_o[8]_INST_0_i_3_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I5_O)        0.299     8.848 r  i_scope/sys_rdata_o[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.596     9.444    i_scope/sys_rdata_o[8]_INST_0_i_1_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     9.568 r  i_scope/sys_rdata_o[8]_INST_0/O
                         net (fo=1, routed)           0.580    10.148    sys_rdata[40]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.272 r  i_ps_i_24/O
                         net (fo=1, routed)           0.000    10.272    i_ps/i_gp0_slave/sys_rdata_i[8]
    SLICE_X7Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.494    10.686    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[8]/C
                         clock pessimism              0.000    10.686    
                         clock uncertainty           -0.125    10.561    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    10.592    i_ps/i_gp0_slave/axi_rdata_o_reg[8]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 i_scope/ddr_a_end_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.167ns (40.350%)  route 3.204ns (59.650%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.667     4.828    i_scope/adc_clk_i
    SLICE_X6Y21          FDRE                                         r  i_scope/ddr_a_end_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     5.306 r  i_scope/ddr_a_end_reg[9]/Q
                         net (fo=3, routed)           0.667     5.973    i_scope/ddr_a_end_o[9]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.295     6.268 r  i_scope/sys_rdata_o[9]_INST_0_i_14/O
                         net (fo=1, routed)           0.574     6.843    i_scope/sys_rdata_o[9]_INST_0_i_14_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.124     6.967 r  i_scope/sys_rdata_o[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     6.967    i_scope/sys_rdata_o[9]_INST_0_i_12_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I1_O)      0.214     7.181 r  i_scope/sys_rdata_o[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.599     7.780    i_scope/sys_rdata_o[9]_INST_0_i_7_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.297     8.077 r  i_scope/sys_rdata_o[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.077    i_scope/sys_rdata_o[9]_INST_0_i_4_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I0_O)      0.212     8.289 r  i_scope/sys_rdata_o[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.440     8.728    i_scope/sys_rdata_o[9]_INST_0_i_3_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.299     9.027 r  i_scope/sys_rdata_o[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.489     9.517    i_scope/sys_rdata_o[9]_INST_0_i_1_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     9.641 r  i_scope/sys_rdata_o[9]_INST_0/O
                         net (fo=1, routed)           0.434    10.075    sys_rdata[41]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.199 r  i_ps_i_23/O
                         net (fo=1, routed)           0.000    10.199    i_ps/i_gp0_slave/sys_rdata_i[9]
    SLICE_X7Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.494    10.686    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[9]/C
                         clock pessimism              0.000    10.686    
                         clock uncertainty           -0.125    10.561    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    10.592    i_ps/i_gp0_slave/axi_rdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 i_scope/ddr_a_end_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.979ns (36.919%)  route 3.381ns (63.081%))
  Logic Levels:           8  (LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.708     4.869    i_scope/adc_clk_i
    SLICE_X3Y25          FDRE                                         r  i_scope/ddr_a_end_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     5.325 r  i_scope/ddr_a_end_reg[13]/Q
                         net (fo=3, routed)           0.735     6.060    i_scope/ddr_a_end_o[13]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.124     6.184 r  i_scope/sys_rdata_o[13]_INST_0_i_19/O
                         net (fo=1, routed)           0.536     6.720    i_scope/sys_rdata_o[13]_INST_0_i_19_n_0
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.844 r  i_scope/sys_rdata_o[13]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     6.844    i_scope/sys_rdata_o[13]_INST_0_i_16_n_0
    SLICE_X15Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     7.061 r  i_scope/sys_rdata_o[13]_INST_0_i_11/O
                         net (fo=1, routed)           0.326     7.387    i_scope/sys_rdata_o[13]_INST_0_i_11_n_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I4_O)        0.299     7.686 r  i_scope/sys_rdata_o[13]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.686    i_scope/sys_rdata_o[13]_INST_0_i_8_n_0
    SLICE_X15Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     7.898 r  i_scope/sys_rdata_o[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.800     8.699    i_scope/sys_rdata_o[13]_INST_0_i_7_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.299     8.998 r  i_scope/sys_rdata_o[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     9.485    i_scope/sys_rdata_o[13]_INST_0_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.609 r  i_scope/sys_rdata_o[13]_INST_0/O
                         net (fo=1, routed)           0.496    10.105    sys_rdata[45]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  i_ps_i_19/O
                         net (fo=1, routed)           0.000    10.229    i_ps/i_gp0_slave/sys_rdata_i[13]
    SLICE_X8Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.495    10.688    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X8Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.000    10.688    
                         clock uncertainty           -0.125    10.562    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.077    10.639    i_ps/i_gp0_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_kk_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 2.036ns (38.127%)  route 3.304ns (61.873%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.663     4.824    i_scope/adc_clk_i
    SLICE_X10Y23         FDSE                                         r  i_scope/set_b_filt_kk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDSE (Prop_fdse_C_Q)         0.518     5.342 r  i_scope/set_b_filt_kk_reg[10]/Q
                         net (fo=2, routed)           0.835     6.178    i_scope/set_b_filt_kk_reg_n_0_[10]
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.302 r  i_scope/sys_rdata_o[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.544     6.845    i_scope/sys_rdata_o[10]_INST_0_i_14_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.124     6.969 r  i_scope/sys_rdata_o[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     6.969    i_scope/sys_rdata_o[10]_INST_0_i_12_n_0
    SLICE_X12Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     7.183 r  i_scope/sys_rdata_o[10]_INST_0_i_7/O
                         net (fo=1, routed)           0.652     7.835    i_scope/sys_rdata_o[10]_INST_0_i_7_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I4_O)        0.297     8.132 r  i_scope/sys_rdata_o[10]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.132    i_scope/sys_rdata_o[10]_INST_0_i_4_n_0
    SLICE_X13Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     8.344 r  i_scope/sys_rdata_o[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.493     8.836    i_scope/sys_rdata_o[10]_INST_0_i_3_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I5_O)        0.299     9.135 r  i_scope/sys_rdata_o[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.154     9.290    i_scope/sys_rdata_o[10]_INST_0_i_1_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124     9.414 r  i_scope/sys_rdata_o[10]_INST_0/O
                         net (fo=1, routed)           0.626    10.040    sys_rdata[42]
    SLICE_X7Y28          LUT4 (Prop_lut4_I3_O)        0.124    10.164 r  i_ps_i_22/O
                         net (fo=1, routed)           0.000    10.164    i_ps/i_gp0_slave/sys_rdata_i[10]
    SLICE_X7Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.494    10.686    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X7Y28          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.000    10.686    
                         clock uncertainty           -0.125    10.561    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    10.590    i_ps/i_gp0_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 i_scope/set_b_filt_kk_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.974ns (37.094%)  route 3.348ns (62.906%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 10.726 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.673     4.834    i_scope/adc_clk_i
    SLICE_X9Y16          FDSE                                         r  i_scope/set_b_filt_kk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDSE (Prop_fdse_C_Q)         0.456     5.290 r  i_scope/set_b_filt_kk_reg[5]/Q
                         net (fo=2, routed)           1.126     6.416    i_scope/set_b_filt_kk_reg_n_0_[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.124     6.540 r  i_scope/sys_rdata_o[5]_INST_0_i_14/O
                         net (fo=1, routed)           0.297     6.837    i_scope/sys_rdata_o[5]_INST_0_i_14_n_0
    SLICE_X11Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.961 r  i_scope/sys_rdata_o[5]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     6.961    i_scope/sys_rdata_o[5]_INST_0_i_10_n_0
    SLICE_X11Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     7.178 r  i_scope/sys_rdata_o[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.457     7.635    i_scope/sys_rdata_o[5]_INST_0_i_7_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.299     7.934 r  i_scope/sys_rdata_o[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.934    i_scope/sys_rdata_o[5]_INST_0_i_4_n_0
    SLICE_X8Y18          MUXF7 (Prop_muxf7_I0_O)      0.209     8.143 r  i_scope/sys_rdata_o[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.314     8.457    i_scope/sys_rdata_o[5]_INST_0_i_3_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.297     8.754 r  i_scope/sys_rdata_o[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.407     9.161    i_scope/sys_rdata_o[5]_INST_0_i_1_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I1_O)        0.124     9.285 r  i_scope/sys_rdata_o[5]_INST_0/O
                         net (fo=1, routed)           0.747    10.032    sys_rdata[37]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.124    10.156 r  i_ps_i_27/O
                         net (fo=1, routed)           0.000    10.156    i_ps/i_gp0_slave/sys_rdata_i[5]
    SLICE_X5Y24          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.534    10.726    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X5Y24          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.000    10.726    
                         clock uncertainty           -0.125    10.601    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.029    10.630    i_ps/i_gp0_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 i_scope/adc_b_buf_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.702ns (51.385%)  route 2.556ns (48.615%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.708     4.870    i_scope/adc_clk_i
    RAMB36_X2Y3          RAMB36E1                                     r  i_scope/adc_b_buf_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.324 r  i_scope/adc_b_buf_reg_3/DOBDO[0]
                         net (fo=1, routed)           1.988     9.312    i_scope/adc_b_rd[6]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.436 r  i_scope/sys_rdata_o[6]_INST_0/O
                         net (fo=1, routed)           0.568    10.004    sys_rdata[38]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.128 r  i_ps_i_26/O
                         net (fo=1, routed)           0.000    10.128    i_ps/i_gp0_slave/sys_rdata_i[6]
    SLICE_X4Y20          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.540    10.733    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y20          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[6]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty           -0.125    10.607    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.081    10.688    i_ps/i_gp0_slave/axi_rdata_o_reg[6]
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 i_scope/adc_a_buf_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.826ns (54.701%)  route 2.340ns (45.299%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    4.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.715     4.877    i_scope/adc_clk_i
    RAMB36_X1Y1          RAMB36E1                                     r  i_scope/adc_a_buf_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.331 r  i_scope/adc_a_buf_reg_1/DOBDO[0]
                         net (fo=1, routed)           1.141     8.472    i_scope/adc_a_rd[2]
    SLICE_X25Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.596 r  i_scope/sys_rdata_o[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.896     9.492    i_scope/sys_rdata_o[2]_INST_0_i_3_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.616 r  i_scope/sys_rdata_o[2]_INST_0/O
                         net (fo=1, routed)           0.303     9.919    sys_rdata[34]
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.124    10.043 r  i_ps_i_30/O
                         net (fo=1, routed)           0.000    10.043    i_ps/i_gp0_slave/sys_rdata_i[2]
    SLICE_X10Y17         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.499    10.691    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X10Y17         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[2]/C
                         clock pessimism              0.000    10.691    
                         clock uncertainty           -0.125    10.566    
    SLICE_X10Y17         FDRE (Setup_fdre_C_D)        0.081    10.647    i_ps/i_gp0_slave/axi_rdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 i_scope/set_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.850ns (35.601%)  route 3.346ns (64.399%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.664     4.825    i_scope/adc_clk_i
    SLICE_X13Y27         FDRE                                         r  i_scope/set_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456     5.281 r  i_scope/set_dec_reg[1]/Q
                         net (fo=10, routed)          1.130     6.411    i_scope/set_dec_reg_n_0_[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124     6.535 r  i_scope/sys_rdata_o[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.542     7.077    i_scope/sys_rdata_o[1]_INST_0_i_18_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I0_O)        0.124     7.201 r  i_scope/sys_rdata_o[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.201    i_scope/sys_rdata_o[1]_INST_0_i_14_n_0
    SLICE_X8Y17          MUXF7 (Prop_muxf7_I0_O)      0.209     7.410 r  i_scope/sys_rdata_o[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.467     7.877    i_scope/sys_rdata_o[1]_INST_0_i_11_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.297     8.174 r  i_scope/sys_rdata_o[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     8.174    i_scope/sys_rdata_o[1]_INST_0_i_8_n_0
    SLICE_X13Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.391 r  i_scope/sys_rdata_o[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.756     9.147    i_scope/sys_rdata_o[1]_INST_0_i_2_n_0
    SLICE_X20Y20         LUT6 (Prop_lut6_I4_O)        0.299     9.446 r  i_scope/sys_rdata_o[1]_INST_0/O
                         net (fo=1, routed)           0.452     9.898    sys_rdata[33]
    SLICE_X20Y20         LUT6 (Prop_lut6_I1_O)        0.124    10.022 r  i_ps_i_31/O
                         net (fo=1, routed)           0.000    10.022    i_ps/i_gp0_slave/sys_rdata_i[1]
    SLICE_X20Y20         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.488    10.680    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X20Y20         FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.000    10.680    
                         clock uncertainty           -0.125    10.555    
    SLICE_X20Y20         FDRE (Setup_fdre_C_D)        0.077    10.632    i_ps/i_gp0_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 i_scope/set_a_filt_aa_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.981ns (37.735%)  route 3.269ns (62.265%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.660     4.821    i_scope/adc_clk_i
    SLICE_X18Y21         FDRE                                         r  i_scope/set_a_filt_aa_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDRE (Prop_fdre_C_Q)         0.419     5.240 r  i_scope/set_a_filt_aa_reg[7]/Q
                         net (fo=2, routed)           1.246     6.486    i_scope/set_a_filt_aa_reg_n_0_[7]
    SLICE_X7Y18          LUT6 (Prop_lut6_I0_O)        0.297     6.783 r  i_scope/sys_rdata_o[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     6.783    i_scope/sys_rdata_o[7]_INST_0_i_11_n_0
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I0_O)      0.212     6.995 r  i_scope/sys_rdata_o[7]_INST_0_i_7/O
                         net (fo=1, routed)           0.483     7.478    i_scope/sys_rdata_o[7]_INST_0_i_7_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I4_O)        0.299     7.777 r  i_scope/sys_rdata_o[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.777    i_scope/sys_rdata_o[7]_INST_0_i_4_n_0
    SLICE_X10Y19         MUXF7 (Prop_muxf7_I0_O)      0.209     7.986 r  i_scope/sys_rdata_o[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.690     8.676    i_scope/sys_rdata_o[7]_INST_0_i_3_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.297     8.973 r  i_scope/sys_rdata_o[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.403     9.376    i_scope/sys_rdata_o[7]_INST_0_i_1_n_0
    SLICE_X5Y18          LUT6 (Prop_lut6_I1_O)        0.124     9.500 r  i_scope/sys_rdata_o[7]_INST_0/O
                         net (fo=1, routed)           0.447     9.947    sys_rdata[39]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.071 r  i_ps_i_25/O
                         net (fo=1, routed)           0.000    10.071    i_ps/i_gp0_slave/sys_rdata_i[7]
    SLICE_X4Y20          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.540    10.733    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y20          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[7]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty           -0.125    10.607    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.077    10.684    i_ps/i_gp0_slave/axi_rdata_o_reg[7]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 i_scope/ddr_control_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 1.969ns (37.797%)  route 3.240ns (62.203%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -2.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 10.733 - 8.000 ) 
    Source Clock Delay      (SCD):    4.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_analog/i_clk/O
                         net (fo=1, routed)           2.076     3.059    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        1.670     4.831    i_scope/adc_clk_i
    SLICE_X13Y18         FDRE                                         r  i_scope/ddr_control_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.287 r  i_scope/ddr_control_reg[4]/Q
                         net (fo=2, routed)           0.922     6.209    i_scope/ddr_control_o[4]
    SLICE_X8Y20          LUT5 (Prop_lut5_I2_O)        0.124     6.333 r  i_scope/sys_rdata_o[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.528     6.861    i_scope/sys_rdata_o[4]_INST_0_i_13_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     6.985 r  i_scope/sys_rdata_o[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.985    i_scope/sys_rdata_o[4]_INST_0_i_9_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I0_O)      0.209     7.194 r  i_scope/sys_rdata_o[4]_INST_0_i_7/O
                         net (fo=1, routed)           0.484     7.678    i_scope/sys_rdata_o[4]_INST_0_i_7_n_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.297     7.975 r  i_scope/sys_rdata_o[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.975    i_scope/sys_rdata_o[4]_INST_0_i_4_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212     8.187 r  i_scope/sys_rdata_o[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.433     8.620    i_scope/sys_rdata_o[4]_INST_0_i_3_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.299     8.919 r  i_scope/sys_rdata_o[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.351     9.270    i_scope/sys_rdata_o[4]_INST_0_i_1_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  i_scope/sys_rdata_o[4]_INST_0/O
                         net (fo=1, routed)           0.522     9.917    sys_rdata[36]
    SLICE_X4Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.041 r  i_ps_i_28/O
                         net (fo=1, routed)           0.000    10.041    i_ps/i_gp0_slave/sys_rdata_i[4]
    SLICE_X4Y20          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         1.540    10.733    i_ps/i_gp0_slave/axi_clk_i
    SLICE_X4Y20          FDRE                                         r  i_ps/i_gp0_slave/axi_rdata_o_reg[4]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty           -0.125    10.607    
    SLICE_X4Y20          FDRE (Setup_fdre_C_D)        0.079    10.686    i_ps/i_gp0_slave/axi_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         10.686    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_pid/i_bridge_pid/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/i_bridge_pid/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.776%)  route 0.116ns (45.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.581     1.636    i_pid/i_bridge_pid/clk_i
    SLICE_X1Y38          FDRE                                         r  i_pid/i_bridge_pid/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.777 r  i_pid/i_bridge_pid/dst_done_reg/Q
                         net (fo=1, routed)           0.116     1.894    i_pid/i_bridge_pid/dst_done
    SLICE_X0Y40          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.850     1.220    i_pid/i_bridge_pid/sys_clk_i
    SLICE_X0Y40          FDRE                                         r  i_pid/i_bridge_pid/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.220    
                         clock uncertainty            0.125     1.345    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.075     1.420    i_pid/i_bridge_pid/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.553     1.608    i_scope/adc_clk_i
    SLICE_X6Y25          FDRE                                         r  i_scope/ddr_b_base_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.772 r  i_scope/ddr_b_base_reg[24]/Q
                         net (fo=2, routed)           0.094     1.866    i_ps/i_hp0_dmaster/ddr_b_base_i[24]
    SLICE_X7Y25          LUT5 (Prop_lut5_I4_O)        0.045     1.911 r  i_ps/i_hp0_dmaster/ddr_b_curr[24]_i_1/O
                         net (fo=1, routed)           0.000     1.911    i_ps/i_hp0_dmaster/ddr_b_curr[24]_i_1_n_0
    SLICE_X7Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.818     1.188    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X7Y25          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[24]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.125     1.313    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.092     1.405    i_ps/i_hp0_dmaster/ddr_b_curr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.573     1.628    i_scope/adc_clk_i
    SLICE_X4Y26          FDRE                                         r  i_scope/ddr_b_base_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.164     1.792 r  i_scope/ddr_b_base_reg[25]/Q
                         net (fo=2, routed)           0.094     1.886    i_ps/i_hp0_dmaster/ddr_b_base_i[25]
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.045     1.931 r  i_ps/i_hp0_dmaster/ddr_b_curr[25]_i_1/O
                         net (fo=1, routed)           0.000     1.931    i_ps/i_hp0_dmaster/ddr_b_curr[25]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.838     1.208    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[25]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.125     1.333    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.091     1.424    i_ps/i_hp0_dmaster/ddr_b_curr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 i_scope/i_bridge_scope/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_bridge_scope/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.164ns (51.528%)  route 0.154ns (48.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.577     1.632    i_scope/i_bridge_scope/clk_i
    SLICE_X0Y32          FDRE                                         r  i_scope/i_bridge_scope/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164     1.796 r  i_scope/i_bridge_scope/dst_done_reg/Q
                         net (fo=2, routed)           0.154     1.950    i_scope/i_bridge_scope/dst_done
    SLICE_X0Y33          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.844     1.214    i_scope/i_bridge_scope/sys_clk_i
    SLICE_X0Y33          FDRE                                         r  i_scope/i_bridge_scope/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.125     1.339    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.085     1.424    i_scope/i_bridge_scope/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.575     1.630    i_scope/adc_clk_i
    SLICE_X2Y28          FDRE                                         r  i_scope/ddr_a_base_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  i_scope/ddr_a_base_reg[30]/Q
                         net (fo=2, routed)           0.148     1.919    i_ps/i_hp0_dmaster/ddr_a_base_i[30]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  i_ps/i_hp0_dmaster/ddr_a_curr[30]_i_1/O
                         net (fo=1, routed)           0.000     1.964    i_ps/i_hp0_dmaster/ddr_a_curr[30]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.841     1.211    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y28          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.125     1.336    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.091     1.427    i_ps/i_hp0_dmaster/ddr_a_curr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.579     1.634    i_scope/adc_clk_i
    SLICE_X5Y17          FDRE                                         r  i_scope/ddr_a_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     1.775 r  i_scope/ddr_a_base_reg[1]/Q
                         net (fo=2, routed)           0.149     1.924    i_ps/i_hp0_dmaster/ddr_a_base_i[1]
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.045     1.969 r  i_ps/i_hp0_dmaster/ddr_a_curr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.969    i_ps/i_hp0_dmaster/ddr_a_curr[1]_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.844     1.214    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X5Y18          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[1]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.125     1.339    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.091     1.430    i_ps/i_hp0_dmaster/ddr_a_curr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.575     1.630    i_scope/adc_clk_i
    SLICE_X3Y21          FDRE                                         r  i_scope/ddr_a_base_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  i_scope/ddr_a_base_reg[12]/Q
                         net (fo=2, routed)           0.157     1.928    i_ps/i_hp0_dmaster/ddr_a_base_i[12]
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.045     1.973 r  i_ps/i_hp0_dmaster/ddr_a_curr[12]_i_1/O
                         net (fo=1, routed)           0.000     1.973    i_ps/i_hp0_dmaster/ddr_a_curr[12]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.841     1.211    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y21          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[12]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.125     1.336    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.091     1.427    i_ps/i_hp0_dmaster/ddr_a_curr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.839%)  route 0.165ns (44.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.575     1.630    i_scope/adc_clk_i
    SLICE_X0Y19          FDRE                                         r  i_scope/ddr_a_base_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.794 r  i_scope/ddr_a_base_reg[6]/Q
                         net (fo=2, routed)           0.165     1.959    i_ps/i_hp0_dmaster/ddr_a_base_i[6]
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.045     2.004 r  i_ps/i_hp0_dmaster/ddr_a_curr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.004    i_ps/i_hp0_dmaster/ddr_a_curr[6]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.843     1.213    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X2Y19          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.125     1.338    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.092     1.430    i_ps/i_hp0_dmaster/ddr_a_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 i_scope/ddr_a_base_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.791%)  route 0.203ns (52.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.575     1.630    i_scope/adc_clk_i
    SLICE_X2Y27          FDRE                                         r  i_scope/ddr_a_base_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.141     1.771 r  i_scope/ddr_a_base_reg[26]/Q
                         net (fo=2, routed)           0.203     1.974    i_ps/i_hp0_dmaster/ddr_a_base_i[26]
    SLICE_X3Y26          LUT5 (Prop_lut5_I4_O)        0.045     2.019 r  i_ps/i_hp0_dmaster/ddr_a_curr[26]_i_1/O
                         net (fo=1, routed)           0.000     2.019    i_ps/i_hp0_dmaster/ddr_a_curr[26]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.838     1.208    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X3Y26          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.125     1.333    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.424    i_ps/i_hp0_dmaster/ddr_a_curr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 i_scope/ddr_b_base_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ps/i_hp0_dmaster/ddr_b_curr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.683%)  route 0.229ns (52.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    i_analog/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_analog/i_clk/O
                         net (fo=1, routed)           0.627     1.029    i_analog/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  i_analog/i_adc_buf/O
                         net (fo=1392, routed)        0.575     1.630    i_scope/adc_clk_i
    SLICE_X4Y22          FDRE                                         r  i_scope/ddr_b_base_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.164     1.794 r  i_scope/ddr_b_base_reg[20]/Q
                         net (fo=2, routed)           0.229     2.023    i_ps/i_hp0_dmaster/ddr_b_base_i[20]
    SLICE_X4Y21          LUT5 (Prop_lut5_I4_O)        0.045     2.068 r  i_ps/i_hp0_dmaster/ddr_b_curr[20]_i_1/O
                         net (fo=1, routed)           0.000     2.068    i_ps/i_hp0_dmaster/ddr_b_curr[20]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    i_ps/system_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  i_ps/system_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=435, routed)         0.841     1.211    i_ps/i_hp0_dmaster/axi_clk_i
    SLICE_X4Y21          FDRE                                         r  i_ps/i_hp0_dmaster/ddr_b_curr_reg[20]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.125     1.336    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121     1.457    i_ps/i_hp0_dmaster/ddr_b_curr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.611    





