INFO-FLOW: Workspace /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution opened at Tue Sep 20 15:17:11 BST 2022
Execute     set_part xc7z045ffg900-2 -tool vivado 
Execute       ap_part_info -name xc7z045ffg900-2 -data single -quiet 
Command       ap_part_info done; 1.8 sec.
Execute       ap_part_info -name xc7z045ffg900-2 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z045:-ffg900:-2 
Execute         get_default_platform 
Execute         license_isbetapart xc7z045 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.18 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xc7z045-ffg900-2 
Execute         ap_part_info -name xc7z045-ffg900-2 -data resources 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 54650} {LUT 218600} {FF 437200} {DSP48E 900} {BRAM 1090} {URAM 0} 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.25 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       get_default_platform 
Command     set_part done; 2.17 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_dataflow -default_channel fifo -fifo_depth 2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_dataflow -strict_mode warning 
Execute     cleanup_all 
INFO-FLOW: Workspace /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution opened at Tue Sep 20 15:17:17 BST 2022
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z045-ffg900-2 
Execute         ap_part_info -name xc7z045-ffg900-2 -data single -quiet 
Command         ap_part_info done; 0.96 sec.
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z045:-ffg900:-2 
Execute           get_default_platform 
Execute           license_isbetapart xc7z045 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.13 sec.
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.19 sec.
Command           ap_source done; 0.19 sec.
Execute           ap_part_info -data single -name xc7z045-ffg900-2 
Execute           ap_part_info -name xc7z045-ffg900-2 -data resources 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info 
Execute           config_chip_info -quiet -resource {SLICE 54650} {LUT 218600} {FF 437200} {DSP48E 900} {BRAM 1090} {URAM 0} 
Execute           ap_part_info -name xc7z045-ffg900-2 -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.24 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         get_default_platform 
Command       set_part done; 1.33 sec.
Execute       ap_part_info -data single -name xc7z045-ffg900-2 
Execute       ap_part_info -name xc7z045-ffg900-2 -data resources 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 54650} {LUT 218600} {FF 437200} {DSP48E 900} {BRAM 1090} {URAM 0} 
Execute       ap_part_info -name xc7z045-ffg900-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute       config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
Execute       config_dataflow -strict_mode=warning 
Command     open_solution done; 1.59 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'partition_0/src/import_conv1first_Conv2D.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling partition_0/src/import_conv1first_Conv2D.cpp as C++
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
Execute         is_encrypted partition_0/src/import_conv1first_Conv2D.cpp 
Execute         ap_part_info -name xc7z045-ffg900-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "partition_0/src/import_conv1first_Conv2D.cpp"   -std=c++11 -fexceptions -Ipartition_0/include -Ipartition_0/data -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E partition_0/src/import_conv1first_Conv2D.cpp -std=c++11 -fexceptions -Ipartition_0/include -Ipartition_0/data -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp
Command         clang done; 3.34 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 8.6 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++11 -fexceptions -Ipartition_0/include -Ipartition_0/data -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/hlslib/include  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp"  -o "/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++11 -fexceptions -Ipartition_0/include -Ipartition_0/data -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware -I/home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/hlslib/include -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -o /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from partition_0/src/import_conv1first_Conv2D.cpp:1:
In file included from partition_0/src/import_conv1first_Conv2D.cpp:1:
In file included from partition_0/include/import_conv1first_Conv2D.hpp:4:
In file included from /home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:21:
In file included from /home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/common.hpp:21:
In file included from /home/michal/miniconda3/envs/fpgaconvnet/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/system.hpp:4:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command         clang done; 12.16 sec.
INFO-FLOW: Done: GCC PP time: 24.1 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp std=c++11 -directive=/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 7.94 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp std=c++11 -directive=/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/all.directive.json -quiet -fix-errors /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command         tidy_31 done; 6.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/xilinx-dataflow-lawyer.import_conv1first_Conv2D.pp.0.cpp.diag.yml /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/xilinx-dataflow-lawyer.import_conv1first_Conv2D.pp.0.cpp.out.log 2> /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/xilinx-dataflow-lawyer.import_conv1first_Conv2D.pp.0.cpp.err.log 
Command         ap_eval done; 5.63 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/import_conv1first_Conv2D.cpp:197:2
Execute         send_msg_by_id WARNING @200-471@%s%s 1 partition_0/src/import_conv1first_Conv2D.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/import_conv1first_Conv2D.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp std=c++11 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/tidy-3.1.import_conv1first_Conv2D.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/tidy-3.1.import_conv1first_Conv2D.pp.0.cpp.out.log 2> /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/tidy-3.1.import_conv1first_Conv2D.pp.0.cpp.err.log 
Command           ap_eval done; 13.99 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/xilinx-legacy-rewriter.import_conv1first_Conv2D.pp.0.cpp.out.log 2> /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/xilinx-legacy-rewriter.import_conv1first_Conv2D.pp.0.cpp.err.log 
Command           ap_eval done; error code: 1; 0.76 sec.
Command         tidy_31 done; 16.04 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 27.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pragma.1.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/michal/Desktop/fpgaconvnet-tutorial/partition_0/solution/.autopilot/db/import_conv1first_Conv2D.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
