{"Source Block": ["hdl/projects/fmcomms1/zed/system_top.v@173:183@HdlIdDef", "\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n"], "Clone Blocks": [["hdl/projects/fmcomms2/zed/system_top.v@185:195", "  output          spi_mosi;\n  input           spi_miso;\n\n  // internal signals\n\n  wire    [48:0]  gpio_i;\n  wire    [48:0]  gpio_o;\n  wire    [48:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@152:162", "  inout           iic_sda;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n"], ["hdl/projects/fmcomms1/zed/system_top.v@171:181", "\n  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/ad9467_fmc/zed/system_top.v@159:169", "\n// internal signals\nwire   [ 1:0]   spi_csn;\nwire            spi_miso;\nwire            spi_mosi;\nwire    [31:0]  gpio_i;\nwire    [31:0]  gpio_o;\nwire    [31:0]  gpio_t;\nwire    [ 1:0]  iic_mux_scl_i_s;\nwire    [ 1:0]  iic_mux_scl_o_s;\nwire            iic_mux_scl_t_s;\n"], ["hdl/projects/motor_control/zed/system_top.v@206:216", "  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  // instantiations\n\n"], ["hdl/projects/adv7511/zed/system_top.v@134:144", "\n  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/ad9625_fmc/vc707/system_top.v@184:194", "  inout           spi_clk_sdio;\n\n  // internal signals\n\n  wire    [1:0]   gpio_i;\n  wire    [1:0]   gpio_o;\n  wire    [1:0]   gpio_t;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            spi_clk;\n"], ["hdl/projects/ad9467_fmc/zed/system_top.v@165:175", "wire    [31:0]  gpio_o;\nwire    [31:0]  gpio_t;\nwire    [ 1:0]  iic_mux_scl_i_s;\nwire    [ 1:0]  iic_mux_scl_o_s;\nwire            iic_mux_scl_t_s;\nwire    [ 1:0]  iic_mux_sda_i_s;\nwire    [ 1:0]  iic_mux_sda_o_s;\nwire            iic_mux_sda_t_s;\n\n// instantiations\n\n"], ["hdl/projects/pmods/xfest14_zed/system_top.v@208:218", "  // internal signals\n\n  wire    [48:0]  gpio_i;\n  wire    [48:0]  gpio_o;\n  wire    [48:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@155:165", "\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n"], ["hdl/projects/fmcomms1/zed/system_top.v@172:182", "  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n"], ["hdl/projects/ad9467_fmc/zed/system_top.v@157:167", "output          spi_csn_clk;\ninout           spi_sdio;\n\n// internal signals\nwire   [ 1:0]   spi_csn;\nwire            spi_miso;\nwire            spi_mosi;\nwire    [31:0]  gpio_i;\nwire    [31:0]  gpio_o;\nwire    [31:0]  gpio_t;\nwire    [ 1:0]  iic_mux_scl_i_s;\n"], ["hdl/projects/pmods/xfest14_zed/system_top.v@207:217", "\n  // internal signals\n\n  wire    [48:0]  gpio_i;\n  wire    [48:0]  gpio_o;\n  wire    [48:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n"], ["hdl/projects/pmods/xfest14_zed/system_top.v@206:216", "  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [48:0]  gpio_i;\n  wire    [48:0]  gpio_o;\n  wire    [48:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n"], ["hdl/projects/adv7511/zed/system_top.v@141:151", "  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  // instantiations\n\n  genvar n;\n"], ["hdl/projects/motor_control/zed/system_top.v@200:210", "\n  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/motor_control/zed/system_top.v@201:211", "  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n"], ["hdl/projects/ad9467_fmc/zed/system_top.v@158:168", "inout           spi_sdio;\n\n// internal signals\nwire   [ 1:0]   spi_csn;\nwire            spi_miso;\nwire            spi_mosi;\nwire    [31:0]  gpio_i;\nwire    [31:0]  gpio_o;\nwire    [31:0]  gpio_t;\nwire    [ 1:0]  iic_mux_scl_i_s;\nwire    [ 1:0]  iic_mux_scl_o_s;\n"], ["hdl/projects/ad9467_fmc/zed/system_top.v@166:176", "wire    [31:0]  gpio_t;\nwire    [ 1:0]  iic_mux_scl_i_s;\nwire    [ 1:0]  iic_mux_scl_o_s;\nwire            iic_mux_scl_t_s;\nwire    [ 1:0]  iic_mux_sda_i_s;\nwire    [ 1:0]  iic_mux_sda_o_s;\nwire            iic_mux_sda_t_s;\n\n// instantiations\n\ngenvar n;\n"], ["hdl/projects/motor_control/zed/system_top.v@202:212", "\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@179:189", "  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  // instantiations\n"], ["hdl/projects/adv7511/zed/system_top.v@135:145", "  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n"], ["hdl/projects/adv7511/zed/system_top.v@140:150", "  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  // instantiations\n\n"], ["hdl/projects/motor_control/zed/system_top.v@207:217", "  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  // instantiations\n\n  genvar n;\n"], ["hdl/projects/pmods/xfest14_zed/system_top.v@209:219", "\n  wire    [48:0]  gpio_i;\n  wire    [48:0]  gpio_o;\n  wire    [48:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@153:163", "\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@175:185", "\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@154:164", "  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n"], ["hdl/projects/adv7511/zed/system_top.v@136:146", "\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n"], ["hdl/projects/pmods/xfest14_zed/system_top.v@213:223", "  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  // instantiations\n"], ["hdl/projects/fmcomms1/zed/system_top.v@174:184", "  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n  wire            iic_mux_scl_t_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@151:161", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"]], "Diff Content": {"Delete": [], "Add": [[178, "  wire            dac_clk;\n"], [178, "  wire            dac_valid_0;\n"], [178, "  wire            dac_enable_0;\n"], [178, "  wire            dac_valid_1;\n"], [178, "  wire            dac_enable_1;\n"], [178, "  wire    [63:0]  dac_dma_rdata;\n"], [178, "  wire            adc_clk;\n"], [178, "  wire            adc_valid_0;\n"], [178, "  wire            adc_enable_0;\n"], [178, "  wire    [15:0]  adc_data_0;\n"], [178, "  wire            adc_valid_1;\n"], [178, "  wire            adc_enable_1;\n"], [178, "  wire    [15:0]  adc_data_1;\n"]]}}