![alt text](https://github.com/AliAnilKocak/verilog_mux3x8_example_logical/blob/master/DalgaFormlari.jpg)
