
Robot3_F103RB_origin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008880  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  0800898c  0800898c  0001898c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008cc0  08008cc0  00018cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008cc4  08008cc4  00018cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08008cc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000278  2000000c  08008cd4  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000284  08008cd4  00020284  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00009d0a  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001822d  00000000  00000000  00029d3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000030ad  00000000  00000000  00041f6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e58  00000000  00000000  00045020  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d00  00000000  00000000  00045e78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000424d  00000000  00000000  00046b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004adc5  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003920  00000000  00000000  0004ae44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08008974 	.word	0x08008974

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08008974 	.word	0x08008974

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f002 f9b5 	bl	80024e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f008 fbd9 	bl	800892c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 f9f5 	bl	8000568 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	08008cc8 	.word	0x08008cc8
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800018c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000190:	20000284 	.word	0x20000284

08000194 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <BusFault_Handler>
	...

08000198 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b08a      	sub	sp, #40	; 0x28
 800019c:	af00      	add	r7, sp, #0
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800019e:	4b48      	ldr	r3, [pc, #288]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001a0:	4a48      	ldr	r2, [pc, #288]	; (80002c4 <MX_ADC1_Init+0x12c>)
 80001a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001a4:	4b46      	ldr	r3, [pc, #280]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80001aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001ac:	4b44      	ldr	r3, [pc, #272]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ae:	2200      	movs	r2, #0
 80001b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001b2:	4b43      	ldr	r3, [pc, #268]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001b4:	2200      	movs	r2, #0
 80001b6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001b8:	4b41      	ldr	r3, [pc, #260]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80001be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80001c0:	4b3f      	ldr	r3, [pc, #252]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80001c6:	4b3e      	ldr	r3, [pc, #248]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001c8:	2205      	movs	r2, #5
 80001ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80001cc:	483c      	ldr	r0, [pc, #240]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ce:	f002 fa2b 	bl	8002628 <HAL_ADC_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d003      	beq.n	80001e0 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 80001d8:	2146      	movs	r1, #70	; 0x46
 80001da:	483b      	ldr	r0, [pc, #236]	; (80002c8 <MX_ADC1_Init+0x130>)
 80001dc:	f001 fd66 	bl	8001cac <_Error_Handler>
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80001e0:	4b3a      	ldr	r3, [pc, #232]	; (80002cc <MX_ADC1_Init+0x134>)
 80001e2:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 4095;
 80001e4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001e8:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.LowThreshold = 2363;
 80001ea:	f640 133b 	movw	r3, #2363	; 0x93b
 80001ee:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_15;
 80001f0:	230f      	movs	r3, #15
 80001f2:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.ITMode = ENABLE;
 80001f4:	2301      	movs	r3, #1
 80001f6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80001f8:	f107 0310 	add.w	r3, r7, #16
 80001fc:	4619      	mov	r1, r3
 80001fe:	4830      	ldr	r0, [pc, #192]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000200:	f003 f84a 	bl	8003298 <HAL_ADC_AnalogWDGConfig>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d003      	beq.n	8000212 <MX_ADC1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800020a:	2152      	movs	r1, #82	; 0x52
 800020c:	482e      	ldr	r0, [pc, #184]	; (80002c8 <MX_ADC1_Init+0x130>)
 800020e:	f001 fd4d 	bl	8001cac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8000212:	2309      	movs	r3, #9
 8000214:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000216:	2301      	movs	r3, #1
 8000218:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800021a:	2307      	movs	r3, #7
 800021c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	4619      	mov	r1, r3
 8000222:	4827      	ldr	r0, [pc, #156]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000224:	f002 fe74 	bl	8002f10 <HAL_ADC_ConfigChannel>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d003      	beq.n	8000236 <MX_ADC1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800022e:	215c      	movs	r1, #92	; 0x5c
 8000230:	4825      	ldr	r0, [pc, #148]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000232:	f001 fd3b 	bl	8001cac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8000236:	230c      	movs	r3, #12
 8000238:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800023a:	2302      	movs	r3, #2
 800023c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4619      	mov	r1, r3
 8000242:	481f      	ldr	r0, [pc, #124]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000244:	f002 fe64 	bl	8002f10 <HAL_ADC_ConfigChannel>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d003      	beq.n	8000256 <MX_ADC1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800024e:	2165      	movs	r1, #101	; 0x65
 8000250:	481d      	ldr	r0, [pc, #116]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000252:	f001 fd2b 	bl	8001cac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8000256:	230d      	movs	r3, #13
 8000258:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800025a:	2303      	movs	r3, #3
 800025c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4619      	mov	r1, r3
 8000262:	4817      	ldr	r0, [pc, #92]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000264:	f002 fe54 	bl	8002f10 <HAL_ADC_ConfigChannel>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d003      	beq.n	8000276 <MX_ADC1_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 800026e:	216e      	movs	r1, #110	; 0x6e
 8000270:	4815      	ldr	r0, [pc, #84]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000272:	f001 fd1b 	bl	8001cac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 8000276:	230e      	movs	r3, #14
 8000278:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800027a:	2304      	movs	r3, #4
 800027c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4619      	mov	r1, r3
 8000282:	480f      	ldr	r0, [pc, #60]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000284:	f002 fe44 	bl	8002f10 <HAL_ADC_ConfigChannel>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d003      	beq.n	8000296 <MX_ADC1_Init+0xfe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800028e:	2177      	movs	r1, #119	; 0x77
 8000290:	480d      	ldr	r0, [pc, #52]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000292:	f001 fd0b 	bl	8001cac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 8000296:	230f      	movs	r3, #15
 8000298:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800029a:	2305      	movs	r3, #5
 800029c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4619      	mov	r1, r3
 80002a2:	4807      	ldr	r0, [pc, #28]	; (80002c0 <MX_ADC1_Init+0x128>)
 80002a4:	f002 fe34 	bl	8002f10 <HAL_ADC_ConfigChannel>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d003      	beq.n	80002b6 <MX_ADC1_Init+0x11e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80002ae:	2180      	movs	r1, #128	; 0x80
 80002b0:	4805      	ldr	r0, [pc, #20]	; (80002c8 <MX_ADC1_Init+0x130>)
 80002b2:	f001 fcfb 	bl	8001cac <_Error_Handler>
  }

}
 80002b6:	bf00      	nop
 80002b8:	3728      	adds	r7, #40	; 0x28
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	2000006c 	.word	0x2000006c
 80002c4:	40012400 	.word	0x40012400
 80002c8:	0800898c 	.word	0x0800898c
 80002cc:	00800200 	.word	0x00800200

080002d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b088      	sub	sp, #32
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a2c      	ldr	r2, [pc, #176]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 80002de:	4293      	cmp	r3, r2
 80002e0:	d151      	bne.n	8000386 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002e2:	4a2c      	ldr	r2, [pc, #176]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 80002e4:	4b2b      	ldr	r3, [pc, #172]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ec:	6193      	str	r3, [r2, #24]
 80002ee:	4b29      	ldr	r3, [pc, #164]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 80002f0:	699b      	ldr	r3, [r3, #24]
 80002f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002f6:	60fb      	str	r3, [r7, #12]
 80002f8:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN13
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|GPIO_PIN_5;
 80002fa:	233c      	movs	r3, #60	; 0x3c
 80002fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002fe:	2303      	movs	r3, #3
 8000300:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	4619      	mov	r1, r3
 8000308:	4823      	ldr	r0, [pc, #140]	; (8000398 <HAL_ADC_MspInit+0xc8>)
 800030a:	f003 fe95 	bl	8004038 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR3_in_Pin;
 800030e:	2302      	movs	r3, #2
 8000310:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000312:	2303      	movs	r3, #3
 8000314:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IR3_in_GPIO_Port, &GPIO_InitStruct);
 8000316:	f107 0310 	add.w	r3, r7, #16
 800031a:	4619      	mov	r1, r3
 800031c:	481f      	ldr	r0, [pc, #124]	; (800039c <HAL_ADC_MspInit+0xcc>)
 800031e:	f003 fe8b 	bl	8004038 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000322:	4b1f      	ldr	r3, [pc, #124]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000324:	4a1f      	ldr	r2, [pc, #124]	; (80003a4 <HAL_ADC_MspInit+0xd4>)
 8000326:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000328:	4b1d      	ldr	r3, [pc, #116]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800032e:	4b1c      	ldr	r3, [pc, #112]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000334:	4b1a      	ldr	r3, [pc, #104]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000336:	2280      	movs	r2, #128	; 0x80
 8000338:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800033a:	4b19      	ldr	r3, [pc, #100]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800033c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000340:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000342:	4b17      	ldr	r3, [pc, #92]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000344:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000348:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800034a:	4b15      	ldr	r3, [pc, #84]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800034c:	2220      	movs	r2, #32
 800034e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000350:	4b13      	ldr	r3, [pc, #76]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000352:	2200      	movs	r2, #0
 8000354:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000356:	4812      	ldr	r0, [pc, #72]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000358:	f003 fb0c 	bl	8003974 <HAL_DMA_Init>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d003      	beq.n	800036a <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8000362:	21ac      	movs	r1, #172	; 0xac
 8000364:	4810      	ldr	r0, [pc, #64]	; (80003a8 <HAL_ADC_MspInit+0xd8>)
 8000366:	f001 fca1 	bl	8001cac <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800036e:	621a      	str	r2, [r3, #32]
 8000370:	4a0b      	ldr	r2, [pc, #44]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000376:	2200      	movs	r2, #0
 8000378:	2100      	movs	r1, #0
 800037a:	2012      	movs	r0, #18
 800037c:	f003 fa76 	bl	800386c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000380:	2012      	movs	r0, #18
 8000382:	f003 fa9f 	bl	80038c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000386:	bf00      	nop
 8000388:	3720      	adds	r7, #32
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40012400 	.word	0x40012400
 8000394:	40021000 	.word	0x40021000
 8000398:	40011000 	.word	0x40011000
 800039c:	40010c00 	.word	0x40010c00
 80003a0:	2000009c 	.word	0x2000009c
 80003a4:	40020008 	.word	0x40020008
 80003a8:	0800898c 	.word	0x0800898c

080003ac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003b2:	4a0c      	ldr	r2, [pc, #48]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b4:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	f043 0301 	orr.w	r3, r3, #1
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_DMA_Init+0x38>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f003 0301 	and.w	r3, r3, #1
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	200b      	movs	r0, #11
 80003d0:	f003 fa4c 	bl	800386c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003d4:	200b      	movs	r0, #11
 80003d6:	f003 fa75 	bl	80038c4 <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000

080003e8 <MX_GPIO_Init>:
        * the Code Generation settings)
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ee:	4a58      	ldr	r2, [pc, #352]	; (8000550 <MX_GPIO_Init+0x168>)
 80003f0:	4b57      	ldr	r3, [pc, #348]	; (8000550 <MX_GPIO_Init+0x168>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f043 0310 	orr.w	r3, r3, #16
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b55      	ldr	r3, [pc, #340]	; (8000550 <MX_GPIO_Init+0x168>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0310 	and.w	r3, r3, #16
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000406:	4a52      	ldr	r2, [pc, #328]	; (8000550 <MX_GPIO_Init+0x168>)
 8000408:	4b51      	ldr	r3, [pc, #324]	; (8000550 <MX_GPIO_Init+0x168>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f043 0320 	orr.w	r3, r3, #32
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b4f      	ldr	r3, [pc, #316]	; (8000550 <MX_GPIO_Init+0x168>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0320 	and.w	r3, r3, #32
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4a4c      	ldr	r2, [pc, #304]	; (8000550 <MX_GPIO_Init+0x168>)
 8000420:	4b4b      	ldr	r3, [pc, #300]	; (8000550 <MX_GPIO_Init+0x168>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f043 0304 	orr.w	r3, r3, #4
 8000428:	6193      	str	r3, [r2, #24]
 800042a:	4b49      	ldr	r3, [pc, #292]	; (8000550 <MX_GPIO_Init+0x168>)
 800042c:	699b      	ldr	r3, [r3, #24]
 800042e:	f003 0304 	and.w	r3, r3, #4
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000436:	4a46      	ldr	r2, [pc, #280]	; (8000550 <MX_GPIO_Init+0x168>)
 8000438:	4b45      	ldr	r3, [pc, #276]	; (8000550 <MX_GPIO_Init+0x168>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f043 0308 	orr.w	r3, r3, #8
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b43      	ldr	r3, [pc, #268]	; (8000550 <MX_GPIO_Init+0x168>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0308 	and.w	r3, r3, #8
 800044a:	603b      	str	r3, [r7, #0]
 800044c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8000454:	483f      	ldr	r0, [pc, #252]	; (8000554 <MX_GPIO_Init+0x16c>)
 8000456:	f004 f823 	bl	80044a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|GPIO_TRIG_SONAR_Pin|IR1_out_Pin|IR4_out_Pin 
 800045a:	2200      	movs	r2, #0
 800045c:	f24d 4104 	movw	r1, #54276	; 0xd404
 8000460:	483d      	ldr	r0, [pc, #244]	; (8000558 <MX_GPIO_Init+0x170>)
 8000462:	f004 f81d 	bl	80044a0 <HAL_GPIO_WritePin>
                          |IR2_out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046c:	483b      	ldr	r0, [pc, #236]	; (800055c <MX_GPIO_Init+0x174>)
 800046e:	f004 f817 	bl	80044a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000472:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000478:	4b39      	ldr	r3, [pc, #228]	; (8000560 <MX_GPIO_Init+0x178>)
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000480:	f107 0310 	add.w	r3, r7, #16
 8000484:	4619      	mov	r1, r3
 8000486:	4835      	ldr	r0, [pc, #212]	; (800055c <MX_GPIO_Init+0x174>)
 8000488:	f003 fdd6 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC6 PC7 
                           PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
 800048c:	f241 23c3 	movw	r3, #4803	; 0x12c3
 8000490:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000492:	2303      	movs	r3, #3
 8000494:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000496:	f107 0310 	add.w	r3, r7, #16
 800049a:	4619      	mov	r1, r3
 800049c:	482f      	ldr	r0, [pc, #188]	; (800055c <MX_GPIO_Init+0x174>)
 800049e:	f003 fdcb 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 80004a2:	f240 63d3 	movw	r3, #1747	; 0x6d3
 80004a6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004a8:	2303      	movs	r3, #3
 80004aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	4619      	mov	r1, r3
 80004b2:	4828      	ldr	r0, [pc, #160]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004b4:	f003 fdc0 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004b8:	230c      	movs	r3, #12
 80004ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004bc:	2302      	movs	r3, #2
 80004be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c0:	2302      	movs	r3, #2
 80004c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c4:	f107 0310 	add.w	r3, r7, #16
 80004c8:	4619      	mov	r1, r3
 80004ca:	4822      	ldr	r0, [pc, #136]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004cc:	f003 fdb4 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
 80004d0:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80004d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d6:	2301      	movs	r3, #1
 80004d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004da:	2302      	movs	r3, #2
 80004dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	4619      	mov	r1, r3
 80004e4:	481b      	ldr	r0, [pc, #108]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004e6:	f003 fda7 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9;
 80004ea:	f242 3301 	movw	r3, #8961	; 0x2301
 80004ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004f0:	2303      	movs	r3, #3
 80004f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	4619      	mov	r1, r3
 80004fa:	4817      	ldr	r0, [pc, #92]	; (8000558 <MX_GPIO_Init+0x170>)
 80004fc:	f003 fd9c 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = DIR2_Pin|GPIO_TRIG_SONAR_Pin|IR1_out_Pin|IR4_out_Pin 
 8000500:	f24d 4304 	movw	r3, #54276	; 0xd404
 8000504:	613b      	str	r3, [r7, #16]
                          |IR2_out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000506:	2301      	movs	r3, #1
 8000508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050a:	2302      	movs	r3, #2
 800050c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050e:	f107 0310 	add.w	r3, r7, #16
 8000512:	4619      	mov	r1, r3
 8000514:	4810      	ldr	r0, [pc, #64]	; (8000558 <MX_GPIO_Init+0x170>)
 8000516:	f003 fd8f 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 800051a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800051e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000520:	2301      	movs	r3, #1
 8000522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000524:	2302      	movs	r3, #2
 8000526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	4619      	mov	r1, r3
 800052e:	480b      	ldr	r0, [pc, #44]	; (800055c <MX_GPIO_Init+0x174>)
 8000530:	f003 fd82 	bl	8004038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000534:	2304      	movs	r3, #4
 8000536:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000538:	2303      	movs	r3, #3
 800053a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800053c:	f107 0310 	add.w	r3, r7, #16
 8000540:	4619      	mov	r1, r3
 8000542:	4808      	ldr	r0, [pc, #32]	; (8000564 <MX_GPIO_Init+0x17c>)
 8000544:	f003 fd78 	bl	8004038 <HAL_GPIO_Init>

}
 8000548:	bf00      	nop
 800054a:	3720      	adds	r7, #32
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	40021000 	.word	0x40021000
 8000554:	40010800 	.word	0x40010800
 8000558:	40010c00 	.word	0x40010c00
 800055c:	40011000 	.word	0x40011000
 8000560:	10210000 	.word	0x10210000
 8000564:	40011400 	.word	0x40011400

08000568 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f001 ffec 	bl	8002548 <HAL_Init>

  /* USER CODE BEGIN Init */
  Dist_Obst = 0;
 8000570:	4b2f      	ldr	r3, [pc, #188]	; (8000630 <main+0xc8>)
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000576:	f000 f871 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057a:	f7ff ff35 	bl	80003e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800057e:	f7ff ff15 	bl	80003ac <MX_DMA_Init>
  MX_ADC1_Init();
 8000582:	f7ff fe09 	bl	8000198 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000586:	f001 fd11 	bl	8001fac <MX_TIM2_Init>
  MX_TIM3_Init();
 800058a:	f001 fd89 	bl	80020a0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800058e:	f001 fdd7 	bl	8002140 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8000592:	f001 ff29 	bl	80023e8 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000596:	f001 fc2d 	bl	8001df4 <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800059a:	f000 f8c1 	bl	8000720 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  	HAL_SuspendTick(); // suppresion des Tick interrupt pour le mode sleep.
 800059e:	f002 f835 	bl	800260c <HAL_SuspendTick>

  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Start PWM motor
 80005a2:	210c      	movs	r1, #12
 80005a4:	4823      	ldr	r0, [pc, #140]	; (8000634 <main+0xcc>)
 80005a6:	f004 fff3 	bl	8005590 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005aa:	2100      	movs	r1, #0
 80005ac:	4821      	ldr	r0, [pc, #132]	; (8000634 <main+0xcc>)
 80005ae:	f004 ffef 	bl	8005590 <HAL_TIM_PWM_Start>
  	CMDE = STOP;
 80005b2:	4b21      	ldr	r3, [pc, #132]	; (8000638 <main+0xd0>)
 80005b4:	2201      	movs	r2, #1
 80005b6:	701a      	strb	r2, [r3, #0]
  	New_CMDE = 1;
 80005b8:	4b20      	ldr	r3, [pc, #128]	; (800063c <main+0xd4>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	701a      	strb	r2, [r3, #0]
  	HAL_TIM_Base_Start_IT(&htim2);  // Start IT sur font montant PWM
 80005be:	481d      	ldr	r0, [pc, #116]	; (8000634 <main+0xcc>)
 80005c0:	f004 ff1c 	bl	80053fc <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80005c4:	2118      	movs	r1, #24
 80005c6:	481e      	ldr	r0, [pc, #120]	; (8000640 <main+0xd8>)
 80005c8:	f005 fbb2 	bl	8005d30 <HAL_TIM_Encoder_Start>
  	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80005cc:	2118      	movs	r1, #24
 80005ce:	481d      	ldr	r0, [pc, #116]	; (8000644 <main+0xdc>)
 80005d0:	f005 fbae 	bl	8005d30 <HAL_TIM_Encoder_Start>
  	HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 80005d4:	2201      	movs	r2, #1
 80005d6:	491c      	ldr	r1, [pc, #112]	; (8000648 <main+0xe0>)
 80005d8:	481c      	ldr	r0, [pc, #112]	; (800064c <main+0xe4>)
 80005da:	f007 fd87 	bl	80080ec <HAL_UART_Receive_IT>

  	HAL_ADC_Start_IT(&hadc1);
 80005de:	481c      	ldr	r0, [pc, #112]	; (8000650 <main+0xe8>)
 80005e0:	f002 f98c 	bl	80028fc <HAL_ADC_Start_IT>
  	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // start interrupt TIM1 sur channel 1
 80005e4:	2100      	movs	r1, #0
 80005e6:	481b      	ldr	r0, [pc, #108]	; (8000654 <main+0xec>)
 80005e8:	f005 f976 	bl	80058d8 <HAL_TIM_IC_Start_IT>
  	  	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2); // start interrupt TIM1 sur channel 2 - sonar
 80005ec:	2104      	movs	r1, #4
 80005ee:	4819      	ldr	r0, [pc, #100]	; (8000654 <main+0xec>)
 80005f0:	f005 f972 	bl	80058d8 <HAL_TIM_IC_Start_IT>
  	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);  //mettre trig_sonar en marchant
 80005f4:	2201      	movs	r2, #1
 80005f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005fa:	4817      	ldr	r0, [pc, #92]	; (8000658 <main+0xf0>)
 80005fc:	f003 ff50 	bl	80044a0 <HAL_GPIO_WritePin>
  		HAL_TIM_Base_Start_IT(&htim1);
 8000600:	4814      	ldr	r0, [pc, #80]	; (8000654 <main+0xec>)
 8000602:	f004 fefb 	bl	80053fc <HAL_TIM_Base_Start_IT>

  	    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); //lancement de PWM servo moteur
 8000606:	210c      	movs	r1, #12
 8000608:	4812      	ldr	r0, [pc, #72]	; (8000654 <main+0xec>)
 800060a:	f004 ffc1 	bl	8005590 <HAL_TIM_PWM_Start>

  	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 2000);
 800060e:	4b11      	ldr	r3, [pc, #68]	; (8000654 <main+0xec>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	3334      	adds	r3, #52	; 0x34
 8000614:	330c      	adds	r3, #12
 8000616:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800061a:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	HAL_MOV_SERVO();
 800061c:	f001 fb0e 	bl	8001c3c <HAL_MOV_SERVO>


  while (1)
  {
	  HAL_GPIO_ACQ_SONAR();
 8000620:	f001 fb00 	bl	8001c24 <HAL_GPIO_ACQ_SONAR>
	  Gestion_Commandes();
 8000624:	f000 f890 	bl	8000748 <Gestion_Commandes>
	  controle();
 8000628:	f000 fd96 	bl	8001158 <controle>
	  HAL_GPIO_ACQ_SONAR();
 800062c:	e7f8      	b.n	8000620 <main+0xb8>
 800062e:	bf00      	nop
 8000630:	200000e4 	.word	0x200000e4
 8000634:	20000200 	.word	0x20000200
 8000638:	200000e0 	.word	0x200000e0
 800063c:	20000028 	.word	0x20000028
 8000640:	20000180 	.word	0x20000180
 8000644:	20000140 	.word	0x20000140
 8000648:	20000130 	.word	0x20000130
 800064c:	20000240 	.word	0x20000240
 8000650:	2000006c 	.word	0x2000006c
 8000654:	200001c0 	.word	0x200001c0
 8000658:	40010c00 	.word	0x40010c00

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	; 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000662:	2302      	movs	r3, #2
 8000664:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000666:	2301      	movs	r3, #1
 8000668:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800066a:	2310      	movs	r3, #16
 800066c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800066e:	2302      	movs	r3, #2
 8000670:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000672:	2300      	movs	r3, #0
 8000674:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000676:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800067a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000680:	4618      	mov	r0, r3
 8000682:	f003 ff7f 	bl	8004584 <HAL_RCC_OscConfig>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d003      	beq.n	8000694 <SystemClock_Config+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 800068c:	21f2      	movs	r1, #242	; 0xf2
 800068e:	4822      	ldr	r0, [pc, #136]	; (8000718 <SystemClock_Config+0xbc>)
 8000690:	f001 fb0c 	bl	8001cac <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000694:	230f      	movs	r3, #15
 8000696:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000698:	2302      	movs	r3, #2
 800069a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069c:	2300      	movs	r3, #0
 800069e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	2102      	movs	r1, #2
 80006b0:	4618      	mov	r0, r3
 80006b2:	f004 fac3 	bl	8004c3c <HAL_RCC_ClockConfig>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d004      	beq.n	80006c6 <SystemClock_Config+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80006bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006c0:	4815      	ldr	r0, [pc, #84]	; (8000718 <SystemClock_Config+0xbc>)
 80006c2:	f001 faf3 	bl	8001cac <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006c6:	2302      	movs	r3, #2
 80006c8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80006ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80006ce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	4618      	mov	r0, r3
 80006d4:	f004 fd06 	bl	80050e4 <HAL_RCCEx_PeriphCLKConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d004      	beq.n	80006e8 <SystemClock_Config+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80006de:	f240 1107 	movw	r1, #263	; 0x107
 80006e2:	480d      	ldr	r0, [pc, #52]	; (8000718 <SystemClock_Config+0xbc>)
 80006e4:	f001 fae2 	bl	8001cac <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80006e8:	f004 fcac 	bl	8005044 <HAL_RCC_GetHCLKFreq>
 80006ec:	4602      	mov	r2, r0
 80006ee:	4b0b      	ldr	r3, [pc, #44]	; (800071c <SystemClock_Config+0xc0>)
 80006f0:	fba3 2302 	umull	r2, r3, r3, r2
 80006f4:	099b      	lsrs	r3, r3, #6
 80006f6:	4618      	mov	r0, r3
 80006f8:	f003 f8fc 	bl	80038f4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006fc:	2004      	movs	r0, #4
 80006fe:	f003 f905 	bl	800390c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000702:	2200      	movs	r2, #0
 8000704:	2100      	movs	r1, #0
 8000706:	f04f 30ff 	mov.w	r0, #4294967295
 800070a:	f003 f8af 	bl	800386c <HAL_NVIC_SetPriority>
}
 800070e:	bf00      	nop
 8000710:	3750      	adds	r7, #80	; 0x50
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	080089a0 	.word	0x080089a0
 800071c:	10624dd3 	.word	0x10624dd3

08000720 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000724:	2200      	movs	r2, #0
 8000726:	2100      	movs	r1, #0
 8000728:	2028      	movs	r0, #40	; 0x28
 800072a:	f003 f89f 	bl	800386c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800072e:	2028      	movs	r0, #40	; 0x28
 8000730:	f003 f8c8 	bl	80038c4 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000734:	2200      	movs	r2, #0
 8000736:	2100      	movs	r1, #0
 8000738:	2027      	movs	r0, #39	; 0x27
 800073a:	f003 f897 	bl	800386c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800073e:	2027      	movs	r0, #39	; 0x27
 8000740:	f003 f8c0 	bl	80038c4 <HAL_NVIC_EnableIRQ>
}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}

08000748 <Gestion_Commandes>:

/* USER CODE BEGIN 4 */
void Gestion_Commandes(void) {
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
		GV2,
		GV3
	};
	static enum ETAT Etat = VEILLE;

if (New_CMDE) {
 800074c:	4ba2      	ldr	r3, [pc, #648]	; (80009d8 <Gestion_Commandes+0x290>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	b2db      	uxtb	r3, r3
 8000752:	2b00      	cmp	r3, #0
 8000754:	f000 84ef 	beq.w	8001136 <Gestion_Commandes+0x9ee>
		New_CMDE = 0;
 8000758:	4b9f      	ldr	r3, [pc, #636]	; (80009d8 <Gestion_Commandes+0x290>)
 800075a:	2200      	movs	r2, #0
 800075c:	701a      	strb	r2, [r3, #0]
	switch (CMDE) {
 800075e:	4b9f      	ldr	r3, [pc, #636]	; (80009dc <Gestion_Commandes+0x294>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	b2db      	uxtb	r3, r3
 8000764:	2b05      	cmp	r3, #5
 8000766:	f200 84e6 	bhi.w	8001136 <Gestion_Commandes+0x9ee>
 800076a:	a201      	add	r2, pc, #4	; (adr r2, 8000770 <Gestion_Commandes+0x28>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	080007a7 	.word	0x080007a7
 8000774:	08000789 	.word	0x08000789
 8000778:	080007b7 	.word	0x080007b7
 800077c:	08000a21 	.word	0x08000a21
 8000780:	08000c81 	.word	0x08000c81
 8000784:	08000ec7 	.word	0x08000ec7
		case STOP: {
			_CVitD = _CVitG = 0;
 8000788:	4b95      	ldr	r3, [pc, #596]	; (80009e0 <Gestion_Commandes+0x298>)
 800078a:	2200      	movs	r2, #0
 800078c:	801a      	strh	r2, [r3, #0]
 800078e:	4b94      	ldr	r3, [pc, #592]	; (80009e0 <Gestion_Commandes+0x298>)
 8000790:	881a      	ldrh	r2, [r3, #0]
 8000792:	4b94      	ldr	r3, [pc, #592]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000794:	801a      	strh	r2, [r3, #0]
			// Mise en sommeil: STOP mode , réveil via IT BP1
			Etat = VEILLE;
 8000796:	4b94      	ldr	r3, [pc, #592]	; (80009e8 <Gestion_Commandes+0x2a0>)
 8000798:	2200      	movs	r2, #0
 800079a:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 800079c:	4b93      	ldr	r3, [pc, #588]	; (80009ec <Gestion_Commandes+0x2a4>)
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]

			break;
 80007a2:	f000 bcc8 	b.w	8001136 <Gestion_Commandes+0x9ee>
		}
		case START: {
			// réveil sytème grace à l'IT BP1
			Etat = ARRET;
 80007a6:	4b90      	ldr	r3, [pc, #576]	; (80009e8 <Gestion_Commandes+0x2a0>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 80007ac:	4b8f      	ldr	r3, [pc, #572]	; (80009ec <Gestion_Commandes+0x2a4>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	701a      	strb	r2, [r3, #0]

			break;
 80007b2:	f000 bcc0 	b.w	8001136 <Gestion_Commandes+0x9ee>
		}
		case AVANT: {
			switch (Etat) {
 80007b6:	4b8c      	ldr	r3, [pc, #560]	; (80009e8 <Gestion_Commandes+0x2a0>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b0d      	cmp	r3, #13
 80007bc:	f200 84b4 	bhi.w	8001128 <Gestion_Commandes+0x9e0>
 80007c0:	a201      	add	r2, pc, #4	; (adr r2, 80007c8 <Gestion_Commandes+0x80>)
 80007c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c6:	bf00      	nop
 80007c8:	08000801 	.word	0x08000801
 80007cc:	0800080f 	.word	0x0800080f
 80007d0:	08000835 	.word	0x08000835
 80007d4:	0800085b 	.word	0x0800085b
 80007d8:	08000881 	.word	0x08000881
 80007dc:	080008a7 	.word	0x080008a7
 80007e0:	080008cd 	.word	0x080008cd
 80007e4:	080008f3 	.word	0x080008f3
 80007e8:	08000919 	.word	0x08000919
 80007ec:	0800093f 	.word	0x0800093f
 80007f0:	08000965 	.word	0x08000965
 80007f4:	0800098b 	.word	0x0800098b
 80007f8:	080009b1 	.word	0x080009b1
 80007fc:	080009f9 	.word	0x080009f9
			case VEILLE: {
				Etat = VEILLE;
 8000800:	4b79      	ldr	r3, [pc, #484]	; (80009e8 <Gestion_Commandes+0x2a0>)
 8000802:	2200      	movs	r2, #0
 8000804:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000806:	4b79      	ldr	r3, [pc, #484]	; (80009ec <Gestion_Commandes+0x2a4>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]
				break;
 800080c:	e107      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case ARRET: {
				_DirG = AVANCE;
 800080e:	4b78      	ldr	r3, [pc, #480]	; (80009f0 <Gestion_Commandes+0x2a8>)
 8000810:	2201      	movs	r2, #1
 8000812:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000814:	4b77      	ldr	r3, [pc, #476]	; (80009f4 <Gestion_Commandes+0x2ac>)
 8000816:	2201      	movs	r2, #1
 8000818:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 800081a:	4b71      	ldr	r3, [pc, #452]	; (80009e0 <Gestion_Commandes+0x298>)
 800081c:	2226      	movs	r2, #38	; 0x26
 800081e:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000820:	4b70      	ldr	r3, [pc, #448]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000822:	2226      	movs	r2, #38	; 0x26
 8000824:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 8000826:	4b70      	ldr	r3, [pc, #448]	; (80009e8 <Gestion_Commandes+0x2a0>)
 8000828:	2202      	movs	r2, #2
 800082a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800082c:	4b6f      	ldr	r3, [pc, #444]	; (80009ec <Gestion_Commandes+0x2a4>)
 800082e:	2201      	movs	r2, #1
 8000830:	701a      	strb	r2, [r3, #0]
				break;
 8000832:	e0f4      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case AV1: {
				_DirG = AVANCE;
 8000834:	4b6e      	ldr	r3, [pc, #440]	; (80009f0 <Gestion_Commandes+0x2a8>)
 8000836:	2201      	movs	r2, #1
 8000838:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800083a:	4b6e      	ldr	r3, [pc, #440]	; (80009f4 <Gestion_Commandes+0x2ac>)
 800083c:	2201      	movs	r2, #1
 800083e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000840:	4b67      	ldr	r3, [pc, #412]	; (80009e0 <Gestion_Commandes+0x298>)
 8000842:	2238      	movs	r2, #56	; 0x38
 8000844:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000846:	4b67      	ldr	r3, [pc, #412]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000848:	2238      	movs	r2, #56	; 0x38
 800084a:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 800084c:	4b66      	ldr	r3, [pc, #408]	; (80009e8 <Gestion_Commandes+0x2a0>)
 800084e:	2203      	movs	r2, #3
 8000850:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000852:	4b66      	ldr	r3, [pc, #408]	; (80009ec <Gestion_Commandes+0x2a4>)
 8000854:	2201      	movs	r2, #1
 8000856:	701a      	strb	r2, [r3, #0]
				break;
 8000858:	e0e1      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case AV2: {
				_DirG = AVANCE;
 800085a:	4b65      	ldr	r3, [pc, #404]	; (80009f0 <Gestion_Commandes+0x2a8>)
 800085c:	2201      	movs	r2, #1
 800085e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000860:	4b64      	ldr	r3, [pc, #400]	; (80009f4 <Gestion_Commandes+0x2ac>)
 8000862:	2201      	movs	r2, #1
 8000864:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000866:	4b5e      	ldr	r3, [pc, #376]	; (80009e0 <Gestion_Commandes+0x298>)
 8000868:	224c      	movs	r2, #76	; 0x4c
 800086a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3 ;
 800086c:	4b5d      	ldr	r3, [pc, #372]	; (80009e4 <Gestion_Commandes+0x29c>)
 800086e:	224c      	movs	r2, #76	; 0x4c
 8000870:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 8000872:	4b5d      	ldr	r3, [pc, #372]	; (80009e8 <Gestion_Commandes+0x2a0>)
 8000874:	2204      	movs	r2, #4
 8000876:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000878:	4b5c      	ldr	r3, [pc, #368]	; (80009ec <Gestion_Commandes+0x2a4>)
 800087a:	2201      	movs	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]
				break;
 800087e:	e0ce      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case AV3: {
				_DirG = AVANCE;
 8000880:	4b5b      	ldr	r3, [pc, #364]	; (80009f0 <Gestion_Commandes+0x2a8>)
 8000882:	2201      	movs	r2, #1
 8000884:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000886:	4b5b      	ldr	r3, [pc, #364]	; (80009f4 <Gestion_Commandes+0x2ac>)
 8000888:	2201      	movs	r2, #1
 800088a:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 800088c:	4b54      	ldr	r3, [pc, #336]	; (80009e0 <Gestion_Commandes+0x298>)
 800088e:	224c      	movs	r2, #76	; 0x4c
 8000890:	801a      	strh	r2, [r3, #0]
				_CVitD = V3 ;
 8000892:	4b54      	ldr	r3, [pc, #336]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000894:	224c      	movs	r2, #76	; 0x4c
 8000896:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 8000898:	4b53      	ldr	r3, [pc, #332]	; (80009e8 <Gestion_Commandes+0x2a0>)
 800089a:	2204      	movs	r2, #4
 800089c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800089e:	4b53      	ldr	r3, [pc, #332]	; (80009ec <Gestion_Commandes+0x2a4>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	701a      	strb	r2, [r3, #0]
				break;
 80008a4:	e0bb      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case RV1: {
				_DirG = RECULE;
 80008a6:	4b52      	ldr	r3, [pc, #328]	; (80009f0 <Gestion_Commandes+0x2a8>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80008ac:	4b51      	ldr	r3, [pc, #324]	; (80009f4 <Gestion_Commandes+0x2ac>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 80008b2:	4b4b      	ldr	r3, [pc, #300]	; (80009e0 <Gestion_Commandes+0x298>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 80008b8:	4b4a      	ldr	r3, [pc, #296]	; (80009e4 <Gestion_Commandes+0x29c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 80008be:	4b4a      	ldr	r3, [pc, #296]	; (80009e8 <Gestion_Commandes+0x2a0>)
 80008c0:	2201      	movs	r2, #1
 80008c2:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80008c4:	4b49      	ldr	r3, [pc, #292]	; (80009ec <Gestion_Commandes+0x2a4>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	701a      	strb	r2, [r3, #0]

				break;
 80008ca:	e0a8      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case RV2: {
				_DirG = RECULE;
 80008cc:	4b48      	ldr	r3, [pc, #288]	; (80009f0 <Gestion_Commandes+0x2a8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80008d2:	4b48      	ldr	r3, [pc, #288]	; (80009f4 <Gestion_Commandes+0x2ac>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80008d8:	4b41      	ldr	r3, [pc, #260]	; (80009e0 <Gestion_Commandes+0x298>)
 80008da:	2226      	movs	r2, #38	; 0x26
 80008dc:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 80008de:	4b41      	ldr	r3, [pc, #260]	; (80009e4 <Gestion_Commandes+0x29c>)
 80008e0:	2226      	movs	r2, #38	; 0x26
 80008e2:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 80008e4:	4b40      	ldr	r3, [pc, #256]	; (80009e8 <Gestion_Commandes+0x2a0>)
 80008e6:	2205      	movs	r2, #5
 80008e8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80008ea:	4b40      	ldr	r3, [pc, #256]	; (80009ec <Gestion_Commandes+0x2a4>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	701a      	strb	r2, [r3, #0]
				break;
 80008f0:	e095      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case RV3: {
				_DirG = RECULE;
 80008f2:	4b3f      	ldr	r3, [pc, #252]	; (80009f0 <Gestion_Commandes+0x2a8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80008f8:	4b3e      	ldr	r3, [pc, #248]	; (80009f4 <Gestion_Commandes+0x2ac>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80008fe:	4b38      	ldr	r3, [pc, #224]	; (80009e0 <Gestion_Commandes+0x298>)
 8000900:	2238      	movs	r2, #56	; 0x38
 8000902:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000904:	4b37      	ldr	r3, [pc, #220]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000906:	2238      	movs	r2, #56	; 0x38
 8000908:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 800090a:	4b37      	ldr	r3, [pc, #220]	; (80009e8 <Gestion_Commandes+0x2a0>)
 800090c:	2206      	movs	r2, #6
 800090e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000910:	4b36      	ldr	r3, [pc, #216]	; (80009ec <Gestion_Commandes+0x2a4>)
 8000912:	2201      	movs	r2, #1
 8000914:	701a      	strb	r2, [r3, #0]
				break;
 8000916:	e082      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case DV1: {
				_DirG = AVANCE;
 8000918:	4b35      	ldr	r3, [pc, #212]	; (80009f0 <Gestion_Commandes+0x2a8>)
 800091a:	2201      	movs	r2, #1
 800091c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800091e:	4b35      	ldr	r3, [pc, #212]	; (80009f4 <Gestion_Commandes+0x2ac>)
 8000920:	2201      	movs	r2, #1
 8000922:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000924:	4b2e      	ldr	r3, [pc, #184]	; (80009e0 <Gestion_Commandes+0x298>)
 8000926:	2226      	movs	r2, #38	; 0x26
 8000928:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800092a:	4b2e      	ldr	r3, [pc, #184]	; (80009e4 <Gestion_Commandes+0x29c>)
 800092c:	2226      	movs	r2, #38	; 0x26
 800092e:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 8000930:	4b2d      	ldr	r3, [pc, #180]	; (80009e8 <Gestion_Commandes+0x2a0>)
 8000932:	2202      	movs	r2, #2
 8000934:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000936:	4b2d      	ldr	r3, [pc, #180]	; (80009ec <Gestion_Commandes+0x2a4>)
 8000938:	2201      	movs	r2, #1
 800093a:	701a      	strb	r2, [r3, #0]
				break;
 800093c:	e06f      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case DV2: {
				_DirG = AVANCE;
 800093e:	4b2c      	ldr	r3, [pc, #176]	; (80009f0 <Gestion_Commandes+0x2a8>)
 8000940:	2201      	movs	r2, #1
 8000942:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000944:	4b2b      	ldr	r3, [pc, #172]	; (80009f4 <Gestion_Commandes+0x2ac>)
 8000946:	2201      	movs	r2, #1
 8000948:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800094a:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <Gestion_Commandes+0x298>)
 800094c:	2238      	movs	r2, #56	; 0x38
 800094e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000950:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000952:	2238      	movs	r2, #56	; 0x38
 8000954:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000956:	4b24      	ldr	r3, [pc, #144]	; (80009e8 <Gestion_Commandes+0x2a0>)
 8000958:	2203      	movs	r2, #3
 800095a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800095c:	4b23      	ldr	r3, [pc, #140]	; (80009ec <Gestion_Commandes+0x2a4>)
 800095e:	2201      	movs	r2, #1
 8000960:	701a      	strb	r2, [r3, #0]
				break;
 8000962:	e05c      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case DV3: {
				_DirG = AVANCE;
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <Gestion_Commandes+0x2a8>)
 8000966:	2201      	movs	r2, #1
 8000968:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800096a:	4b22      	ldr	r3, [pc, #136]	; (80009f4 <Gestion_Commandes+0x2ac>)
 800096c:	2201      	movs	r2, #1
 800096e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000970:	4b1b      	ldr	r3, [pc, #108]	; (80009e0 <Gestion_Commandes+0x298>)
 8000972:	224c      	movs	r2, #76	; 0x4c
 8000974:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000976:	4b1b      	ldr	r3, [pc, #108]	; (80009e4 <Gestion_Commandes+0x29c>)
 8000978:	224c      	movs	r2, #76	; 0x4c
 800097a:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 800097c:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <Gestion_Commandes+0x2a0>)
 800097e:	2204      	movs	r2, #4
 8000980:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000982:	4b1a      	ldr	r3, [pc, #104]	; (80009ec <Gestion_Commandes+0x2a4>)
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
				break;
 8000988:	e049      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case GV1: {
				_DirG = AVANCE;
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <Gestion_Commandes+0x2a8>)
 800098c:	2201      	movs	r2, #1
 800098e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000990:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <Gestion_Commandes+0x2ac>)
 8000992:	2201      	movs	r2, #1
 8000994:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000996:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <Gestion_Commandes+0x298>)
 8000998:	2226      	movs	r2, #38	; 0x26
 800099a:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800099c:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <Gestion_Commandes+0x29c>)
 800099e:	2226      	movs	r2, #38	; 0x26
 80009a0:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <Gestion_Commandes+0x2a0>)
 80009a4:	2203      	movs	r2, #3
 80009a6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80009a8:	4b10      	ldr	r3, [pc, #64]	; (80009ec <Gestion_Commandes+0x2a4>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	701a      	strb	r2, [r3, #0]
				break;
 80009ae:	e036      	b.n	8000a1e <Gestion_Commandes+0x2d6>
			}
			case GV2: {
				_DirG = AVANCE;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <Gestion_Commandes+0x2a8>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009b6:	4b0f      	ldr	r3, [pc, #60]	; (80009f4 <Gestion_Commandes+0x2ac>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <Gestion_Commandes+0x298>)
 80009be:	2238      	movs	r2, #56	; 0x38
 80009c0:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80009c2:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <Gestion_Commandes+0x29c>)
 80009c4:	2238      	movs	r2, #56	; 0x38
 80009c6:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 80009c8:	4b07      	ldr	r3, [pc, #28]	; (80009e8 <Gestion_Commandes+0x2a0>)
 80009ca:	2203      	movs	r2, #3
 80009cc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80009ce:	4b07      	ldr	r3, [pc, #28]	; (80009ec <Gestion_Commandes+0x2a4>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	701a      	strb	r2, [r3, #0]
				break;
 80009d4:	e023      	b.n	8000a1e <Gestion_Commandes+0x2d6>
 80009d6:	bf00      	nop
 80009d8:	20000028 	.word	0x20000028
 80009dc:	200000e0 	.word	0x200000e0
 80009e0:	20000036 	.word	0x20000036
 80009e4:	20000034 	.word	0x20000034
 80009e8:	2000004c 	.word	0x2000004c
 80009ec:	200000f6 	.word	0x200000f6
 80009f0:	20000104 	.word	0x20000104
 80009f4:	200000e8 	.word	0x200000e8
			}
			case GV3: {
				_DirG = AVANCE;
 80009f8:	4b9b      	ldr	r3, [pc, #620]	; (8000c68 <Gestion_Commandes+0x520>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009fe:	4b9b      	ldr	r3, [pc, #620]	; (8000c6c <Gestion_Commandes+0x524>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000a04:	4b9a      	ldr	r3, [pc, #616]	; (8000c70 <Gestion_Commandes+0x528>)
 8000a06:	224c      	movs	r2, #76	; 0x4c
 8000a08:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000a0a:	4b9a      	ldr	r3, [pc, #616]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000a0c:	224c      	movs	r2, #76	; 0x4c
 8000a0e:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 8000a10:	4b99      	ldr	r3, [pc, #612]	; (8000c78 <Gestion_Commandes+0x530>)
 8000a12:	2204      	movs	r2, #4
 8000a14:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000a16:	4b99      	ldr	r3, [pc, #612]	; (8000c7c <Gestion_Commandes+0x534>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	701a      	strb	r2, [r3, #0]
				break;
 8000a1c:	bf00      	nop
			}
			}
			break;
 8000a1e:	e383      	b.n	8001128 <Gestion_Commandes+0x9e0>
		}
		case ARRIERE: {
			switch (Etat) {
 8000a20:	4b95      	ldr	r3, [pc, #596]	; (8000c78 <Gestion_Commandes+0x530>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b0d      	cmp	r3, #13
 8000a26:	f200 8381 	bhi.w	800112c <Gestion_Commandes+0x9e4>
 8000a2a:	a201      	add	r2, pc, #4	; (adr r2, 8000a30 <Gestion_Commandes+0x2e8>)
 8000a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a30:	08000a69 	.word	0x08000a69
 8000a34:	08000a77 	.word	0x08000a77
 8000a38:	08000a9d 	.word	0x08000a9d
 8000a3c:	08000ac3 	.word	0x08000ac3
 8000a40:	08000ae9 	.word	0x08000ae9
 8000a44:	08000b0f 	.word	0x08000b0f
 8000a48:	08000b35 	.word	0x08000b35
 8000a4c:	08000b5b 	.word	0x08000b5b
 8000a50:	08000b81 	.word	0x08000b81
 8000a54:	08000ba7 	.word	0x08000ba7
 8000a58:	08000bcd 	.word	0x08000bcd
 8000a5c:	08000bf3 	.word	0x08000bf3
 8000a60:	08000c19 	.word	0x08000c19
 8000a64:	08000c3f 	.word	0x08000c3f
			case VEILLE: {
				Etat = VEILLE;
 8000a68:	4b83      	ldr	r3, [pc, #524]	; (8000c78 <Gestion_Commandes+0x530>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000a6e:	4b83      	ldr	r3, [pc, #524]	; (8000c7c <Gestion_Commandes+0x534>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	701a      	strb	r2, [r3, #0]
				break;
 8000a74:	e0f6      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case ARRET: {
				_DirG = RECULE;
 8000a76:	4b7c      	ldr	r3, [pc, #496]	; (8000c68 <Gestion_Commandes+0x520>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000a7c:	4b7b      	ldr	r3, [pc, #492]	; (8000c6c <Gestion_Commandes+0x524>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000a82:	4b7b      	ldr	r3, [pc, #492]	; (8000c70 <Gestion_Commandes+0x528>)
 8000a84:	2226      	movs	r2, #38	; 0x26
 8000a86:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000a88:	4b7a      	ldr	r3, [pc, #488]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000a8a:	2226      	movs	r2, #38	; 0x26
 8000a8c:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000a8e:	4b7a      	ldr	r3, [pc, #488]	; (8000c78 <Gestion_Commandes+0x530>)
 8000a90:	2205      	movs	r2, #5
 8000a92:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000a94:	4b79      	ldr	r3, [pc, #484]	; (8000c7c <Gestion_Commandes+0x534>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
				break;
 8000a9a:	e0e3      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case AV1: {
				_DirG = AVANCE;
 8000a9c:	4b72      	ldr	r3, [pc, #456]	; (8000c68 <Gestion_Commandes+0x520>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000aa2:	4b72      	ldr	r3, [pc, #456]	; (8000c6c <Gestion_Commandes+0x524>)
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000aa8:	4b71      	ldr	r3, [pc, #452]	; (8000c70 <Gestion_Commandes+0x528>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000aae:	4b71      	ldr	r3, [pc, #452]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000ab4:	4b70      	ldr	r3, [pc, #448]	; (8000c78 <Gestion_Commandes+0x530>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000aba:	4b70      	ldr	r3, [pc, #448]	; (8000c7c <Gestion_Commandes+0x534>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	701a      	strb	r2, [r3, #0]

				break;
 8000ac0:	e0d0      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case AV2: {
				_DirG = AVANCE;
 8000ac2:	4b69      	ldr	r3, [pc, #420]	; (8000c68 <Gestion_Commandes+0x520>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000ac8:	4b68      	ldr	r3, [pc, #416]	; (8000c6c <Gestion_Commandes+0x524>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000ace:	4b68      	ldr	r3, [pc, #416]	; (8000c70 <Gestion_Commandes+0x528>)
 8000ad0:	2226      	movs	r2, #38	; 0x26
 8000ad2:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000ad4:	4b67      	ldr	r3, [pc, #412]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000ad6:	2226      	movs	r2, #38	; 0x26
 8000ad8:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 8000ada:	4b67      	ldr	r3, [pc, #412]	; (8000c78 <Gestion_Commandes+0x530>)
 8000adc:	2202      	movs	r2, #2
 8000ade:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000ae0:	4b66      	ldr	r3, [pc, #408]	; (8000c7c <Gestion_Commandes+0x534>)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	701a      	strb	r2, [r3, #0]
				break;
 8000ae6:	e0bd      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case AV3: {
				_DirG = AVANCE;
 8000ae8:	4b5f      	ldr	r3, [pc, #380]	; (8000c68 <Gestion_Commandes+0x520>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000aee:	4b5f      	ldr	r3, [pc, #380]	; (8000c6c <Gestion_Commandes+0x524>)
 8000af0:	2201      	movs	r2, #1
 8000af2:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000af4:	4b5e      	ldr	r3, [pc, #376]	; (8000c70 <Gestion_Commandes+0x528>)
 8000af6:	2238      	movs	r2, #56	; 0x38
 8000af8:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000afa:	4b5e      	ldr	r3, [pc, #376]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000afc:	2238      	movs	r2, #56	; 0x38
 8000afe:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000b00:	4b5d      	ldr	r3, [pc, #372]	; (8000c78 <Gestion_Commandes+0x530>)
 8000b02:	2203      	movs	r2, #3
 8000b04:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b06:	4b5d      	ldr	r3, [pc, #372]	; (8000c7c <Gestion_Commandes+0x534>)
 8000b08:	2201      	movs	r2, #1
 8000b0a:	701a      	strb	r2, [r3, #0]
				break;
 8000b0c:	e0aa      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case RV1: {
				_DirG = RECULE;
 8000b0e:	4b56      	ldr	r3, [pc, #344]	; (8000c68 <Gestion_Commandes+0x520>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b14:	4b55      	ldr	r3, [pc, #340]	; (8000c6c <Gestion_Commandes+0x524>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000b1a:	4b55      	ldr	r3, [pc, #340]	; (8000c70 <Gestion_Commandes+0x528>)
 8000b1c:	2238      	movs	r2, #56	; 0x38
 8000b1e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000b20:	4b54      	ldr	r3, [pc, #336]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000b22:	2238      	movs	r2, #56	; 0x38
 8000b24:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000b26:	4b54      	ldr	r3, [pc, #336]	; (8000c78 <Gestion_Commandes+0x530>)
 8000b28:	2206      	movs	r2, #6
 8000b2a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b2c:	4b53      	ldr	r3, [pc, #332]	; (8000c7c <Gestion_Commandes+0x534>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	701a      	strb	r2, [r3, #0]
				break;
 8000b32:	e097      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case RV2: {
				_DirG = RECULE;
 8000b34:	4b4c      	ldr	r3, [pc, #304]	; (8000c68 <Gestion_Commandes+0x520>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b3a:	4b4c      	ldr	r3, [pc, #304]	; (8000c6c <Gestion_Commandes+0x524>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000b40:	4b4b      	ldr	r3, [pc, #300]	; (8000c70 <Gestion_Commandes+0x528>)
 8000b42:	224c      	movs	r2, #76	; 0x4c
 8000b44:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000b46:	4b4b      	ldr	r3, [pc, #300]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000b48:	224c      	movs	r2, #76	; 0x4c
 8000b4a:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000b4c:	4b4a      	ldr	r3, [pc, #296]	; (8000c78 <Gestion_Commandes+0x530>)
 8000b4e:	2207      	movs	r2, #7
 8000b50:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b52:	4b4a      	ldr	r3, [pc, #296]	; (8000c7c <Gestion_Commandes+0x534>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	701a      	strb	r2, [r3, #0]
				break;
 8000b58:	e084      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case RV3: {
				_DirG = RECULE;
 8000b5a:	4b43      	ldr	r3, [pc, #268]	; (8000c68 <Gestion_Commandes+0x520>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b60:	4b42      	ldr	r3, [pc, #264]	; (8000c6c <Gestion_Commandes+0x524>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000b66:	4b42      	ldr	r3, [pc, #264]	; (8000c70 <Gestion_Commandes+0x528>)
 8000b68:	224c      	movs	r2, #76	; 0x4c
 8000b6a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000b6c:	4b41      	ldr	r3, [pc, #260]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000b6e:	224c      	movs	r2, #76	; 0x4c
 8000b70:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000b72:	4b41      	ldr	r3, [pc, #260]	; (8000c78 <Gestion_Commandes+0x530>)
 8000b74:	2207      	movs	r2, #7
 8000b76:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b78:	4b40      	ldr	r3, [pc, #256]	; (8000c7c <Gestion_Commandes+0x534>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	701a      	strb	r2, [r3, #0]
				break;
 8000b7e:	e071      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case DV1: {
				_DirG = RECULE;
 8000b80:	4b39      	ldr	r3, [pc, #228]	; (8000c68 <Gestion_Commandes+0x520>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b86:	4b39      	ldr	r3, [pc, #228]	; (8000c6c <Gestion_Commandes+0x524>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000b8c:	4b38      	ldr	r3, [pc, #224]	; (8000c70 <Gestion_Commandes+0x528>)
 8000b8e:	2226      	movs	r2, #38	; 0x26
 8000b90:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000b92:	4b38      	ldr	r3, [pc, #224]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000b94:	2226      	movs	r2, #38	; 0x26
 8000b96:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000b98:	4b37      	ldr	r3, [pc, #220]	; (8000c78 <Gestion_Commandes+0x530>)
 8000b9a:	2205      	movs	r2, #5
 8000b9c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b9e:	4b37      	ldr	r3, [pc, #220]	; (8000c7c <Gestion_Commandes+0x534>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]
				break;
 8000ba4:	e05e      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case DV2: {
				_DirG = RECULE;
 8000ba6:	4b30      	ldr	r3, [pc, #192]	; (8000c68 <Gestion_Commandes+0x520>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bac:	4b2f      	ldr	r3, [pc, #188]	; (8000c6c <Gestion_Commandes+0x524>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000bb2:	4b2f      	ldr	r3, [pc, #188]	; (8000c70 <Gestion_Commandes+0x528>)
 8000bb4:	2238      	movs	r2, #56	; 0x38
 8000bb6:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000bb8:	4b2e      	ldr	r3, [pc, #184]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000bba:	2238      	movs	r2, #56	; 0x38
 8000bbc:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	; (8000c78 <Gestion_Commandes+0x530>)
 8000bc0:	2206      	movs	r2, #6
 8000bc2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000bc4:	4b2d      	ldr	r3, [pc, #180]	; (8000c7c <Gestion_Commandes+0x534>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	701a      	strb	r2, [r3, #0]
				break;
 8000bca:	e04b      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case DV3: {
				_DirG = RECULE;
 8000bcc:	4b26      	ldr	r3, [pc, #152]	; (8000c68 <Gestion_Commandes+0x520>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bd2:	4b26      	ldr	r3, [pc, #152]	; (8000c6c <Gestion_Commandes+0x524>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000bd8:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <Gestion_Commandes+0x528>)
 8000bda:	224c      	movs	r2, #76	; 0x4c
 8000bdc:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000bde:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000be0:	224c      	movs	r2, #76	; 0x4c
 8000be2:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000be4:	4b24      	ldr	r3, [pc, #144]	; (8000c78 <Gestion_Commandes+0x530>)
 8000be6:	2207      	movs	r2, #7
 8000be8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000bea:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <Gestion_Commandes+0x534>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
				break;
 8000bf0:	e038      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case GV1: {
				_DirG = RECULE;
 8000bf2:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <Gestion_Commandes+0x520>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bf8:	4b1c      	ldr	r3, [pc, #112]	; (8000c6c <Gestion_Commandes+0x524>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000bfe:	4b1c      	ldr	r3, [pc, #112]	; (8000c70 <Gestion_Commandes+0x528>)
 8000c00:	2226      	movs	r2, #38	; 0x26
 8000c02:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000c04:	4b1b      	ldr	r3, [pc, #108]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000c06:	2226      	movs	r2, #38	; 0x26
 8000c08:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <Gestion_Commandes+0x530>)
 8000c0c:	2205      	movs	r2, #5
 8000c0e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000c10:	4b1a      	ldr	r3, [pc, #104]	; (8000c7c <Gestion_Commandes+0x534>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	701a      	strb	r2, [r3, #0]
				break;
 8000c16:	e025      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case GV2: {
				_DirG = RECULE;
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <Gestion_Commandes+0x520>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c1e:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <Gestion_Commandes+0x524>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000c24:	4b12      	ldr	r3, [pc, #72]	; (8000c70 <Gestion_Commandes+0x528>)
 8000c26:	2238      	movs	r2, #56	; 0x38
 8000c28:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000c2a:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000c2c:	2238      	movs	r2, #56	; 0x38
 8000c2e:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000c30:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <Gestion_Commandes+0x530>)
 8000c32:	2206      	movs	r2, #6
 8000c34:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000c36:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <Gestion_Commandes+0x534>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	701a      	strb	r2, [r3, #0]
				break;
 8000c3c:	e012      	b.n	8000c64 <Gestion_Commandes+0x51c>
			}
			case GV3: {
				_DirG = RECULE;
 8000c3e:	4b0a      	ldr	r3, [pc, #40]	; (8000c68 <Gestion_Commandes+0x520>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c44:	4b09      	ldr	r3, [pc, #36]	; (8000c6c <Gestion_Commandes+0x524>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000c4a:	4b09      	ldr	r3, [pc, #36]	; (8000c70 <Gestion_Commandes+0x528>)
 8000c4c:	224c      	movs	r2, #76	; 0x4c
 8000c4e:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <Gestion_Commandes+0x52c>)
 8000c52:	224c      	movs	r2, #76	; 0x4c
 8000c54:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <Gestion_Commandes+0x530>)
 8000c58:	2207      	movs	r2, #7
 8000c5a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000c5c:	4b07      	ldr	r3, [pc, #28]	; (8000c7c <Gestion_Commandes+0x534>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
				break;
 8000c62:	bf00      	nop
			}
			}
			break;
 8000c64:	e262      	b.n	800112c <Gestion_Commandes+0x9e4>
 8000c66:	bf00      	nop
 8000c68:	20000104 	.word	0x20000104
 8000c6c:	200000e8 	.word	0x200000e8
 8000c70:	20000036 	.word	0x20000036
 8000c74:	20000034 	.word	0x20000034
 8000c78:	2000004c 	.word	0x2000004c
 8000c7c:	200000f6 	.word	0x200000f6
		}
		case DROITE: {
			switch (Etat) {
 8000c80:	4ba7      	ldr	r3, [pc, #668]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b0d      	cmp	r3, #13
 8000c86:	f200 8253 	bhi.w	8001130 <Gestion_Commandes+0x9e8>
 8000c8a:	a201      	add	r2, pc, #4	; (adr r2, 8000c90 <Gestion_Commandes+0x548>)
 8000c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c90:	08000cc9 	.word	0x08000cc9
 8000c94:	08000cd7 	.word	0x08000cd7
 8000c98:	08000cfd 	.word	0x08000cfd
 8000c9c:	08000d23 	.word	0x08000d23
 8000ca0:	08000d49 	.word	0x08000d49
 8000ca4:	08000d6f 	.word	0x08000d6f
 8000ca8:	08000d95 	.word	0x08000d95
 8000cac:	08000dbb 	.word	0x08000dbb
 8000cb0:	08000de1 	.word	0x08000de1
 8000cb4:	08000e07 	.word	0x08000e07
 8000cb8:	08000e2d 	.word	0x08000e2d
 8000cbc:	08000e53 	.word	0x08000e53
 8000cc0:	08000e79 	.word	0x08000e79
 8000cc4:	08000e9f 	.word	0x08000e9f
			case VEILLE: {
				Etat = VEILLE;
 8000cc8:	4b95      	ldr	r3, [pc, #596]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000cce:	4b95      	ldr	r3, [pc, #596]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	701a      	strb	r2, [r3, #0]
				break;
 8000cd4:	e0f6      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case ARRET: {
				_DirG = AVANCE;
 8000cd6:	4b94      	ldr	r3, [pc, #592]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000cdc:	4b93      	ldr	r3, [pc, #588]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000ce2:	4b93      	ldr	r3, [pc, #588]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000ce4:	2226      	movs	r2, #38	; 0x26
 8000ce6:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000ce8:	4b92      	ldr	r3, [pc, #584]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000cea:	2226      	movs	r2, #38	; 0x26
 8000cec:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000cee:	4b8c      	ldr	r3, [pc, #560]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000cf0:	2208      	movs	r2, #8
 8000cf2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000cf4:	4b8b      	ldr	r3, [pc, #556]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	701a      	strb	r2, [r3, #0]
				break;
 8000cfa:	e0e3      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case AV1: {
				_DirG = AVANCE;
 8000cfc:	4b8a      	ldr	r3, [pc, #552]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d02:	4b8a      	ldr	r3, [pc, #552]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d08:	4b89      	ldr	r3, [pc, #548]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000d0a:	2226      	movs	r2, #38	; 0x26
 8000d0c:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d0e:	4b89      	ldr	r3, [pc, #548]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000d10:	2226      	movs	r2, #38	; 0x26
 8000d12:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000d14:	4b82      	ldr	r3, [pc, #520]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000d16:	2208      	movs	r2, #8
 8000d18:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d1a:	4b82      	ldr	r3, [pc, #520]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	701a      	strb	r2, [r3, #0]
				break;
 8000d20:	e0d0      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case AV2: {
				_DirG = AVANCE;
 8000d22:	4b81      	ldr	r3, [pc, #516]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d28:	4b80      	ldr	r3, [pc, #512]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000d2e:	4b80      	ldr	r3, [pc, #512]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000d30:	2238      	movs	r2, #56	; 0x38
 8000d32:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000d34:	4b7f      	ldr	r3, [pc, #508]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000d36:	2238      	movs	r2, #56	; 0x38
 8000d38:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000d3a:	4b79      	ldr	r3, [pc, #484]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000d3c:	2209      	movs	r2, #9
 8000d3e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d40:	4b78      	ldr	r3, [pc, #480]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	701a      	strb	r2, [r3, #0]
				break;
 8000d46:	e0bd      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case AV3: {
				_DirG = AVANCE;
 8000d48:	4b77      	ldr	r3, [pc, #476]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d4e:	4b77      	ldr	r3, [pc, #476]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000d54:	4b76      	ldr	r3, [pc, #472]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000d56:	224c      	movs	r2, #76	; 0x4c
 8000d58:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000d5a:	4b76      	ldr	r3, [pc, #472]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000d5c:	224c      	movs	r2, #76	; 0x4c
 8000d5e:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000d60:	4b6f      	ldr	r3, [pc, #444]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000d62:	220a      	movs	r2, #10
 8000d64:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d66:	4b6f      	ldr	r3, [pc, #444]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	701a      	strb	r2, [r3, #0]
				break;
 8000d6c:	e0aa      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case RV1: {
				_DirG = AVANCE;
 8000d6e:	4b6e      	ldr	r3, [pc, #440]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000d70:	2201      	movs	r2, #1
 8000d72:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d74:	4b6d      	ldr	r3, [pc, #436]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d7a:	4b6d      	ldr	r3, [pc, #436]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000d7c:	2226      	movs	r2, #38	; 0x26
 8000d7e:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d80:	4b6c      	ldr	r3, [pc, #432]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000d82:	2226      	movs	r2, #38	; 0x26
 8000d84:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000d86:	4b66      	ldr	r3, [pc, #408]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000d88:	2208      	movs	r2, #8
 8000d8a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d8c:	4b65      	ldr	r3, [pc, #404]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
				break;
 8000d92:	e097      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case RV2: {
				_DirG = AVANCE;
 8000d94:	4b64      	ldr	r3, [pc, #400]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d9a:	4b64      	ldr	r3, [pc, #400]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000da0:	4b63      	ldr	r3, [pc, #396]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000da2:	2238      	movs	r2, #56	; 0x38
 8000da4:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000da6:	4b63      	ldr	r3, [pc, #396]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000da8:	2238      	movs	r2, #56	; 0x38
 8000daa:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000dac:	4b5c      	ldr	r3, [pc, #368]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000dae:	2209      	movs	r2, #9
 8000db0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000db2:	4b5c      	ldr	r3, [pc, #368]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000db4:	2201      	movs	r2, #1
 8000db6:	701a      	strb	r2, [r3, #0]
				break;
 8000db8:	e084      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case RV3: {
				_DirG = AVANCE;
 8000dba:	4b5b      	ldr	r3, [pc, #364]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000dc0:	4b5a      	ldr	r3, [pc, #360]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000dc6:	4b5a      	ldr	r3, [pc, #360]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000dc8:	224c      	movs	r2, #76	; 0x4c
 8000dca:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000dcc:	4b59      	ldr	r3, [pc, #356]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000dce:	224c      	movs	r2, #76	; 0x4c
 8000dd0:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000dd2:	4b53      	ldr	r3, [pc, #332]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000dd4:	220a      	movs	r2, #10
 8000dd6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000dd8:	4b52      	ldr	r3, [pc, #328]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
				break;
 8000dde:	e071      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case DV1: {
				_DirG = AVANCE;
 8000de0:	4b51      	ldr	r3, [pc, #324]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000de6:	4b51      	ldr	r3, [pc, #324]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000dec:	4b50      	ldr	r3, [pc, #320]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000dee:	2238      	movs	r2, #56	; 0x38
 8000df0:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000df2:	4b50      	ldr	r3, [pc, #320]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000df4:	2238      	movs	r2, #56	; 0x38
 8000df6:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000df8:	4b49      	ldr	r3, [pc, #292]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000dfa:	2209      	movs	r2, #9
 8000dfc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000dfe:	4b49      	ldr	r3, [pc, #292]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	701a      	strb	r2, [r3, #0]
				break;
 8000e04:	e05e      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case DV2: {
				_DirG = AVANCE;
 8000e06:	4b48      	ldr	r3, [pc, #288]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e0c:	4b47      	ldr	r3, [pc, #284]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e12:	4b47      	ldr	r3, [pc, #284]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000e14:	224c      	movs	r2, #76	; 0x4c
 8000e16:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e18:	4b46      	ldr	r3, [pc, #280]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000e1a:	224c      	movs	r2, #76	; 0x4c
 8000e1c:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000e1e:	4b40      	ldr	r3, [pc, #256]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000e20:	220a      	movs	r2, #10
 8000e22:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000e24:	4b3f      	ldr	r3, [pc, #252]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
				break;
 8000e2a:	e04b      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case DV3: {
				_DirG = AVANCE;
 8000e2c:	4b3e      	ldr	r3, [pc, #248]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000e2e:	2201      	movs	r2, #1
 8000e30:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e32:	4b3e      	ldr	r3, [pc, #248]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e38:	4b3d      	ldr	r3, [pc, #244]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000e3a:	224c      	movs	r2, #76	; 0x4c
 8000e3c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e3e:	4b3d      	ldr	r3, [pc, #244]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000e40:	224c      	movs	r2, #76	; 0x4c
 8000e42:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000e44:	4b36      	ldr	r3, [pc, #216]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000e46:	220a      	movs	r2, #10
 8000e48:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000e4a:	4b36      	ldr	r3, [pc, #216]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	701a      	strb	r2, [r3, #0]
				break;
 8000e50:	e038      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case GV1: {
				_DirG = RECULE;
 8000e52:	4b35      	ldr	r3, [pc, #212]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e58:	4b34      	ldr	r3, [pc, #208]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000e5e:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000e64:	4b33      	ldr	r3, [pc, #204]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000e6a:	4b2d      	ldr	r3, [pc, #180]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000e70:	4b2c      	ldr	r3, [pc, #176]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]

				break;
 8000e76:	e025      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case GV2: {
				_DirG = RECULE;
 8000e78:	4b2b      	ldr	r3, [pc, #172]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000e7e:	4b2b      	ldr	r3, [pc, #172]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000e80:	2201      	movs	r2, #1
 8000e82:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000e84:	4b2a      	ldr	r3, [pc, #168]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000e86:	2226      	movs	r2, #38	; 0x26
 8000e88:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000e8c:	2226      	movs	r2, #38	; 0x26
 8000e8e:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000e90:	4b23      	ldr	r3, [pc, #140]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000e92:	220b      	movs	r2, #11
 8000e94:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000e96:	4b23      	ldr	r3, [pc, #140]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	701a      	strb	r2, [r3, #0]
				break;
 8000e9c:	e012      	b.n	8000ec4 <Gestion_Commandes+0x77c>
			}
			case GV3: {
				_DirG = RECULE;
 8000e9e:	4b22      	ldr	r3, [pc, #136]	; (8000f28 <Gestion_Commandes+0x7e0>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000ea4:	4b21      	ldr	r3, [pc, #132]	; (8000f2c <Gestion_Commandes+0x7e4>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000eaa:	4b21      	ldr	r3, [pc, #132]	; (8000f30 <Gestion_Commandes+0x7e8>)
 8000eac:	2238      	movs	r2, #56	; 0x38
 8000eae:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000eb0:	4b20      	ldr	r3, [pc, #128]	; (8000f34 <Gestion_Commandes+0x7ec>)
 8000eb2:	2238      	movs	r2, #56	; 0x38
 8000eb4:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000eb6:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000eb8:	220c      	movs	r2, #12
 8000eba:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000ebc:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
				break;
 8000ec2:	bf00      	nop
			}
			}
			break;
 8000ec4:	e134      	b.n	8001130 <Gestion_Commandes+0x9e8>
		}
		case GAUCHE: {
			switch (Etat) {
 8000ec6:	4b16      	ldr	r3, [pc, #88]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b0d      	cmp	r3, #13
 8000ecc:	f200 8132 	bhi.w	8001134 <Gestion_Commandes+0x9ec>
 8000ed0:	a201      	add	r2, pc, #4	; (adr r2, 8000ed8 <Gestion_Commandes+0x790>)
 8000ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed6:	bf00      	nop
 8000ed8:	08000f11 	.word	0x08000f11
 8000edc:	08000f39 	.word	0x08000f39
 8000ee0:	08000f5f 	.word	0x08000f5f
 8000ee4:	08000f85 	.word	0x08000f85
 8000ee8:	08000fab 	.word	0x08000fab
 8000eec:	08000fd1 	.word	0x08000fd1
 8000ef0:	08000ff7 	.word	0x08000ff7
 8000ef4:	0800101d 	.word	0x0800101d
 8000ef8:	08001043 	.word	0x08001043
 8000efc:	08001069 	.word	0x08001069
 8000f00:	0800108f 	.word	0x0800108f
 8000f04:	080010b5 	.word	0x080010b5
 8000f08:	080010db 	.word	0x080010db
 8000f0c:	08001101 	.word	0x08001101
			case VEILLE: {
				Etat = VEILLE;
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <Gestion_Commandes+0x7d8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000f16:	4b03      	ldr	r3, [pc, #12]	; (8000f24 <Gestion_Commandes+0x7dc>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
				break;
 8000f1c:	e103      	b.n	8001126 <Gestion_Commandes+0x9de>
 8000f1e:	bf00      	nop
 8000f20:	2000004c 	.word	0x2000004c
 8000f24:	200000f6 	.word	0x200000f6
 8000f28:	20000104 	.word	0x20000104
 8000f2c:	200000e8 	.word	0x200000e8
 8000f30:	20000036 	.word	0x20000036
 8000f34:	20000034 	.word	0x20000034
			}
			case ARRET: {
				_DirG = RECULE;
 8000f38:	4b81      	ldr	r3, [pc, #516]	; (8001140 <Gestion_Commandes+0x9f8>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f3e:	4b81      	ldr	r3, [pc, #516]	; (8001144 <Gestion_Commandes+0x9fc>)
 8000f40:	2201      	movs	r2, #1
 8000f42:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000f44:	4b80      	ldr	r3, [pc, #512]	; (8001148 <Gestion_Commandes+0xa00>)
 8000f46:	2226      	movs	r2, #38	; 0x26
 8000f48:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000f4a:	4b80      	ldr	r3, [pc, #512]	; (800114c <Gestion_Commandes+0xa04>)
 8000f4c:	2226      	movs	r2, #38	; 0x26
 8000f4e:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000f50:	4b7f      	ldr	r3, [pc, #508]	; (8001150 <Gestion_Commandes+0xa08>)
 8000f52:	220b      	movs	r2, #11
 8000f54:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f56:	4b7f      	ldr	r3, [pc, #508]	; (8001154 <Gestion_Commandes+0xa0c>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	701a      	strb	r2, [r3, #0]
				break;
 8000f5c:	e0e3      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case AV1: {
				_DirG = RECULE;
 8000f5e:	4b78      	ldr	r3, [pc, #480]	; (8001140 <Gestion_Commandes+0x9f8>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f64:	4b77      	ldr	r3, [pc, #476]	; (8001144 <Gestion_Commandes+0x9fc>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000f6a:	4b77      	ldr	r3, [pc, #476]	; (8001148 <Gestion_Commandes+0xa00>)
 8000f6c:	2226      	movs	r2, #38	; 0x26
 8000f6e:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000f70:	4b76      	ldr	r3, [pc, #472]	; (800114c <Gestion_Commandes+0xa04>)
 8000f72:	2226      	movs	r2, #38	; 0x26
 8000f74:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000f76:	4b76      	ldr	r3, [pc, #472]	; (8001150 <Gestion_Commandes+0xa08>)
 8000f78:	220b      	movs	r2, #11
 8000f7a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f7c:	4b75      	ldr	r3, [pc, #468]	; (8001154 <Gestion_Commandes+0xa0c>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]
				break;
 8000f82:	e0d0      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case AV2: {
				_DirG = RECULE;
 8000f84:	4b6e      	ldr	r3, [pc, #440]	; (8001140 <Gestion_Commandes+0x9f8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f8a:	4b6e      	ldr	r3, [pc, #440]	; (8001144 <Gestion_Commandes+0x9fc>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000f90:	4b6d      	ldr	r3, [pc, #436]	; (8001148 <Gestion_Commandes+0xa00>)
 8000f92:	2238      	movs	r2, #56	; 0x38
 8000f94:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000f96:	4b6d      	ldr	r3, [pc, #436]	; (800114c <Gestion_Commandes+0xa04>)
 8000f98:	2238      	movs	r2, #56	; 0x38
 8000f9a:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000f9c:	4b6c      	ldr	r3, [pc, #432]	; (8001150 <Gestion_Commandes+0xa08>)
 8000f9e:	220c      	movs	r2, #12
 8000fa0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000fa2:	4b6c      	ldr	r3, [pc, #432]	; (8001154 <Gestion_Commandes+0xa0c>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
				break;
 8000fa8:	e0bd      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case AV3: {
				_DirG = RECULE;
 8000faa:	4b65      	ldr	r3, [pc, #404]	; (8001140 <Gestion_Commandes+0x9f8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fb0:	4b64      	ldr	r3, [pc, #400]	; (8001144 <Gestion_Commandes+0x9fc>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000fb6:	4b64      	ldr	r3, [pc, #400]	; (8001148 <Gestion_Commandes+0xa00>)
 8000fb8:	224c      	movs	r2, #76	; 0x4c
 8000fba:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000fbc:	4b63      	ldr	r3, [pc, #396]	; (800114c <Gestion_Commandes+0xa04>)
 8000fbe:	224c      	movs	r2, #76	; 0x4c
 8000fc0:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 8000fc2:	4b63      	ldr	r3, [pc, #396]	; (8001150 <Gestion_Commandes+0xa08>)
 8000fc4:	220d      	movs	r2, #13
 8000fc6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000fc8:	4b62      	ldr	r3, [pc, #392]	; (8001154 <Gestion_Commandes+0xa0c>)
 8000fca:	2201      	movs	r2, #1
 8000fcc:	701a      	strb	r2, [r3, #0]
				break;
 8000fce:	e0aa      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case RV1: {
				_DirG = RECULE;
 8000fd0:	4b5b      	ldr	r3, [pc, #364]	; (8001140 <Gestion_Commandes+0x9f8>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fd6:	4b5b      	ldr	r3, [pc, #364]	; (8001144 <Gestion_Commandes+0x9fc>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000fdc:	4b5a      	ldr	r3, [pc, #360]	; (8001148 <Gestion_Commandes+0xa00>)
 8000fde:	2226      	movs	r2, #38	; 0x26
 8000fe0:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000fe2:	4b5a      	ldr	r3, [pc, #360]	; (800114c <Gestion_Commandes+0xa04>)
 8000fe4:	2226      	movs	r2, #38	; 0x26
 8000fe6:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000fe8:	4b59      	ldr	r3, [pc, #356]	; (8001150 <Gestion_Commandes+0xa08>)
 8000fea:	220b      	movs	r2, #11
 8000fec:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000fee:	4b59      	ldr	r3, [pc, #356]	; (8001154 <Gestion_Commandes+0xa0c>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	701a      	strb	r2, [r3, #0]
				break;
 8000ff4:	e097      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case RV2: {
				_DirG = RECULE;
 8000ff6:	4b52      	ldr	r3, [pc, #328]	; (8001140 <Gestion_Commandes+0x9f8>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000ffc:	4b51      	ldr	r3, [pc, #324]	; (8001144 <Gestion_Commandes+0x9fc>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8001002:	4b51      	ldr	r3, [pc, #324]	; (8001148 <Gestion_Commandes+0xa00>)
 8001004:	2238      	movs	r2, #56	; 0x38
 8001006:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8001008:	4b50      	ldr	r3, [pc, #320]	; (800114c <Gestion_Commandes+0xa04>)
 800100a:	2238      	movs	r2, #56	; 0x38
 800100c:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 800100e:	4b50      	ldr	r3, [pc, #320]	; (8001150 <Gestion_Commandes+0xa08>)
 8001010:	220c      	movs	r2, #12
 8001012:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8001014:	4b4f      	ldr	r3, [pc, #316]	; (8001154 <Gestion_Commandes+0xa0c>)
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
				break;
 800101a:	e084      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case RV3: {
				_DirG = RECULE;
 800101c:	4b48      	ldr	r3, [pc, #288]	; (8001140 <Gestion_Commandes+0x9f8>)
 800101e:	2200      	movs	r2, #0
 8001020:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001022:	4b48      	ldr	r3, [pc, #288]	; (8001144 <Gestion_Commandes+0x9fc>)
 8001024:	2201      	movs	r2, #1
 8001026:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8001028:	4b47      	ldr	r3, [pc, #284]	; (8001148 <Gestion_Commandes+0xa00>)
 800102a:	224c      	movs	r2, #76	; 0x4c
 800102c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 800102e:	4b47      	ldr	r3, [pc, #284]	; (800114c <Gestion_Commandes+0xa04>)
 8001030:	224c      	movs	r2, #76	; 0x4c
 8001032:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 8001034:	4b46      	ldr	r3, [pc, #280]	; (8001150 <Gestion_Commandes+0xa08>)
 8001036:	220d      	movs	r2, #13
 8001038:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800103a:	4b46      	ldr	r3, [pc, #280]	; (8001154 <Gestion_Commandes+0xa0c>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
				break;
 8001040:	e071      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case DV1: {
				_DirG = RECULE;
 8001042:	4b3f      	ldr	r3, [pc, #252]	; (8001140 <Gestion_Commandes+0x9f8>)
 8001044:	2200      	movs	r2, #0
 8001046:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8001048:	4b3e      	ldr	r3, [pc, #248]	; (8001144 <Gestion_Commandes+0x9fc>)
 800104a:	2200      	movs	r2, #0
 800104c:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 800104e:	4b3e      	ldr	r3, [pc, #248]	; (8001148 <Gestion_Commandes+0xa00>)
 8001050:	2200      	movs	r2, #0
 8001052:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8001054:	4b3d      	ldr	r3, [pc, #244]	; (800114c <Gestion_Commandes+0xa04>)
 8001056:	2200      	movs	r2, #0
 8001058:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 800105a:	4b3d      	ldr	r3, [pc, #244]	; (8001150 <Gestion_Commandes+0xa08>)
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8001060:	4b3c      	ldr	r3, [pc, #240]	; (8001154 <Gestion_Commandes+0xa0c>)
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]

				break;
 8001066:	e05e      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case DV2: {
				_DirG = AVANCE;
 8001068:	4b35      	ldr	r3, [pc, #212]	; (8001140 <Gestion_Commandes+0x9f8>)
 800106a:	2201      	movs	r2, #1
 800106c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800106e:	4b35      	ldr	r3, [pc, #212]	; (8001144 <Gestion_Commandes+0x9fc>)
 8001070:	2200      	movs	r2, #0
 8001072:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8001074:	4b34      	ldr	r3, [pc, #208]	; (8001148 <Gestion_Commandes+0xa00>)
 8001076:	2226      	movs	r2, #38	; 0x26
 8001078:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800107a:	4b34      	ldr	r3, [pc, #208]	; (800114c <Gestion_Commandes+0xa04>)
 800107c:	2226      	movs	r2, #38	; 0x26
 800107e:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8001080:	4b33      	ldr	r3, [pc, #204]	; (8001150 <Gestion_Commandes+0xa08>)
 8001082:	2208      	movs	r2, #8
 8001084:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8001086:	4b33      	ldr	r3, [pc, #204]	; (8001154 <Gestion_Commandes+0xa0c>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
				break;
 800108c:	e04b      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case DV3: {
				_DirG = AVANCE;
 800108e:	4b2c      	ldr	r3, [pc, #176]	; (8001140 <Gestion_Commandes+0x9f8>)
 8001090:	2201      	movs	r2, #1
 8001092:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8001094:	4b2b      	ldr	r3, [pc, #172]	; (8001144 <Gestion_Commandes+0x9fc>)
 8001096:	2200      	movs	r2, #0
 8001098:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800109a:	4b2b      	ldr	r3, [pc, #172]	; (8001148 <Gestion_Commandes+0xa00>)
 800109c:	2238      	movs	r2, #56	; 0x38
 800109e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80010a0:	4b2a      	ldr	r3, [pc, #168]	; (800114c <Gestion_Commandes+0xa04>)
 80010a2:	2238      	movs	r2, #56	; 0x38
 80010a4:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 80010a6:	4b2a      	ldr	r3, [pc, #168]	; (8001150 <Gestion_Commandes+0xa08>)
 80010a8:	2209      	movs	r2, #9
 80010aa:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80010ac:	4b29      	ldr	r3, [pc, #164]	; (8001154 <Gestion_Commandes+0xa0c>)
 80010ae:	2201      	movs	r2, #1
 80010b0:	701a      	strb	r2, [r3, #0]
				break;
 80010b2:	e038      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case GV1: {
				_DirG = RECULE;
 80010b4:	4b22      	ldr	r3, [pc, #136]	; (8001140 <Gestion_Commandes+0x9f8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80010ba:	4b22      	ldr	r3, [pc, #136]	; (8001144 <Gestion_Commandes+0x9fc>)
 80010bc:	2201      	movs	r2, #1
 80010be:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80010c0:	4b21      	ldr	r3, [pc, #132]	; (8001148 <Gestion_Commandes+0xa00>)
 80010c2:	2238      	movs	r2, #56	; 0x38
 80010c4:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80010c6:	4b21      	ldr	r3, [pc, #132]	; (800114c <Gestion_Commandes+0xa04>)
 80010c8:	2238      	movs	r2, #56	; 0x38
 80010ca:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 80010cc:	4b20      	ldr	r3, [pc, #128]	; (8001150 <Gestion_Commandes+0xa08>)
 80010ce:	220c      	movs	r2, #12
 80010d0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80010d2:	4b20      	ldr	r3, [pc, #128]	; (8001154 <Gestion_Commandes+0xa0c>)
 80010d4:	2201      	movs	r2, #1
 80010d6:	701a      	strb	r2, [r3, #0]
				break;
 80010d8:	e025      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case GV2: {
				_DirG = RECULE;
 80010da:	4b19      	ldr	r3, [pc, #100]	; (8001140 <Gestion_Commandes+0x9f8>)
 80010dc:	2200      	movs	r2, #0
 80010de:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80010e0:	4b18      	ldr	r3, [pc, #96]	; (8001144 <Gestion_Commandes+0x9fc>)
 80010e2:	2201      	movs	r2, #1
 80010e4:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <Gestion_Commandes+0xa00>)
 80010e8:	224c      	movs	r2, #76	; 0x4c
 80010ea:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80010ec:	4b17      	ldr	r3, [pc, #92]	; (800114c <Gestion_Commandes+0xa04>)
 80010ee:	224c      	movs	r2, #76	; 0x4c
 80010f0:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 80010f2:	4b17      	ldr	r3, [pc, #92]	; (8001150 <Gestion_Commandes+0xa08>)
 80010f4:	220d      	movs	r2, #13
 80010f6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80010f8:	4b16      	ldr	r3, [pc, #88]	; (8001154 <Gestion_Commandes+0xa0c>)
 80010fa:	2201      	movs	r2, #1
 80010fc:	701a      	strb	r2, [r3, #0]
				break;
 80010fe:	e012      	b.n	8001126 <Gestion_Commandes+0x9de>
			}
			case GV3: {
				_DirG = RECULE;
 8001100:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <Gestion_Commandes+0x9f8>)
 8001102:	2200      	movs	r2, #0
 8001104:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001106:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <Gestion_Commandes+0x9fc>)
 8001108:	2201      	movs	r2, #1
 800110a:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 800110c:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <Gestion_Commandes+0xa00>)
 800110e:	224c      	movs	r2, #76	; 0x4c
 8001110:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8001112:	4b0e      	ldr	r3, [pc, #56]	; (800114c <Gestion_Commandes+0xa04>)
 8001114:	224c      	movs	r2, #76	; 0x4c
 8001116:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 8001118:	4b0d      	ldr	r3, [pc, #52]	; (8001150 <Gestion_Commandes+0xa08>)
 800111a:	220d      	movs	r2, #13
 800111c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800111e:	4b0d      	ldr	r3, [pc, #52]	; (8001154 <Gestion_Commandes+0xa0c>)
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
				break;
 8001124:	bf00      	nop
			}
			}
			break;
 8001126:	e005      	b.n	8001134 <Gestion_Commandes+0x9ec>
			break;
 8001128:	bf00      	nop
 800112a:	e004      	b.n	8001136 <Gestion_Commandes+0x9ee>
			break;
 800112c:	bf00      	nop
 800112e:	e002      	b.n	8001136 <Gestion_Commandes+0x9ee>
			break;
 8001130:	bf00      	nop
 8001132:	e000      	b.n	8001136 <Gestion_Commandes+0x9ee>
			break;
 8001134:	bf00      	nop

		}
	}
}
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	20000104 	.word	0x20000104
 8001144:	200000e8 	.word	0x200000e8
 8001148:	20000036 	.word	0x20000036
 800114c:	20000034 	.word	0x20000034
 8001150:	2000004c 	.word	0x2000004c
 8001154:	200000f6 	.word	0x200000f6

08001158 <controle>:
void controle(void) {
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0

	if (Tech >= T_200_MS) {
 800115c:	4b07      	ldr	r3, [pc, #28]	; (800117c <controle+0x24>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b63      	cmp	r3, #99	; 0x63
 8001162:	d908      	bls.n	8001176 <controle+0x1e>
		Tech = 0;
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <controle+0x24>)
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
		ACS();
 800116a:	f000 f809 	bl	8001180 <ACS>
		Calcul_Vit();
 800116e:	f000 f9a3 	bl	80014b8 <Calcul_Vit>
		regulateur();
 8001172:	f000 f9fd 	bl	8001570 <regulateur>
	}

}
 8001176:	bf00      	nop
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000030 	.word	0x20000030

08001180 <ACS>:

void ACS(void) {
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
	static uint16_t Delta1 = 0;
	static uint16_t Delta2 = 0;
	static uint16_t Delta3 = 0;
	static uint16_t Delta4 = 0;

	switch (Etat) {
 8001184:	4b95      	ldr	r3, [pc, #596]	; (80013dc <ACS+0x25c>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d002      	beq.n	8001192 <ACS+0x12>
 800118c:	2b01      	cmp	r3, #1
 800118e:	d01a      	beq.n	80011c6 <ACS+0x46>
			DirG = _DirG;
		}
		break;
	}
	}
}
 8001190:	e179      	b.n	8001486 <ACS+0x306>
		if (Mode == ACTIF )
 8001192:	4b93      	ldr	r3, [pc, #588]	; (80013e0 <ACS+0x260>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b01      	cmp	r3, #1
 800119a:	d103      	bne.n	80011a4 <ACS+0x24>
			Etat = ACTIFE;
 800119c:	4b8f      	ldr	r3, [pc, #572]	; (80013dc <ACS+0x25c>)
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
		break;
 80011a2:	e170      	b.n	8001486 <ACS+0x306>
			CVitD = _CVitD;
 80011a4:	4b8f      	ldr	r3, [pc, #572]	; (80013e4 <ACS+0x264>)
 80011a6:	881a      	ldrh	r2, [r3, #0]
 80011a8:	4b8f      	ldr	r3, [pc, #572]	; (80013e8 <ACS+0x268>)
 80011aa:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 80011ac:	4b8f      	ldr	r3, [pc, #572]	; (80013ec <ACS+0x26c>)
 80011ae:	881a      	ldrh	r2, [r3, #0]
 80011b0:	4b8f      	ldr	r3, [pc, #572]	; (80013f0 <ACS+0x270>)
 80011b2:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 80011b4:	4b8f      	ldr	r3, [pc, #572]	; (80013f4 <ACS+0x274>)
 80011b6:	881a      	ldrh	r2, [r3, #0]
 80011b8:	4b8f      	ldr	r3, [pc, #572]	; (80013f8 <ACS+0x278>)
 80011ba:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 80011bc:	4b8f      	ldr	r3, [pc, #572]	; (80013fc <ACS+0x27c>)
 80011be:	881a      	ldrh	r2, [r3, #0]
 80011c0:	4b8f      	ldr	r3, [pc, #572]	; (8001400 <ACS+0x280>)
 80011c2:	801a      	strh	r2, [r3, #0]
		break;
 80011c4:	e15f      	b.n	8001486 <ACS+0x306>
		if (Mode == SLEEP)
 80011c6:	4b86      	ldr	r3, [pc, #536]	; (80013e0 <ACS+0x260>)
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d102      	bne.n	80011d6 <ACS+0x56>
			Etat = ARRET;
 80011d0:	4b82      	ldr	r3, [pc, #520]	; (80013dc <ACS+0x25c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]
		if (_DirD == AVANCE && _DirG == AVANCE) {
 80011d6:	4b87      	ldr	r3, [pc, #540]	; (80013f4 <ACS+0x274>)
 80011d8:	881b      	ldrh	r3, [r3, #0]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	f040 808b 	bne.w	80012f6 <ACS+0x176>
 80011e0:	4b86      	ldr	r3, [pc, #536]	; (80013fc <ACS+0x27c>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	f040 8086 	bne.w	80012f6 <ACS+0x176>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 80011ea:	4b86      	ldr	r3, [pc, #536]	; (8001404 <ACS+0x284>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b85      	ldr	r3, [pc, #532]	; (8001408 <ACS+0x288>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80011fa:	3303      	adds	r3, #3
 80011fc:	429a      	cmp	r2, r3
 80011fe:	da22      	bge.n	8001246 <ACS+0xc6>
					&& (Dist_ACS_2 < Seuil_Dist_2 - Delta2)) {
 8001200:	4b82      	ldr	r3, [pc, #520]	; (800140c <ACS+0x28c>)
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	b29b      	uxth	r3, r3
 8001206:	461a      	mov	r2, r3
 8001208:	4b81      	ldr	r3, [pc, #516]	; (8001410 <ACS+0x290>)
 800120a:	881b      	ldrh	r3, [r3, #0]
 800120c:	f5c3 638e 	rsb	r3, r3, #1136	; 0x470
 8001210:	3306      	adds	r3, #6
 8001212:	429a      	cmp	r2, r3
 8001214:	da17      	bge.n	8001246 <ACS+0xc6>
				CVitD = _CVitD;
 8001216:	4b73      	ldr	r3, [pc, #460]	; (80013e4 <ACS+0x264>)
 8001218:	881a      	ldrh	r2, [r3, #0]
 800121a:	4b73      	ldr	r3, [pc, #460]	; (80013e8 <ACS+0x268>)
 800121c:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 800121e:	4b73      	ldr	r3, [pc, #460]	; (80013ec <ACS+0x26c>)
 8001220:	881a      	ldrh	r2, [r3, #0]
 8001222:	4b73      	ldr	r3, [pc, #460]	; (80013f0 <ACS+0x270>)
 8001224:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 8001226:	4b73      	ldr	r3, [pc, #460]	; (80013f4 <ACS+0x274>)
 8001228:	881a      	ldrh	r2, [r3, #0]
 800122a:	4b73      	ldr	r3, [pc, #460]	; (80013f8 <ACS+0x278>)
 800122c:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 800122e:	4b73      	ldr	r3, [pc, #460]	; (80013fc <ACS+0x27c>)
 8001230:	881a      	ldrh	r2, [r3, #0]
 8001232:	4b73      	ldr	r3, [pc, #460]	; (8001400 <ACS+0x280>)
 8001234:	801a      	strh	r2, [r3, #0]
				Delta1 = Delta2 = 0;
 8001236:	4b76      	ldr	r3, [pc, #472]	; (8001410 <ACS+0x290>)
 8001238:	2200      	movs	r2, #0
 800123a:	801a      	strh	r2, [r3, #0]
 800123c:	4b74      	ldr	r3, [pc, #464]	; (8001410 <ACS+0x290>)
 800123e:	881a      	ldrh	r2, [r3, #0]
 8001240:	4b71      	ldr	r3, [pc, #452]	; (8001408 <ACS+0x288>)
 8001242:	801a      	strh	r2, [r3, #0]
 8001244:	e056      	b.n	80012f4 <ACS+0x174>
			} else if ((Dist_ACS_1 < Seuil_Dist_1)
 8001246:	4b6f      	ldr	r3, [pc, #444]	; (8001404 <ACS+0x284>)
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	b29b      	uxth	r3, r3
 800124c:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8001250:	4293      	cmp	r3, r2
 8001252:	d816      	bhi.n	8001282 <ACS+0x102>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 8001254:	4b6d      	ldr	r3, [pc, #436]	; (800140c <ACS+0x28c>)
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	b29b      	uxth	r3, r3
 800125a:	f240 4276 	movw	r2, #1142	; 0x476
 800125e:	4293      	cmp	r3, r2
 8001260:	d90f      	bls.n	8001282 <ACS+0x102>
				CVitD = V1;
 8001262:	4b61      	ldr	r3, [pc, #388]	; (80013e8 <ACS+0x268>)
 8001264:	2226      	movs	r2, #38	; 0x26
 8001266:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001268:	4b61      	ldr	r3, [pc, #388]	; (80013f0 <ACS+0x270>)
 800126a:	2226      	movs	r2, #38	; 0x26
 800126c:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 800126e:	4b64      	ldr	r3, [pc, #400]	; (8001400 <ACS+0x280>)
 8001270:	2201      	movs	r2, #1
 8001272:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 8001274:	4b60      	ldr	r3, [pc, #384]	; (80013f8 <ACS+0x278>)
 8001276:	2200      	movs	r2, #0
 8001278:	801a      	strh	r2, [r3, #0]
				Delta2 = DELTA;
 800127a:	4b65      	ldr	r3, [pc, #404]	; (8001410 <ACS+0x290>)
 800127c:	2250      	movs	r2, #80	; 0x50
 800127e:	801a      	strh	r2, [r3, #0]
 8001280:	e038      	b.n	80012f4 <ACS+0x174>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 8001282:	4b60      	ldr	r3, [pc, #384]	; (8001404 <ACS+0x284>)
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	f5b3 7f7b 	cmp.w	r3, #1004	; 0x3ec
 800128c:	d316      	bcc.n	80012bc <ACS+0x13c>
					&& (Dist_ACS_2 < Seuil_Dist_2)) {
 800128e:	4b5f      	ldr	r3, [pc, #380]	; (800140c <ACS+0x28c>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	b29b      	uxth	r3, r3
 8001294:	f240 4275 	movw	r2, #1141	; 0x475
 8001298:	4293      	cmp	r3, r2
 800129a:	d80f      	bhi.n	80012bc <ACS+0x13c>
				CVitD = V1;
 800129c:	4b52      	ldr	r3, [pc, #328]	; (80013e8 <ACS+0x268>)
 800129e:	2226      	movs	r2, #38	; 0x26
 80012a0:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 80012a2:	4b53      	ldr	r3, [pc, #332]	; (80013f0 <ACS+0x270>)
 80012a4:	2226      	movs	r2, #38	; 0x26
 80012a6:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 80012a8:	4b53      	ldr	r3, [pc, #332]	; (80013f8 <ACS+0x278>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 80012ae:	4b54      	ldr	r3, [pc, #336]	; (8001400 <ACS+0x280>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	801a      	strh	r2, [r3, #0]
				Delta1 = DELTA;
 80012b4:	4b54      	ldr	r3, [pc, #336]	; (8001408 <ACS+0x288>)
 80012b6:	2250      	movs	r2, #80	; 0x50
 80012b8:	801a      	strh	r2, [r3, #0]
 80012ba:	e01b      	b.n	80012f4 <ACS+0x174>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 80012bc:	4b51      	ldr	r3, [pc, #324]	; (8001404 <ACS+0x284>)
 80012be:	881b      	ldrh	r3, [r3, #0]
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	f5b3 7f7b 	cmp.w	r3, #1004	; 0x3ec
 80012c6:	f0c0 80da 	bcc.w	800147e <ACS+0x2fe>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 80012ca:	4b50      	ldr	r3, [pc, #320]	; (800140c <ACS+0x28c>)
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	f240 4276 	movw	r2, #1142	; 0x476
 80012d4:	4293      	cmp	r3, r2
 80012d6:	f240 80d2 	bls.w	800147e <ACS+0x2fe>
				CVitD = 0;
 80012da:	4b43      	ldr	r3, [pc, #268]	; (80013e8 <ACS+0x268>)
 80012dc:	2200      	movs	r2, #0
 80012de:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 80012e0:	4b43      	ldr	r3, [pc, #268]	; (80013f0 <ACS+0x270>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80012e6:	4b44      	ldr	r3, [pc, #272]	; (80013f8 <ACS+0x278>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 80012ec:	4b44      	ldr	r3, [pc, #272]	; (8001400 <ACS+0x280>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 80012f2:	e0c4      	b.n	800147e <ACS+0x2fe>
 80012f4:	e0c3      	b.n	800147e <ACS+0x2fe>
		} else if (_DirD == RECULE && _DirG == RECULE) {
 80012f6:	4b3f      	ldr	r3, [pc, #252]	; (80013f4 <ACS+0x274>)
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f040 80ae 	bne.w	800145c <ACS+0x2dc>
 8001300:	4b3e      	ldr	r3, [pc, #248]	; (80013fc <ACS+0x27c>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	f040 80a9 	bne.w	800145c <ACS+0x2dc>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 800130a:	4b42      	ldr	r3, [pc, #264]	; (8001414 <ACS+0x294>)
 800130c:	881b      	ldrh	r3, [r3, #0]
 800130e:	b29b      	uxth	r3, r3
 8001310:	461a      	mov	r2, r3
 8001312:	4b41      	ldr	r3, [pc, #260]	; (8001418 <ACS+0x298>)
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	f5c3 6388 	rsb	r3, r3, #1088	; 0x440
 800131a:	3305      	adds	r3, #5
 800131c:	429a      	cmp	r2, r3
 800131e:	da22      	bge.n	8001366 <ACS+0x1e6>
					&& (Dist_ACS_4 < Seuil_Dist_4 - Delta4)) {
 8001320:	4b3e      	ldr	r3, [pc, #248]	; (800141c <ACS+0x29c>)
 8001322:	881b      	ldrh	r3, [r3, #0]
 8001324:	b29b      	uxth	r3, r3
 8001326:	461a      	mov	r2, r3
 8001328:	4b3d      	ldr	r3, [pc, #244]	; (8001420 <ACS+0x2a0>)
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	f5c3 63a1 	rsb	r3, r3, #1288	; 0x508
 8001330:	3301      	adds	r3, #1
 8001332:	429a      	cmp	r2, r3
 8001334:	da17      	bge.n	8001366 <ACS+0x1e6>
				CVitD = _CVitD;
 8001336:	4b2b      	ldr	r3, [pc, #172]	; (80013e4 <ACS+0x264>)
 8001338:	881a      	ldrh	r2, [r3, #0]
 800133a:	4b2b      	ldr	r3, [pc, #172]	; (80013e8 <ACS+0x268>)
 800133c:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 800133e:	4b2b      	ldr	r3, [pc, #172]	; (80013ec <ACS+0x26c>)
 8001340:	881a      	ldrh	r2, [r3, #0]
 8001342:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <ACS+0x270>)
 8001344:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 8001346:	4b2b      	ldr	r3, [pc, #172]	; (80013f4 <ACS+0x274>)
 8001348:	881a      	ldrh	r2, [r3, #0]
 800134a:	4b2b      	ldr	r3, [pc, #172]	; (80013f8 <ACS+0x278>)
 800134c:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 800134e:	4b2b      	ldr	r3, [pc, #172]	; (80013fc <ACS+0x27c>)
 8001350:	881a      	ldrh	r2, [r3, #0]
 8001352:	4b2b      	ldr	r3, [pc, #172]	; (8001400 <ACS+0x280>)
 8001354:	801a      	strh	r2, [r3, #0]
				Delta3 = Delta4 = 0;
 8001356:	4b32      	ldr	r3, [pc, #200]	; (8001420 <ACS+0x2a0>)
 8001358:	2200      	movs	r2, #0
 800135a:	801a      	strh	r2, [r3, #0]
 800135c:	4b30      	ldr	r3, [pc, #192]	; (8001420 <ACS+0x2a0>)
 800135e:	881a      	ldrh	r2, [r3, #0]
 8001360:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <ACS+0x298>)
 8001362:	801a      	strh	r2, [r3, #0]
 8001364:	e079      	b.n	800145a <ACS+0x2da>
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 8001366:	4b2b      	ldr	r3, [pc, #172]	; (8001414 <ACS+0x294>)
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	b29b      	uxth	r3, r3
 800136c:	f240 4245 	movw	r2, #1093	; 0x445
 8001370:	4293      	cmp	r3, r2
 8001372:	d915      	bls.n	80013a0 <ACS+0x220>
					&& (Dist_ACS_4 < Seuil_Dist_4)) {
 8001374:	4b29      	ldr	r3, [pc, #164]	; (800141c <ACS+0x29c>)
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	f5b3 6fa1 	cmp.w	r3, #1288	; 0x508
 800137e:	d80f      	bhi.n	80013a0 <ACS+0x220>
				CVitD = V1;
 8001380:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <ACS+0x268>)
 8001382:	2226      	movs	r2, #38	; 0x26
 8001384:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001386:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <ACS+0x270>)
 8001388:	2226      	movs	r2, #38	; 0x26
 800138a:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 800138c:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <ACS+0x278>)
 800138e:	2201      	movs	r2, #1
 8001390:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001392:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <ACS+0x280>)
 8001394:	2200      	movs	r2, #0
 8001396:	801a      	strh	r2, [r3, #0]
				Delta3 = DELTA;
 8001398:	4b1f      	ldr	r3, [pc, #124]	; (8001418 <ACS+0x298>)
 800139a:	2250      	movs	r2, #80	; 0x50
 800139c:	801a      	strh	r2, [r3, #0]
 800139e:	e05c      	b.n	800145a <ACS+0x2da>
			} else if ((Dist_ACS_3 < Seuil_Dist_3)
 80013a0:	4b1c      	ldr	r3, [pc, #112]	; (8001414 <ACS+0x294>)
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	f240 4244 	movw	r2, #1092	; 0x444
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d83a      	bhi.n	8001424 <ACS+0x2a4>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 80013ae:	4b1b      	ldr	r3, [pc, #108]	; (800141c <ACS+0x29c>)
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	f240 5209 	movw	r2, #1289	; 0x509
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d933      	bls.n	8001424 <ACS+0x2a4>
				CVitD = V1;
 80013bc:	4b0a      	ldr	r3, [pc, #40]	; (80013e8 <ACS+0x268>)
 80013be:	2226      	movs	r2, #38	; 0x26
 80013c0:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <ACS+0x270>)
 80013c4:	2226      	movs	r2, #38	; 0x26
 80013c6:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 80013c8:	4b0d      	ldr	r3, [pc, #52]	; (8001400 <ACS+0x280>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <ACS+0x278>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	801a      	strh	r2, [r3, #0]
				Delta4 = DELTA;
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <ACS+0x2a0>)
 80013d6:	2250      	movs	r2, #80	; 0x50
 80013d8:	801a      	strh	r2, [r3, #0]
 80013da:	e03e      	b.n	800145a <ACS+0x2da>
 80013dc:	2000004d 	.word	0x2000004d
 80013e0:	200000f6 	.word	0x200000f6
 80013e4:	20000034 	.word	0x20000034
 80013e8:	20000132 	.word	0x20000132
 80013ec:	20000036 	.word	0x20000036
 80013f0:	200000ea 	.word	0x200000ea
 80013f4:	200000e8 	.word	0x200000e8
 80013f8:	200000e2 	.word	0x200000e2
 80013fc:	20000104 	.word	0x20000104
 8001400:	2000012e 	.word	0x2000012e
 8001404:	2000013c 	.word	0x2000013c
 8001408:	2000004e 	.word	0x2000004e
 800140c:	200000f2 	.word	0x200000f2
 8001410:	20000050 	.word	0x20000050
 8001414:	200000ee 	.word	0x200000ee
 8001418:	20000052 	.word	0x20000052
 800141c:	20000134 	.word	0x20000134
 8001420:	20000054 	.word	0x20000054
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 8001424:	4b1a      	ldr	r3, [pc, #104]	; (8001490 <ACS+0x310>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	b29b      	uxth	r3, r3
 800142a:	f240 4245 	movw	r2, #1093	; 0x445
 800142e:	4293      	cmp	r3, r2
 8001430:	d927      	bls.n	8001482 <ACS+0x302>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 8001432:	4b18      	ldr	r3, [pc, #96]	; (8001494 <ACS+0x314>)
 8001434:	881b      	ldrh	r3, [r3, #0]
 8001436:	b29b      	uxth	r3, r3
 8001438:	f240 5209 	movw	r2, #1289	; 0x509
 800143c:	4293      	cmp	r3, r2
 800143e:	d920      	bls.n	8001482 <ACS+0x302>
				CVitD = 0;
 8001440:	4b15      	ldr	r3, [pc, #84]	; (8001498 <ACS+0x318>)
 8001442:	2200      	movs	r2, #0
 8001444:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 8001446:	4b15      	ldr	r3, [pc, #84]	; (800149c <ACS+0x31c>)
 8001448:	2200      	movs	r2, #0
 800144a:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 800144c:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <ACS+0x320>)
 800144e:	2200      	movs	r2, #0
 8001450:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001452:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <ACS+0x324>)
 8001454:	2200      	movs	r2, #0
 8001456:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 8001458:	e013      	b.n	8001482 <ACS+0x302>
 800145a:	e012      	b.n	8001482 <ACS+0x302>
			CVitD = _CVitD;
 800145c:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <ACS+0x328>)
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <ACS+0x318>)
 8001462:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <ACS+0x32c>)
 8001466:	881a      	ldrh	r2, [r3, #0]
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <ACS+0x31c>)
 800146a:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 800146c:	4b10      	ldr	r3, [pc, #64]	; (80014b0 <ACS+0x330>)
 800146e:	881a      	ldrh	r2, [r3, #0]
 8001470:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <ACS+0x320>)
 8001472:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <ACS+0x334>)
 8001476:	881a      	ldrh	r2, [r3, #0]
 8001478:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <ACS+0x324>)
 800147a:	801a      	strh	r2, [r3, #0]
		break;
 800147c:	e002      	b.n	8001484 <ACS+0x304>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 800147e:	bf00      	nop
 8001480:	e000      	b.n	8001484 <ACS+0x304>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 8001482:	bf00      	nop
		break;
 8001484:	bf00      	nop
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	200000ee 	.word	0x200000ee
 8001494:	20000134 	.word	0x20000134
 8001498:	20000132 	.word	0x20000132
 800149c:	200000ea 	.word	0x200000ea
 80014a0:	200000e2 	.word	0x200000e2
 80014a4:	2000012e 	.word	0x2000012e
 80014a8:	20000034 	.word	0x20000034
 80014ac:	20000036 	.word	0x20000036
 80014b0:	200000e8 	.word	0x200000e8
 80014b4:	20000104 	.word	0x20000104

080014b8 <Calcul_Vit>:

void Calcul_Vit(void) {
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 80014bc:	4b21      	ldr	r3, [pc, #132]	; (8001544 <Calcul_Vit+0x8c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b20      	ldr	r3, [pc, #128]	; (8001548 <Calcul_Vit+0x90>)
 80014c6:	801a      	strh	r2, [r3, #0]
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <Calcul_Vit+0x94>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <Calcul_Vit+0x98>)
 80014d2:	801a      	strh	r2, [r3, #0]
	VitD = abs(DistD - DistD_old);
 80014d4:	4b1c      	ldr	r3, [pc, #112]	; (8001548 <Calcul_Vit+0x90>)
 80014d6:	881b      	ldrh	r3, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <Calcul_Vit+0x9c>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	bfb8      	it	lt
 80014e4:	425b      	neglt	r3, r3
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	4b1b      	ldr	r3, [pc, #108]	; (8001558 <Calcul_Vit+0xa0>)
 80014ea:	801a      	strh	r2, [r3, #0]
	VitG = abs(DistG - DistG_old);
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <Calcul_Vit+0x98>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b1a      	ldr	r3, [pc, #104]	; (800155c <Calcul_Vit+0xa4>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bfb8      	it	lt
 80014fc:	425b      	neglt	r3, r3
 80014fe:	b29a      	uxth	r2, r3
 8001500:	4b17      	ldr	r3, [pc, #92]	; (8001560 <Calcul_Vit+0xa8>)
 8001502:	801a      	strh	r2, [r3, #0]
	DistD_old = DistD;
 8001504:	4b10      	ldr	r3, [pc, #64]	; (8001548 <Calcul_Vit+0x90>)
 8001506:	881a      	ldrh	r2, [r3, #0]
 8001508:	4b12      	ldr	r3, [pc, #72]	; (8001554 <Calcul_Vit+0x9c>)
 800150a:	801a      	strh	r2, [r3, #0]
	DistG_old = DistG;
 800150c:	4b10      	ldr	r3, [pc, #64]	; (8001550 <Calcul_Vit+0x98>)
 800150e:	881a      	ldrh	r2, [r3, #0]
 8001510:	4b12      	ldr	r3, [pc, #72]	; (800155c <Calcul_Vit+0xa4>)
 8001512:	801a      	strh	r2, [r3, #0]
	if (DirD == DirG) {
 8001514:	4b13      	ldr	r3, [pc, #76]	; (8001564 <Calcul_Vit+0xac>)
 8001516:	881a      	ldrh	r2, [r3, #0]
 8001518:	4b13      	ldr	r3, [pc, #76]	; (8001568 <Calcul_Vit+0xb0>)
 800151a:	881b      	ldrh	r3, [r3, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d10c      	bne.n	800153a <Calcul_Vit+0x82>
		Dist_parcours = Dist_parcours + ((VitD + VitG) >> 1);
 8001520:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <Calcul_Vit+0xa0>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	461a      	mov	r2, r3
 8001526:	4b0e      	ldr	r3, [pc, #56]	; (8001560 <Calcul_Vit+0xa8>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	4413      	add	r3, r2
 800152c:	105b      	asrs	r3, r3, #1
 800152e:	461a      	mov	r2, r3
 8001530:	4b0e      	ldr	r3, [pc, #56]	; (800156c <Calcul_Vit+0xb4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4413      	add	r3, r2
 8001536:	4a0d      	ldr	r2, [pc, #52]	; (800156c <Calcul_Vit+0xb4>)
 8001538:	6013      	str	r3, [r2, #0]
	}
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	bc80      	pop	{r7}
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	20000180 	.word	0x20000180
 8001548:	200000fc 	.word	0x200000fc
 800154c:	20000140 	.word	0x20000140
 8001550:	200000f0 	.word	0x200000f0
 8001554:	20000038 	.word	0x20000038
 8001558:	2000012c 	.word	0x2000012c
 800155c:	2000003a 	.word	0x2000003a
 8001560:	200000ec 	.word	0x200000ec
 8001564:	200000e2 	.word	0x200000e2
 8001568:	2000012e 	.word	0x2000012e
 800156c:	20000044 	.word	0x20000044

08001570 <regulateur>:

void regulateur(void) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
	enum ETAT {
		ARRET, ACTIFE
	};
	static enum ETAT Etat = ARRET;
	uint16_t Kp_D = CKp_D;
 8001576:	2364      	movs	r3, #100	; 0x64
 8001578:	81fb      	strh	r3, [r7, #14]
	uint16_t Kp_G = CKp_G;
 800157a:	2364      	movs	r3, #100	; 0x64
 800157c:	81bb      	strh	r3, [r7, #12]
	uint16_t Ki_D = CKi_D;
 800157e:	2350      	movs	r3, #80	; 0x50
 8001580:	817b      	strh	r3, [r7, #10]
	uint16_t Ki_G = CKi_G;
 8001582:	2350      	movs	r3, #80	; 0x50
 8001584:	813b      	strh	r3, [r7, #8]
	uint16_t Kd_D = CKd_D;
 8001586:	2300      	movs	r3, #0
 8001588:	80fb      	strh	r3, [r7, #6]
	uint16_t Kd_G = CKd_G;
 800158a:	2300      	movs	r3, #0
 800158c:	80bb      	strh	r3, [r7, #4]
	static int16_t S_erreursD = 0;
	static int16_t S_erreursG = 0;
	static int16_t V_erreurD = 0;
	static int16_t V_erreurG = 0;

	switch (Etat) {
 800158e:	4b9b      	ldr	r3, [pc, #620]	; (80017fc <regulateur+0x28c>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <regulateur+0x2c>
 8001596:	2b01      	cmp	r3, #1
 8001598:	d04d      	beq.n	8001636 <regulateur+0xc6>

		}
		break;
	}
	}
}
 800159a:	e12b      	b.n	80017f4 <regulateur+0x284>
		if (Mode == ACTIF)
 800159c:	4b98      	ldr	r3, [pc, #608]	; (8001800 <regulateur+0x290>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d103      	bne.n	80015ae <regulateur+0x3e>
			Etat = ACTIFE;
 80015a6:	4b95      	ldr	r3, [pc, #596]	; (80017fc <regulateur+0x28c>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	701a      	strb	r2, [r3, #0]
		break;
 80015ac:	e122      	b.n	80017f4 <regulateur+0x284>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80015ae:	4b95      	ldr	r3, [pc, #596]	; (8001804 <regulateur+0x294>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	3334      	adds	r3, #52	; 0x34
 80015b4:	330c      	adds	r3, #12
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80015ba:	4b92      	ldr	r3, [pc, #584]	; (8001804 <regulateur+0x294>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2200      	movs	r2, #0
 80015c0:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 80015c2:	210c      	movs	r1, #12
 80015c4:	488f      	ldr	r0, [pc, #572]	; (8001804 <regulateur+0x294>)
 80015c6:	f004 f85b 	bl	8005680 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80015ca:	2100      	movs	r1, #0
 80015cc:	488d      	ldr	r0, [pc, #564]	; (8001804 <regulateur+0x294>)
 80015ce:	f004 f857 	bl	8005680 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 80015d2:	2200      	movs	r2, #0
 80015d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015d8:	488b      	ldr	r0, [pc, #556]	; (8001808 <regulateur+0x298>)
 80015da:	f002 ff61 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015e4:	4889      	ldr	r0, [pc, #548]	; (800180c <regulateur+0x29c>)
 80015e6:	f002 ff5b 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015f0:	4886      	ldr	r0, [pc, #536]	; (800180c <regulateur+0x29c>)
 80015f2:	f002 ff55 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 80015f6:	2200      	movs	r2, #0
 80015f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015fc:	4883      	ldr	r0, [pc, #524]	; (800180c <regulateur+0x29c>)
 80015fe:	f002 ff4f 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON,
 8001602:	2101      	movs	r1, #1
 8001604:	2001      	movs	r0, #1
 8001606:	f002 ff95 	bl	8004534 <HAL_PWR_EnterSLEEPMode>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800160a:	4b7e      	ldr	r3, [pc, #504]	; (8001804 <regulateur+0x294>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	3334      	adds	r3, #52	; 0x34
 8001610:	330c      	adds	r3, #12
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001616:	4b7b      	ldr	r3, [pc, #492]	; (8001804 <regulateur+0x294>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2200      	movs	r2, #0
 800161c:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800161e:	210c      	movs	r1, #12
 8001620:	4878      	ldr	r0, [pc, #480]	; (8001804 <regulateur+0x294>)
 8001622:	f003 ffb5 	bl	8005590 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001626:	2100      	movs	r1, #0
 8001628:	4876      	ldr	r0, [pc, #472]	; (8001804 <regulateur+0x294>)
 800162a:	f003 ffb1 	bl	8005590 <HAL_TIM_PWM_Start>
			Time = 0;
 800162e:	4b78      	ldr	r3, [pc, #480]	; (8001810 <regulateur+0x2a0>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
		break;
 8001634:	e0de      	b.n	80017f4 <regulateur+0x284>
		if ((CVitD != 0) && (CVitG != 0))
 8001636:	4b77      	ldr	r3, [pc, #476]	; (8001814 <regulateur+0x2a4>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d006      	beq.n	800164c <regulateur+0xdc>
 800163e:	4b76      	ldr	r3, [pc, #472]	; (8001818 <regulateur+0x2a8>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d002      	beq.n	800164c <regulateur+0xdc>
			Time = 0;
 8001646:	4b72      	ldr	r3, [pc, #456]	; (8001810 <regulateur+0x2a0>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
		if ((Mode == SLEEP) && (VitD == 0) && (VitG == 0) && Time > T_2_S)
 800164c:	4b6c      	ldr	r3, [pc, #432]	; (8001800 <regulateur+0x290>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d110      	bne.n	8001678 <regulateur+0x108>
 8001656:	4b71      	ldr	r3, [pc, #452]	; (800181c <regulateur+0x2ac>)
 8001658:	881b      	ldrh	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d10c      	bne.n	8001678 <regulateur+0x108>
 800165e:	4b70      	ldr	r3, [pc, #448]	; (8001820 <regulateur+0x2b0>)
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d108      	bne.n	8001678 <regulateur+0x108>
 8001666:	4b6a      	ldr	r3, [pc, #424]	; (8001810 <regulateur+0x2a0>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800166e:	d903      	bls.n	8001678 <regulateur+0x108>
			Etat = ARRET;
 8001670:	4b62      	ldr	r3, [pc, #392]	; (80017fc <regulateur+0x28c>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
		break;
 8001676:	e0bc      	b.n	80017f2 <regulateur+0x282>
			ErreurD = CVitD - VitD;
 8001678:	4b66      	ldr	r3, [pc, #408]	; (8001814 <regulateur+0x2a4>)
 800167a:	881a      	ldrh	r2, [r3, #0]
 800167c:	4b67      	ldr	r3, [pc, #412]	; (800181c <regulateur+0x2ac>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	b29b      	uxth	r3, r3
 8001684:	b21a      	sxth	r2, r3
 8001686:	4b67      	ldr	r3, [pc, #412]	; (8001824 <regulateur+0x2b4>)
 8001688:	801a      	strh	r2, [r3, #0]
			ErreurG = CVitG - VitG;
 800168a:	4b63      	ldr	r3, [pc, #396]	; (8001818 <regulateur+0x2a8>)
 800168c:	881a      	ldrh	r2, [r3, #0]
 800168e:	4b64      	ldr	r3, [pc, #400]	; (8001820 <regulateur+0x2b0>)
 8001690:	881b      	ldrh	r3, [r3, #0]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	b29b      	uxth	r3, r3
 8001696:	b21a      	sxth	r2, r3
 8001698:	4b63      	ldr	r3, [pc, #396]	; (8001828 <regulateur+0x2b8>)
 800169a:	801a      	strh	r2, [r3, #0]
			S_erreursD += ErreurD;
 800169c:	4b63      	ldr	r3, [pc, #396]	; (800182c <regulateur+0x2bc>)
 800169e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	4b5f      	ldr	r3, [pc, #380]	; (8001824 <regulateur+0x2b4>)
 80016a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	4413      	add	r3, r2
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	4b5e      	ldr	r3, [pc, #376]	; (800182c <regulateur+0x2bc>)
 80016b4:	801a      	strh	r2, [r3, #0]
			S_erreursG += ErreurG;
 80016b6:	4b5e      	ldr	r3, [pc, #376]	; (8001830 <regulateur+0x2c0>)
 80016b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016bc:	b29a      	uxth	r2, r3
 80016be:	4b5a      	ldr	r3, [pc, #360]	; (8001828 <regulateur+0x2b8>)
 80016c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	4413      	add	r3, r2
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	4b58      	ldr	r3, [pc, #352]	; (8001830 <regulateur+0x2c0>)
 80016ce:	801a      	strh	r2, [r3, #0]
			V_erreurD = ErreurD - ErreurD_old;
 80016d0:	4b54      	ldr	r3, [pc, #336]	; (8001824 <regulateur+0x2b4>)
 80016d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	4b56      	ldr	r3, [pc, #344]	; (8001834 <regulateur+0x2c4>)
 80016da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	4b54      	ldr	r3, [pc, #336]	; (8001838 <regulateur+0x2c8>)
 80016e8:	801a      	strh	r2, [r3, #0]
			V_erreurG = ErreurG - ErreurG_old;
 80016ea:	4b4f      	ldr	r3, [pc, #316]	; (8001828 <regulateur+0x2b8>)
 80016ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	4b52      	ldr	r3, [pc, #328]	; (800183c <regulateur+0x2cc>)
 80016f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	b21a      	sxth	r2, r3
 8001700:	4b4f      	ldr	r3, [pc, #316]	; (8001840 <regulateur+0x2d0>)
 8001702:	801a      	strh	r2, [r3, #0]
			ErreurD_old = ErreurD;
 8001704:	4b47      	ldr	r3, [pc, #284]	; (8001824 <regulateur+0x2b4>)
 8001706:	f9b3 2000 	ldrsh.w	r2, [r3]
 800170a:	4b4a      	ldr	r3, [pc, #296]	; (8001834 <regulateur+0x2c4>)
 800170c:	801a      	strh	r2, [r3, #0]
			ErreurG_old = ErreurG;
 800170e:	4b46      	ldr	r3, [pc, #280]	; (8001828 <regulateur+0x2b8>)
 8001710:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001714:	4b49      	ldr	r3, [pc, #292]	; (800183c <regulateur+0x2cc>)
 8001716:	801a      	strh	r2, [r3, #0]
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8001718:	89fb      	ldrh	r3, [r7, #14]
 800171a:	4a42      	ldr	r2, [pc, #264]	; (8001824 <regulateur+0x2b4>)
 800171c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001720:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_D * ((int) S_erreursD)
 8001724:	897b      	ldrh	r3, [r7, #10]
 8001726:	4941      	ldr	r1, [pc, #260]	; (800182c <regulateur+0x2bc>)
 8001728:	f9b1 1000 	ldrsh.w	r1, [r1]
 800172c:	fb01 f303 	mul.w	r3, r1, r3
 8001730:	441a      	add	r2, r3
					+ (unsigned int) Kd_D * (int) V_erreurD;
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	4940      	ldr	r1, [pc, #256]	; (8001838 <regulateur+0x2c8>)
 8001736:	f9b1 1000 	ldrsh.w	r1, [r1]
 800173a:	fb01 f303 	mul.w	r3, r1, r3
 800173e:	4413      	add	r3, r2
 8001740:	461a      	mov	r2, r3
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8001742:	4b40      	ldr	r3, [pc, #256]	; (8001844 <regulateur+0x2d4>)
 8001744:	601a      	str	r2, [r3, #0]
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001746:	89bb      	ldrh	r3, [r7, #12]
 8001748:	4a37      	ldr	r2, [pc, #220]	; (8001828 <regulateur+0x2b8>)
 800174a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800174e:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_G * ((int) S_erreursG)
 8001752:	893b      	ldrh	r3, [r7, #8]
 8001754:	4936      	ldr	r1, [pc, #216]	; (8001830 <regulateur+0x2c0>)
 8001756:	f9b1 1000 	ldrsh.w	r1, [r1]
 800175a:	fb01 f303 	mul.w	r3, r1, r3
 800175e:	441a      	add	r2, r3
					+ (unsigned int) Kd_G * (int) V_erreurG;
 8001760:	88bb      	ldrh	r3, [r7, #4]
 8001762:	4937      	ldr	r1, [pc, #220]	; (8001840 <regulateur+0x2d0>)
 8001764:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001768:	fb01 f303 	mul.w	r3, r1, r3
 800176c:	4413      	add	r3, r2
 800176e:	461a      	mov	r2, r3
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001770:	4b35      	ldr	r3, [pc, #212]	; (8001848 <regulateur+0x2d8>)
 8001772:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD < 0)
 8001774:	4b33      	ldr	r3, [pc, #204]	; (8001844 <regulateur+0x2d4>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	da02      	bge.n	8001782 <regulateur+0x212>
				Cmde_VitD = 0;
 800177c:	4b31      	ldr	r3, [pc, #196]	; (8001844 <regulateur+0x2d4>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG < 0)
 8001782:	4b31      	ldr	r3, [pc, #196]	; (8001848 <regulateur+0x2d8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	da02      	bge.n	8001790 <regulateur+0x220>
				Cmde_VitG = 0;
 800178a:	4b2f      	ldr	r3, [pc, #188]	; (8001848 <regulateur+0x2d8>)
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD > 100 * POURCENT)
 8001790:	4b2c      	ldr	r3, [pc, #176]	; (8001844 <regulateur+0x2d4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001798:	dd03      	ble.n	80017a2 <regulateur+0x232>
				Cmde_VitD = 100 * POURCENT;
 800179a:	4b2a      	ldr	r3, [pc, #168]	; (8001844 <regulateur+0x2d4>)
 800179c:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80017a0:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG > 100 * POURCENT)
 80017a2:	4b29      	ldr	r3, [pc, #164]	; (8001848 <regulateur+0x2d8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 80017aa:	dd03      	ble.n	80017b4 <regulateur+0x244>
				Cmde_VitG = 100 * POURCENT;
 80017ac:	4b26      	ldr	r3, [pc, #152]	; (8001848 <regulateur+0x2d8>)
 80017ae:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80017b2:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
 80017b4:	4b13      	ldr	r3, [pc, #76]	; (8001804 <regulateur+0x294>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a23      	ldr	r2, [pc, #140]	; (8001848 <regulateur+0x2d8>)
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	b292      	uxth	r2, r2
 80017be:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (uint16_t ) Cmde_VitD);
 80017c0:	4b10      	ldr	r3, [pc, #64]	; (8001804 <regulateur+0x294>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3334      	adds	r3, #52	; 0x34
 80017c6:	330c      	adds	r3, #12
 80017c8:	4a1e      	ldr	r2, [pc, #120]	; (8001844 <regulateur+0x2d4>)
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	b292      	uxth	r2, r2
 80017ce:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, (GPIO_PinState) DirD);
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <regulateur+0x2dc>)
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	461a      	mov	r2, r3
 80017d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017dc:	481c      	ldr	r0, [pc, #112]	; (8001850 <regulateur+0x2e0>)
 80017de:	f002 fe5f 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, (GPIO_PinState) DirG);
 80017e2:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <regulateur+0x2e4>)
 80017e4:	881b      	ldrh	r3, [r3, #0]
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	461a      	mov	r2, r3
 80017ea:	2104      	movs	r1, #4
 80017ec:	4807      	ldr	r0, [pc, #28]	; (800180c <regulateur+0x29c>)
 80017ee:	f002 fe57 	bl	80044a0 <HAL_GPIO_WritePin>
		break;
 80017f2:	bf00      	nop
}
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000056 	.word	0x20000056
 8001800:	200000f6 	.word	0x200000f6
 8001804:	20000200 	.word	0x20000200
 8001808:	40010800 	.word	0x40010800
 800180c:	40010c00 	.word	0x40010c00
 8001810:	2000002c 	.word	0x2000002c
 8001814:	20000132 	.word	0x20000132
 8001818:	200000ea 	.word	0x200000ea
 800181c:	2000012c 	.word	0x2000012c
 8001820:	200000ec 	.word	0x200000ec
 8001824:	20000058 	.word	0x20000058
 8001828:	2000005a 	.word	0x2000005a
 800182c:	2000005c 	.word	0x2000005c
 8001830:	2000005e 	.word	0x2000005e
 8001834:	20000060 	.word	0x20000060
 8001838:	20000062 	.word	0x20000062
 800183c:	20000064 	.word	0x20000064
 8001840:	20000066 	.word	0x20000066
 8001844:	2000003c 	.word	0x2000003c
 8001848:	20000040 	.word	0x20000040
 800184c:	200000e2 	.word	0x200000e2
 8001850:	40011000 	.word	0x40011000
 8001854:	2000012e 	.word	0x2000012e

08001858 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a59      	ldr	r2, [pc, #356]	; (80019cc <HAL_UART_RxCpltCallback+0x174>)
 8001866:	4293      	cmp	r3, r2
 8001868:	f040 80ac 	bne.w	80019c4 <HAL_UART_RxCpltCallback+0x16c>

		switch (BLUE_RX) {
 800186c:	4b58      	ldr	r3, [pc, #352]	; (80019d0 <HAL_UART_RxCpltCallback+0x178>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	3b42      	subs	r3, #66	; 0x42
 8001872:	2b35      	cmp	r3, #53	; 0x35
 8001874:	f200 809c 	bhi.w	80019b0 <HAL_UART_RxCpltCallback+0x158>
 8001878:	a201      	add	r2, pc, #4	; (adr r2, 8001880 <HAL_UART_RxCpltCallback+0x28>)
 800187a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187e:	bf00      	nop
 8001880:	08001961 	.word	0x08001961
 8001884:	080019b1 	.word	0x080019b1
 8001888:	080019b9 	.word	0x080019b9
 800188c:	080019b1 	.word	0x080019b1
 8001890:	08001959 	.word	0x08001959
 8001894:	080019b1 	.word	0x080019b1
 8001898:	080019b1 	.word	0x080019b1
 800189c:	080019b1 	.word	0x080019b1
 80018a0:	080019b1 	.word	0x080019b1
 80018a4:	080019b1 	.word	0x080019b1
 80018a8:	08001969 	.word	0x08001969
 80018ac:	080019b1 	.word	0x080019b1
 80018b0:	080019b1 	.word	0x080019b1
 80018b4:	080019b1 	.word	0x080019b1
 80018b8:	080019b1 	.word	0x080019b1
 80018bc:	080019b1 	.word	0x080019b1
 80018c0:	08001971 	.word	0x08001971
 80018c4:	080019b1 	.word	0x080019b1
 80018c8:	080019b1 	.word	0x080019b1
 80018cc:	08001995 	.word	0x08001995
 80018d0:	080019b1 	.word	0x080019b1
 80018d4:	08001979 	.word	0x08001979
 80018d8:	080019b1 	.word	0x080019b1
 80018dc:	080019b1 	.word	0x080019b1
 80018e0:	080019b1 	.word	0x080019b1
 80018e4:	080019b1 	.word	0x080019b1
 80018e8:	080019b1 	.word	0x080019b1
 80018ec:	080019b1 	.word	0x080019b1
 80018f0:	080019b1 	.word	0x080019b1
 80018f4:	080019b1 	.word	0x080019b1
 80018f8:	080019b1 	.word	0x080019b1
 80018fc:	080019b1 	.word	0x080019b1
 8001900:	080019b1 	.word	0x080019b1
 8001904:	080019b1 	.word	0x080019b1
 8001908:	080019b1 	.word	0x080019b1
 800190c:	080019b1 	.word	0x080019b1
 8001910:	080019b1 	.word	0x080019b1
 8001914:	080019b1 	.word	0x080019b1
 8001918:	080019b1 	.word	0x080019b1
 800191c:	080019b1 	.word	0x080019b1
 8001920:	080019b1 	.word	0x080019b1
 8001924:	080019b1 	.word	0x080019b1
 8001928:	080019b1 	.word	0x080019b1
 800192c:	080019b1 	.word	0x080019b1
 8001930:	080019b1 	.word	0x080019b1
 8001934:	080019b1 	.word	0x080019b1
 8001938:	080019b1 	.word	0x080019b1
 800193c:	080019b1 	.word	0x080019b1
 8001940:	080019b1 	.word	0x080019b1
 8001944:	080019b1 	.word	0x080019b1
 8001948:	080019b1 	.word	0x080019b1
 800194c:	080019a3 	.word	0x080019a3
 8001950:	080019b1 	.word	0x080019b1
 8001954:	08001987 	.word	0x08001987
		case 'F': {
			CMDE = AVANT;
 8001958:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 800195a:	2202      	movs	r2, #2
 800195c:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 800195e:	e02c      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
		}

		case 'B': {
			CMDE = ARRIERE;
 8001960:	4b1c      	ldr	r3, [pc, #112]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 8001962:	2203      	movs	r2, #3
 8001964:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001966:	e028      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
		}

		case 'L': {
			CMDE = GAUCHE;
 8001968:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 800196a:	2205      	movs	r2, #5
 800196c:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 800196e:	e024      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
		}

		case 'R': {
			CMDE = DROITE;
 8001970:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 8001972:	2204      	movs	r2, #4
 8001974:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001976:	e020      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
		case 'D':{
			// disconnect bluetooth
			break;
		}
		case 'W' : {
			CMDE = PARK;
 8001978:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 800197a:	2206      	movs	r2, #6
 800197c:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 800197e:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <HAL_UART_RxCpltCallback+0x180>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
			break;
 8001984:	e019      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
		}
		case 'w' : {
			CMDE = PARK;
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 8001988:	2206      	movs	r2, #6
 800198a:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 800198c:	4b12      	ldr	r3, [pc, #72]	; (80019d8 <HAL_UART_RxCpltCallback+0x180>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
			break;
 8001992:	e012      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
				}
		case 'U' : {
			CMDE = MOVPARK;
 8001994:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 8001996:	2207      	movs	r2, #7
 8001998:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 800199a:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <HAL_UART_RxCpltCallback+0x180>)
 800199c:	2201      	movs	r2, #1
 800199e:	701a      	strb	r2, [r3, #0]
			break;
 80019a0:	e00b      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
				}
		case 'u' : {
			CMDE = MOVPARK;
 80019a2:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <HAL_UART_RxCpltCallback+0x17c>)
 80019a4:	2207      	movs	r2, #7
 80019a6:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 80019a8:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <HAL_UART_RxCpltCallback+0x180>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
			break;
 80019ae:	e004      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
				}
		default:
			New_CMDE = 1;
 80019b0:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <HAL_UART_RxCpltCallback+0x180>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	701a      	strb	r2, [r3, #0]
 80019b6:	e000      	b.n	80019ba <HAL_UART_RxCpltCallback+0x162>
			break;
 80019b8:	bf00      	nop
		}
		HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 80019ba:	2201      	movs	r2, #1
 80019bc:	4904      	ldr	r1, [pc, #16]	; (80019d0 <HAL_UART_RxCpltCallback+0x178>)
 80019be:	4807      	ldr	r0, [pc, #28]	; (80019dc <HAL_UART_RxCpltCallback+0x184>)
 80019c0:	f006 fb94 	bl	80080ec <HAL_UART_Receive_IT>


	}
}
 80019c4:	bf00      	nop
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40004800 	.word	0x40004800
 80019d0:	20000130 	.word	0x20000130
 80019d4:	200000e0 	.word	0x200000e0
 80019d8:	20000028 	.word	0x20000028
 80019dc:	20000240 	.word	0x20000240

080019e0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

	Dist_ACS_3 = adc_buffer[0] - adc_buffer[5];
 80019e8:	4b19      	ldr	r3, [pc, #100]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 80019ea:	881a      	ldrh	r2, [r3, #0]
 80019ec:	4b18      	ldr	r3, [pc, #96]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 80019ee:	895b      	ldrh	r3, [r3, #10]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <HAL_ADC_ConvCpltCallback+0x74>)
 80019f6:	801a      	strh	r2, [r3, #0]
	Dist_ACS_4 = adc_buffer[3] - adc_buffer[8];
 80019f8:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 80019fa:	88da      	ldrh	r2, [r3, #6]
 80019fc:	4b14      	ldr	r3, [pc, #80]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 80019fe:	8a1b      	ldrh	r3, [r3, #16]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <HAL_ADC_ConvCpltCallback+0x78>)
 8001a06:	801a      	strh	r2, [r3, #0]
	Dist_ACS_1 = adc_buffer[1] - adc_buffer[6];
 8001a08:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a0a:	885a      	ldrh	r2, [r3, #2]
 8001a0c:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a0e:	899b      	ldrh	r3, [r3, #12]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	b29a      	uxth	r2, r3
 8001a14:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <HAL_ADC_ConvCpltCallback+0x7c>)
 8001a16:	801a      	strh	r2, [r3, #0]
	Dist_ACS_2 = adc_buffer[2] - adc_buffer[7];
 8001a18:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a1a:	889a      	ldrh	r2, [r3, #4]
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a1e:	89db      	ldrh	r3, [r3, #14]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <HAL_ADC_ConvCpltCallback+0x80>)
 8001a26:	801a      	strh	r2, [r3, #0]
	VBat = (adc_buffer[4]+adc_buffer[9])/2;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a2a:	891b      	ldrh	r3, [r3, #8]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <HAL_ADC_ConvCpltCallback+0x70>)
 8001a30:	8a5b      	ldrh	r3, [r3, #18]
 8001a32:	4413      	add	r3, r2
 8001a34:	0fda      	lsrs	r2, r3, #31
 8001a36:	4413      	add	r3, r2
 8001a38:	105b      	asrs	r3, r3, #1
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <HAL_ADC_ConvCpltCallback+0x84>)
 8001a3e:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop_DMA(hadc);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f001 f90d 	bl	8002c60 <HAL_ADC_Stop_DMA>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20000118 	.word	0x20000118
 8001a54:	200000ee 	.word	0x200000ee
 8001a58:	20000134 	.word	0x20000134
 8001a5c:	2000013c 	.word	0x2000013c
 8001a60:	200000f2 	.word	0x200000f2
 8001a64:	200000f4 	.word	0x200000f4

08001a68 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	static unsigned char cpt = 0;

	if ( htim->Instance == TIM2) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a78:	d162      	bne.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd8>
		cpt++;
 8001a7a:	4b33      	ldr	r3, [pc, #204]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4b31      	ldr	r3, [pc, #196]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001a84:	701a      	strb	r2, [r3, #0]
		Time++;
 8001a86:	4b31      	ldr	r3, [pc, #196]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	4a2f      	ldr	r2, [pc, #188]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001a8e:	6013      	str	r3, [r2, #0]
		Tech++;
 8001a90:	4b2f      	ldr	r3, [pc, #188]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	3301      	adds	r3, #1
 8001a96:	4a2e      	ldr	r2, [pc, #184]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001a98:	6013      	str	r3, [r2, #0]

		switch (cpt) {
 8001a9a:	4b2b      	ldr	r3, [pc, #172]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	2b03      	cmp	r3, #3
 8001aa2:	d849      	bhi.n	8001b38 <HAL_TIM_PeriodElapsedCallback+0xd0>
 8001aa4:	a201      	add	r2, pc, #4	; (adr r2, 8001aac <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aaa:	bf00      	nop
 8001aac:	08001abd 	.word	0x08001abd
 8001ab0:	08001aef 	.word	0x08001aef
 8001ab4:	08001afb 	.word	0x08001afb
 8001ab8:	08001b2d 	.word	0x08001b2d
		case 1: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_SET);
 8001abc:	2201      	movs	r2, #1
 8001abe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ac2:	4824      	ldr	r0, [pc, #144]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001ac4:	f002 fcec 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ace:	4822      	ldr	r0, [pc, #136]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001ad0:	f002 fce6 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ada:	481f      	ldr	r0, [pc, #124]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001adc:	f002 fce0 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_SET);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ae6:	481c      	ldr	r0, [pc, #112]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001ae8:	f002 fcda 	bl	80044a0 <HAL_GPIO_WritePin>
			break;
 8001aec:	e028      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 2: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 8001aee:	220a      	movs	r2, #10
 8001af0:	491a      	ldr	r1, [pc, #104]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001af2:	481b      	ldr	r0, [pc, #108]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001af4:	f000 ffca 	bl	8002a8c <HAL_ADC_Start_DMA>
			break;
 8001af8:	e022      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 3: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8001afa:	2200      	movs	r2, #0
 8001afc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b00:	4814      	ldr	r0, [pc, #80]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001b02:	f002 fccd 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b0c:	4812      	ldr	r0, [pc, #72]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b0e:	f002 fcc7 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 8001b12:	2200      	movs	r2, #0
 8001b14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b18:	480f      	ldr	r0, [pc, #60]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b1a:	f002 fcc1 	bl	80044a0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b24:	480c      	ldr	r0, [pc, #48]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001b26:	f002 fcbb 	bl	80044a0 <HAL_GPIO_WritePin>
			break;
 8001b2a:	e009      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 4: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 8001b2c:	220a      	movs	r2, #10
 8001b2e:	490b      	ldr	r1, [pc, #44]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001b30:	480b      	ldr	r0, [pc, #44]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001b32:	f000 ffab 	bl	8002a8c <HAL_ADC_Start_DMA>
			break;
 8001b36:	e003      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		default:
			cpt = 0;
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001b3e:	e7ff      	b.n	8001b40 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000068 	.word	0x20000068
 8001b4c:	2000002c 	.word	0x2000002c
 8001b50:	20000030 	.word	0x20000030
 8001b54:	40010800 	.word	0x40010800
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	20000118 	.word	0x20000118
 8001b60:	2000006c 	.word	0x2000006c

08001b64 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001b64:	b5b0      	push	{r4, r5, r7, lr}
 8001b66:	b088      	sub	sp, #32
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b72:	4815      	ldr	r0, [pc, #84]	; (8001bc8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001b74:	f002 fc94 	bl	80044a0 <HAL_GPIO_WritePin>

	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) { // On est dans le falling-edge
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7f1b      	ldrb	r3, [r3, #28]
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d11f      	bne.n	8001bc0 <HAL_TIM_IC_CaptureCallback+0x5c>

		distance_sonar = HAL_TIM_ReadCapturedValue(&htim1, TIM_CHANNEL_2); // On obtient la distance en (cm)
 8001b80:	2104      	movs	r1, #4
 8001b82:	4812      	ldr	r0, [pc, #72]	; (8001bcc <HAL_TIM_IC_CaptureCallback+0x68>)
 8001b84:	f005 f884 	bl	8006c90 <HAL_TIM_ReadCapturedValue>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001b8c:	601a      	str	r2, [r3, #0]
		 * sachant que l'on a au plus 37,7 ms de distance, ca donne 667 ticks max.
		 * Sachant donc que 667 correspond a 650 cm alors x cm correspondent a ?
		 * distance(cm) =  x*650/667
		 */

		char distance_text[] = "Distance Sonar : ";
 8001b8e:	4b11      	ldr	r3, [pc, #68]	; (8001bd4 <HAL_TIM_IC_CaptureCallback+0x70>)
 8001b90:	f107 040c 	add.w	r4, r7, #12
 8001b94:	461d      	mov	r5, r3
 8001b96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b9a:	682b      	ldr	r3, [r5, #0]
 8001b9c:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(&huart3, (uint8_t*) distance_text, sizeof(distance_text), HAL_MAX_DELAY);
 8001b9e:	f107 010c 	add.w	r1, r7, #12
 8001ba2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba6:	2212      	movs	r2, #18
 8001ba8:	480b      	ldr	r0, [pc, #44]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x74>)
 8001baa:	f006 fa07 	bl	8007fbc <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t*) distance_sonar, sizeof(distance_sonar), HAL_MAX_DELAY);
 8001bae:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb8:	2204      	movs	r2, #4
 8001bba:	4807      	ldr	r0, [pc, #28]	; (8001bd8 <HAL_TIM_IC_CaptureCallback+0x74>)
 8001bbc:	f006 f9fe 	bl	8007fbc <HAL_UART_Transmit>
	}

}
 8001bc0:	bf00      	nop
 8001bc2:	3720      	adds	r7, #32
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc8:	40010c00 	.word	0x40010c00
 8001bcc:	200001c0 	.word	0x200001c0
 8001bd0:	20000048 	.word	0x20000048
 8001bd4:	080089b4 	.word	0x080089b4
 8001bd8:	20000240 	.word	0x20000240

08001bdc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	80fb      	strh	r3, [r7, #6]

	static unsigned char TOGGLE = 0;

	if (TOGGLE)
 8001be6:	4b0c      	ldr	r3, [pc, #48]	; (8001c18 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_EXTI_Callback+0x1a>
		CMDE = STOP;
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <HAL_GPIO_EXTI_Callback+0x40>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	701a      	strb	r2, [r3, #0]
 8001bf4:	e002      	b.n	8001bfc <HAL_GPIO_EXTI_Callback+0x20>
	else
		CMDE = START;
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <HAL_GPIO_EXTI_Callback+0x40>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]
	TOGGLE = ~TOGGLE;
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001c06:	701a      	strb	r2, [r3, #0]
	New_CMDE = 1;
 8001c08:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_GPIO_EXTI_Callback+0x44>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	701a      	strb	r2, [r3, #0]

}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr
 8001c18:	20000069 	.word	0x20000069
 8001c1c:	200000e0 	.word	0x200000e0
 8001c20:	20000028 	.word	0x20000028

08001c24 <HAL_GPIO_ACQ_SONAR>:

void HAL_GPIO_ACQ_SONAR(void) {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001c28:	2201      	movs	r2, #1
 8001c2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2e:	4802      	ldr	r0, [pc, #8]	; (8001c38 <HAL_GPIO_ACQ_SONAR+0x14>)
 8001c30:	f002 fc36 	bl	80044a0 <HAL_GPIO_WritePin>
}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40010c00 	.word	0x40010c00

08001c3c <HAL_MOV_SERVO>:
void HAL_MOV_SERVO(void) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 7100);
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <HAL_MOV_SERVO+0x4c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	3334      	adds	r3, #52	; 0x34
 8001c46:	330c      	adds	r3, #12
 8001c48:	f641 32bc 	movw	r2, #7100	; 0x1bbc
 8001c4c:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001c4e:	210c      	movs	r1, #12
 8001c50:	480d      	ldr	r0, [pc, #52]	; (8001c88 <HAL_MOV_SERVO+0x4c>)
 8001c52:	f003 fc9d 	bl	8005590 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 2300);
 8001c56:	4b0c      	ldr	r3, [pc, #48]	; (8001c88 <HAL_MOV_SERVO+0x4c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	3334      	adds	r3, #52	; 0x34
 8001c5c:	330c      	adds	r3, #12
 8001c5e:	f640 02fc 	movw	r2, #2300	; 0x8fc
 8001c62:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001c64:	210c      	movs	r1, #12
 8001c66:	4808      	ldr	r0, [pc, #32]	; (8001c88 <HAL_MOV_SERVO+0x4c>)
 8001c68:	f003 fc92 	bl	8005590 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 800);
 8001c6c:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_MOV_SERVO+0x4c>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	3334      	adds	r3, #52	; 0x34
 8001c72:	330c      	adds	r3, #12
 8001c74:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001c78:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001c7a:	210c      	movs	r1, #12
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <HAL_MOV_SERVO+0x4c>)
 8001c7e:	f003 fc87 	bl	8005590 <HAL_TIM_PWM_Start>
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200001c0 	.word	0x200001c0

08001c8c <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef * hadc) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001c94:	2201      	movs	r2, #1
 8001c96:	2120      	movs	r1, #32
 8001c98:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <HAL_ADC_LevelOutOfWindowCallback+0x1c>)
 8001c9a:	f002 fc01 	bl	80044a0 <HAL_GPIO_WritePin>

}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	40010800 	.word	0x40010800

08001cac <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001cb6:	e7fe      	b.n	8001cb6 <_Error_Handler+0xa>

08001cb8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{ 
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr

08001ccc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cd2:	4a25      	ldr	r2, [pc, #148]	; (8001d68 <HAL_MspInit+0x9c>)
 8001cd4:	4b24      	ldr	r3, [pc, #144]	; (8001d68 <HAL_MspInit+0x9c>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6193      	str	r3, [r2, #24]
 8001cde:	4b22      	ldr	r3, [pc, #136]	; (8001d68 <HAL_MspInit+0x9c>)
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	603b      	str	r3, [r7, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cea:	2003      	movs	r0, #3
 8001cec:	f001 fd9e 	bl	800382c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	f06f 000b 	mvn.w	r0, #11
 8001cf8:	f001 fdb8 	bl	800386c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2100      	movs	r1, #0
 8001d00:	f06f 000a 	mvn.w	r0, #10
 8001d04:	f001 fdb2 	bl	800386c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	f06f 0009 	mvn.w	r0, #9
 8001d10:	f001 fdac 	bl	800386c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001d14:	2200      	movs	r2, #0
 8001d16:	2100      	movs	r1, #0
 8001d18:	f06f 0004 	mvn.w	r0, #4
 8001d1c:	f001 fda6 	bl	800386c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001d20:	2200      	movs	r2, #0
 8001d22:	2100      	movs	r1, #0
 8001d24:	f06f 0003 	mvn.w	r0, #3
 8001d28:	f001 fda0 	bl	800386c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	2100      	movs	r1, #0
 8001d30:	f06f 0001 	mvn.w	r0, #1
 8001d34:	f001 fd9a 	bl	800386c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2100      	movs	r1, #0
 8001d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d40:	f001 fd94 	bl	800386c <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <HAL_MspInit+0xa0>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	4a04      	ldr	r2, [pc, #16]	; (8001d6c <HAL_MspInit+0xa0>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d60:	bf00      	nop
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010000 	.word	0x40010000

08001d70 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d74:	f000 fc2e 	bl	80025d4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001d78:	f001 fdf0 	bl	800395c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <DMA1_Channel1_IRQHandler+0x10>)
 8001d86:	f002 f817 	bl	8003db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	2000009c 	.word	0x2000009c

08001d94 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d98:	4802      	ldr	r0, [pc, #8]	; (8001da4 <ADC1_2_IRQHandler+0x10>)
 8001d9a:	f000 ffb5 	bl	8002d08 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000006c 	.word	0x2000006c

08001da8 <TIM1_CC_IRQHandler>:

/**
* @brief This function handles TIM1 capture compare interrupt.
*/
void TIM1_CC_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001dac:	4802      	ldr	r0, [pc, #8]	; (8001db8 <TIM1_CC_IRQHandler+0x10>)
 8001dae:	f004 f817 	bl	8005de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200001c0 	.word	0x200001c0

08001dbc <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dc0:	4802      	ldr	r0, [pc, #8]	; (8001dcc <TIM2_IRQHandler+0x10>)
 8001dc2:	f004 f80d 	bl	8005de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000200 	.word	0x20000200

08001dd0 <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001dd4:	4802      	ldr	r0, [pc, #8]	; (8001de0 <USART3_IRQHandler+0x10>)
 8001dd6:	f006 f9dd 	bl	8008194 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000240 	.word	0x20000240

08001de4 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001de8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001dec:	f002 fb8a 	bl	8004504 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001df0:	bf00      	nop
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b09e      	sub	sp, #120	; 0x78
 8001df8:	af00      	add	r7, sp, #0
  TIM_IC_InitTypeDef sConfigIC;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8001dfa:	4b69      	ldr	r3, [pc, #420]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001dfc:	4a69      	ldr	r2, [pc, #420]	; (8001fa4 <MX_TIM1_Init+0x1b0>)
 8001dfe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 36;
 8001e00:	4b67      	ldr	r3, [pc, #412]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e02:	2224      	movs	r2, #36	; 0x24
 8001e04:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e06:	4b66      	ldr	r3, [pc, #408]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 8001e0c:	4b64      	ldr	r3, [pc, #400]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e12:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e14:	4b62      	ldr	r3, [pc, #392]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e1a:	4b61      	ldr	r3, [pc, #388]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e20:	4b5f      	ldr	r3, [pc, #380]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e26:	485e      	ldr	r0, [pc, #376]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e28:	f003 fa66 	bl	80052f8 <HAL_TIM_Base_Init>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <MX_TIM1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001e32:	2149      	movs	r1, #73	; 0x49
 8001e34:	485c      	ldr	r0, [pc, #368]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001e36:	f7ff ff39 	bl	8001cac <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e3e:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e40:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e44:	4619      	mov	r1, r3
 8001e46:	4856      	ldr	r0, [pc, #344]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e48:	f004 fb8c 	bl	8006564 <HAL_TIM_ConfigClockSource>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <MX_TIM1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001e52:	214f      	movs	r1, #79	; 0x4f
 8001e54:	4854      	ldr	r0, [pc, #336]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001e56:	f7ff ff29 	bl	8001cac <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e5a:	4851      	ldr	r0, [pc, #324]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e5c:	f003 fb08 	bl	8005470 <HAL_TIM_PWM_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d003      	beq.n	8001e6e <MX_TIM1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001e66:	2154      	movs	r1, #84	; 0x54
 8001e68:	484f      	ldr	r0, [pc, #316]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001e6a:	f7ff ff1f 	bl	8001cac <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001e6e:	484c      	ldr	r0, [pc, #304]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e70:	f003 fca2 	bl	80057b8 <HAL_TIM_IC_Init>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <MX_TIM1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001e7a:	2159      	movs	r1, #89	; 0x59
 8001e7c:	484a      	ldr	r0, [pc, #296]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001e7e:	f7ff ff15 	bl	8001cac <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001e82:	2304      	movs	r3, #4
 8001e84:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001e86:	2350      	movs	r3, #80	; 0x50
 8001e88:	65bb      	str	r3, [r7, #88]	; 0x58
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	65fb      	str	r3, [r7, #92]	; 0x5c
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	663b      	str	r3, [r7, #96]	; 0x60
  sSlaveConfig.TriggerFilter = 8;
 8001e92:	2308      	movs	r3, #8
 8001e94:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 8001e96:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4840      	ldr	r0, [pc, #256]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001e9e:	f004 fe63 	bl	8006b68 <HAL_TIM_SlaveConfigSynchronization>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <MX_TIM1_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001ea8:	2163      	movs	r1, #99	; 0x63
 8001eaa:	483f      	ldr	r0, [pc, #252]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001eac:	f7ff fefe 	bl	8001cac <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigIC.ICFilter = 8;
 8001ebc:	2308      	movs	r3, #8
 8001ebe:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ec0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4835      	ldr	r0, [pc, #212]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001eca:	f004 f891 	bl	8005ff0 <HAL_TIM_IC_ConfigChannel>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d003      	beq.n	8001edc <MX_TIM1_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001ed4:	216c      	movs	r1, #108	; 0x6c
 8001ed6:	4834      	ldr	r0, [pc, #208]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001ed8:	f7ff fee8 	bl	8001cac <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001edc:	2302      	movs	r3, #2
 8001ede:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICFilter = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001ee8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001eec:	2204      	movs	r2, #4
 8001eee:	4619      	mov	r1, r3
 8001ef0:	482b      	ldr	r0, [pc, #172]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001ef2:	f004 f87d 	bl	8005ff0 <HAL_TIM_IC_ConfigChannel>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <MX_TIM1_Init+0x110>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001efc:	2174      	movs	r1, #116	; 0x74
 8001efe:	482a      	ldr	r0, [pc, #168]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001f00:	f7ff fed4 	bl	8001cac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f04:	2300      	movs	r3, #0
 8001f06:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f0c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f10:	4619      	mov	r1, r3
 8001f12:	4823      	ldr	r0, [pc, #140]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001f14:	f005 ff02 	bl	8007d1c <HAL_TIMEx_MasterConfigSynchronization>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <MX_TIM1_Init+0x132>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001f1e:	217b      	movs	r1, #123	; 0x7b
 8001f20:	4821      	ldr	r0, [pc, #132]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001f22:	f7ff fec3 	bl	8001cac <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f26:	2360      	movs	r3, #96	; 0x60
 8001f28:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f32:	2300      	movs	r3, #0
 8001f34:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f3e:	f107 0320 	add.w	r3, r7, #32
 8001f42:	220c      	movs	r2, #12
 8001f44:	4619      	mov	r1, r3
 8001f46:	4816      	ldr	r0, [pc, #88]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001f48:	f004 f99e 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <MX_TIM1_Init+0x166>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001f52:	2186      	movs	r1, #134	; 0x86
 8001f54:	4814      	ldr	r0, [pc, #80]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001f56:	f7ff fea9 	bl	8001cac <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f72:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f78:	1d3b      	adds	r3, r7, #4
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4808      	ldr	r0, [pc, #32]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001f7e:	f005 fe01 	bl	8007b84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d003      	beq.n	8001f90 <MX_TIM1_Init+0x19c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001f88:	2192      	movs	r1, #146	; 0x92
 8001f8a:	4807      	ldr	r0, [pc, #28]	; (8001fa8 <MX_TIM1_Init+0x1b4>)
 8001f8c:	f7ff fe8e 	bl	8001cac <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8001f90:	4803      	ldr	r0, [pc, #12]	; (8001fa0 <MX_TIM1_Init+0x1ac>)
 8001f92:	f000 f9d5 	bl	8002340 <HAL_TIM_MspPostInit>

}
 8001f96:	bf00      	nop
 8001f98:	3778      	adds	r7, #120	; 0x78
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	200001c0 	.word	0x200001c0
 8001fa4:	40012c00 	.word	0x40012c00
 8001fa8:	080089c8 	.word	0x080089c8

08001fac <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08e      	sub	sp, #56	; 0x38
 8001fb0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8001fb2:	4b39      	ldr	r3, [pc, #228]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fb8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001fba:	4b37      	ldr	r3, [pc, #220]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc0:	4b35      	ldr	r3, [pc, #212]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000;
 8001fc6:	4b34      	ldr	r3, [pc, #208]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fc8:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001fcc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fce:	4b32      	ldr	r3, [pc, #200]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd4:	4b30      	ldr	r3, [pc, #192]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fda:	482f      	ldr	r0, [pc, #188]	; (8002098 <MX_TIM2_Init+0xec>)
 8001fdc:	f003 f98c 	bl	80052f8 <HAL_TIM_Base_Init>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <MX_TIM2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001fe6:	21a7      	movs	r1, #167	; 0xa7
 8001fe8:	482c      	ldr	r0, [pc, #176]	; (800209c <MX_TIM2_Init+0xf0>)
 8001fea:	f7ff fe5f 	bl	8001cac <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ff2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ff4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4827      	ldr	r0, [pc, #156]	; (8002098 <MX_TIM2_Init+0xec>)
 8001ffc:	f004 fab2 	bl	8006564 <HAL_TIM_ConfigClockSource>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <MX_TIM2_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002006:	21ad      	movs	r1, #173	; 0xad
 8002008:	4824      	ldr	r0, [pc, #144]	; (800209c <MX_TIM2_Init+0xf0>)
 800200a:	f7ff fe4f 	bl	8001cac <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800200e:	4822      	ldr	r0, [pc, #136]	; (8002098 <MX_TIM2_Init+0xec>)
 8002010:	f003 fa2e 	bl	8005470 <HAL_TIM_PWM_Init>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <MX_TIM2_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 800201a:	21b2      	movs	r1, #178	; 0xb2
 800201c:	481f      	ldr	r0, [pc, #124]	; (800209c <MX_TIM2_Init+0xf0>)
 800201e:	f7ff fe45 	bl	8001cac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002022:	2300      	movs	r3, #0
 8002024:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002026:	2300      	movs	r3, #0
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800202a:	f107 0320 	add.w	r3, r7, #32
 800202e:	4619      	mov	r1, r3
 8002030:	4819      	ldr	r0, [pc, #100]	; (8002098 <MX_TIM2_Init+0xec>)
 8002032:	f005 fe73 	bl	8007d1c <HAL_TIMEx_MasterConfigSynchronization>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <MX_TIM2_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 800203c:	21b9      	movs	r1, #185	; 0xb9
 800203e:	4817      	ldr	r0, [pc, #92]	; (800209c <MX_TIM2_Init+0xf0>)
 8002040:	f7ff fe34 	bl	8001cac <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002044:	2360      	movs	r3, #96	; 0x60
 8002046:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002048:	2300      	movs	r3, #0
 800204a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	2200      	movs	r2, #0
 8002058:	4619      	mov	r1, r3
 800205a:	480f      	ldr	r0, [pc, #60]	; (8002098 <MX_TIM2_Init+0xec>)
 800205c:	f004 f914 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <MX_TIM2_Init+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002066:	21c2      	movs	r1, #194	; 0xc2
 8002068:	480c      	ldr	r0, [pc, #48]	; (800209c <MX_TIM2_Init+0xf0>)
 800206a:	f7ff fe1f 	bl	8001cac <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	220c      	movs	r2, #12
 8002072:	4619      	mov	r1, r3
 8002074:	4808      	ldr	r0, [pc, #32]	; (8002098 <MX_TIM2_Init+0xec>)
 8002076:	f004 f907 	bl	8006288 <HAL_TIM_PWM_ConfigChannel>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d003      	beq.n	8002088 <MX_TIM2_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002080:	21c7      	movs	r1, #199	; 0xc7
 8002082:	4806      	ldr	r0, [pc, #24]	; (800209c <MX_TIM2_Init+0xf0>)
 8002084:	f7ff fe12 	bl	8001cac <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8002088:	4803      	ldr	r0, [pc, #12]	; (8002098 <MX_TIM2_Init+0xec>)
 800208a:	f000 f959 	bl	8002340 <HAL_TIM_MspPostInit>

}
 800208e:	bf00      	nop
 8002090:	3738      	adds	r7, #56	; 0x38
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000200 	.word	0x20000200
 800209c:	080089c8 	.word	0x080089c8

080020a0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08c      	sub	sp, #48	; 0x30
 80020a4:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 80020a6:	4b23      	ldr	r3, [pc, #140]	; (8002134 <MX_TIM3_Init+0x94>)
 80020a8:	4a23      	ldr	r2, [pc, #140]	; (8002138 <MX_TIM3_Init+0x98>)
 80020aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80020ac:	4b21      	ldr	r3, [pc, #132]	; (8002134 <MX_TIM3_Init+0x94>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b2:	4b20      	ldr	r3, [pc, #128]	; (8002134 <MX_TIM3_Init+0x94>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 80020b8:	4b1e      	ldr	r3, [pc, #120]	; (8002134 <MX_TIM3_Init+0x94>)
 80020ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c0:	4b1c      	ldr	r3, [pc, #112]	; (8002134 <MX_TIM3_Init+0x94>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020c6:	4b1b      	ldr	r3, [pc, #108]	; (8002134 <MX_TIM3_Init+0x94>)
 80020c8:	2280      	movs	r2, #128	; 0x80
 80020ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020cc:	2303      	movs	r3, #3
 80020ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020d0:	2300      	movs	r3, #0
 80020d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020d4:	2301      	movs	r3, #1
 80020d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020d8:	2300      	movs	r3, #0
 80020da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 80020dc:	2308      	movs	r3, #8
 80020de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020e0:	2300      	movs	r3, #0
 80020e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020e4:	2301      	movs	r3, #1
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020e8:	2300      	movs	r3, #0
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 80020ec:	2308      	movs	r3, #8
 80020ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80020f0:	f107 030c 	add.w	r3, r7, #12
 80020f4:	4619      	mov	r1, r3
 80020f6:	480f      	ldr	r0, [pc, #60]	; (8002134 <MX_TIM3_Init+0x94>)
 80020f8:	f003 fc9e 	bl	8005a38 <HAL_TIM_Encoder_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <MX_TIM3_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002102:	21e4      	movs	r1, #228	; 0xe4
 8002104:	480d      	ldr	r0, [pc, #52]	; (800213c <MX_TIM3_Init+0x9c>)
 8002106:	f7ff fdd1 	bl	8001cac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002112:	1d3b      	adds	r3, r7, #4
 8002114:	4619      	mov	r1, r3
 8002116:	4807      	ldr	r0, [pc, #28]	; (8002134 <MX_TIM3_Init+0x94>)
 8002118:	f005 fe00 	bl	8007d1c <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <MX_TIM3_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002122:	21eb      	movs	r1, #235	; 0xeb
 8002124:	4805      	ldr	r0, [pc, #20]	; (800213c <MX_TIM3_Init+0x9c>)
 8002126:	f7ff fdc1 	bl	8001cac <_Error_Handler>
  }

}
 800212a:	bf00      	nop
 800212c:	3730      	adds	r7, #48	; 0x30
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000180 	.word	0x20000180
 8002138:	40000400 	.word	0x40000400
 800213c:	080089c8 	.word	0x080089c8

08002140 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08c      	sub	sp, #48	; 0x30
 8002144:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8002146:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <MX_TIM4_Init+0x98>)
 8002148:	4a24      	ldr	r2, [pc, #144]	; (80021dc <MX_TIM4_Init+0x9c>)
 800214a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800214c:	4b22      	ldr	r3, [pc, #136]	; (80021d8 <MX_TIM4_Init+0x98>)
 800214e:	2200      	movs	r2, #0
 8002150:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002152:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <MX_TIM4_Init+0x98>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8002158:	4b1f      	ldr	r3, [pc, #124]	; (80021d8 <MX_TIM4_Init+0x98>)
 800215a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800215e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <MX_TIM4_Init+0x98>)
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <MX_TIM4_Init+0x98>)
 8002168:	2280      	movs	r2, #128	; 0x80
 800216a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800216c:	2303      	movs	r3, #3
 800216e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002170:	2300      	movs	r3, #0
 8002172:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002174:	2301      	movs	r3, #1
 8002176:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 800217c:	2308      	movs	r3, #8
 800217e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002180:	2300      	movs	r3, #0
 8002182:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002184:	2301      	movs	r3, #1
 8002186:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002188:	2300      	movs	r3, #0
 800218a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 800218c:	2308      	movs	r3, #8
 800218e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	4619      	mov	r1, r3
 8002196:	4810      	ldr	r0, [pc, #64]	; (80021d8 <MX_TIM4_Init+0x98>)
 8002198:	f003 fc4e 	bl	8005a38 <HAL_TIM_Encoder_Init>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d004      	beq.n	80021ac <MX_TIM4_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80021a2:	f44f 7183 	mov.w	r1, #262	; 0x106
 80021a6:	480e      	ldr	r0, [pc, #56]	; (80021e0 <MX_TIM4_Init+0xa0>)
 80021a8:	f7ff fd80 	bl	8001cac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ac:	2300      	movs	r3, #0
 80021ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b0:	2300      	movs	r3, #0
 80021b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021b4:	1d3b      	adds	r3, r7, #4
 80021b6:	4619      	mov	r1, r3
 80021b8:	4807      	ldr	r0, [pc, #28]	; (80021d8 <MX_TIM4_Init+0x98>)
 80021ba:	f005 fdaf 	bl	8007d1c <HAL_TIMEx_MasterConfigSynchronization>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d004      	beq.n	80021ce <MX_TIM4_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80021c4:	f240 110d 	movw	r1, #269	; 0x10d
 80021c8:	4805      	ldr	r0, [pc, #20]	; (80021e0 <MX_TIM4_Init+0xa0>)
 80021ca:	f7ff fd6f 	bl	8001cac <_Error_Handler>
  }

}
 80021ce:	bf00      	nop
 80021d0:	3730      	adds	r7, #48	; 0x30
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000140 	.word	0x20000140
 80021dc:	40000800 	.word	0x40000800
 80021e0:	080089c8 	.word	0x080089c8

080021e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b088      	sub	sp, #32
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_baseHandle->Instance==TIM1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a20      	ldr	r2, [pc, #128]	; (8002274 <HAL_TIM_Base_MspInit+0x90>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d121      	bne.n	800223a <HAL_TIM_Base_MspInit+0x56>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021f6:	4a20      	ldr	r2, [pc, #128]	; (8002278 <HAL_TIM_Base_MspInit+0x94>)
 80021f8:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <HAL_TIM_Base_MspInit+0x94>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002200:	6193      	str	r3, [r2, #24]
 8002202:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <HAL_TIM_Base_MspInit+0x94>)
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = TIM_ECHO_SONAR_Pin;
 800220e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002212:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(TIM_ECHO_SONAR_GPIO_Port, &GPIO_InitStruct);
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	4619      	mov	r1, r3
 8002222:	4816      	ldr	r0, [pc, #88]	; (800227c <HAL_TIM_Base_MspInit+0x98>)
 8002224:	f001 ff08 	bl	8004038 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	201b      	movs	r0, #27
 800222e:	f001 fb1d 	bl	800386c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002232:	201b      	movs	r0, #27
 8002234:	f001 fb46 	bl	80038c4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002238:	e018      	b.n	800226c <HAL_TIM_Base_MspInit+0x88>
  else if(tim_baseHandle->Instance==TIM2)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002242:	d113      	bne.n	800226c <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002244:	4a0c      	ldr	r2, [pc, #48]	; (8002278 <HAL_TIM_Base_MspInit+0x94>)
 8002246:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <HAL_TIM_Base_MspInit+0x94>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	61d3      	str	r3, [r2, #28]
 8002250:	4b09      	ldr	r3, [pc, #36]	; (8002278 <HAL_TIM_Base_MspInit+0x94>)
 8002252:	69db      	ldr	r3, [r3, #28]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	60bb      	str	r3, [r7, #8]
 800225a:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800225c:	2200      	movs	r2, #0
 800225e:	2100      	movs	r1, #0
 8002260:	201c      	movs	r0, #28
 8002262:	f001 fb03 	bl	800386c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002266:	201c      	movs	r0, #28
 8002268:	f001 fb2c 	bl	80038c4 <HAL_NVIC_EnableIRQ>
}
 800226c:	bf00      	nop
 800226e:	3720      	adds	r7, #32
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40012c00 	.word	0x40012c00
 8002278:	40021000 	.word	0x40021000
 800227c:	40010800 	.word	0x40010800

08002280 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	; 0x28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM3)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a27      	ldr	r2, [pc, #156]	; (800232c <HAL_TIM_Encoder_MspInit+0xac>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d12a      	bne.n	80022e8 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002292:	4a27      	ldr	r2, [pc, #156]	; (8002330 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002294:	4b26      	ldr	r3, [pc, #152]	; (8002330 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	f043 0302 	orr.w	r3, r3, #2
 800229c:	61d3      	str	r3, [r2, #28]
 800229e:	4b24      	ldr	r3, [pc, #144]	; (8002330 <HAL_TIM_Encoder_MspInit+0xb0>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	693b      	ldr	r3, [r7, #16]
  
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin;
 80022aa:	2330      	movs	r3, #48	; 0x30
 80022ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b2:	2300      	movs	r3, #0
 80022b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b6:	f107 0314 	add.w	r3, r7, #20
 80022ba:	4619      	mov	r1, r3
 80022bc:	481d      	ldr	r0, [pc, #116]	; (8002334 <HAL_TIM_Encoder_MspInit+0xb4>)
 80022be:	f001 febb 	bl	8004038 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80022c2:	4b1d      	ldr	r3, [pc, #116]	; (8002338 <HAL_TIM_Encoder_MspInit+0xb8>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24
 80022d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022de:	627b      	str	r3, [r7, #36]	; 0x24
 80022e0:	4a15      	ldr	r2, [pc, #84]	; (8002338 <HAL_TIM_Encoder_MspInit+0xb8>)
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80022e6:	e01c      	b.n	8002322 <HAL_TIM_Encoder_MspInit+0xa2>
  else if(tim_encoderHandle->Instance==TIM4)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a13      	ldr	r2, [pc, #76]	; (800233c <HAL_TIM_Encoder_MspInit+0xbc>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d117      	bne.n	8002322 <HAL_TIM_Encoder_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022f2:	4a0f      	ldr	r2, [pc, #60]	; (8002330 <HAL_TIM_Encoder_MspInit+0xb0>)
 80022f4:	4b0e      	ldr	r3, [pc, #56]	; (8002330 <HAL_TIM_Encoder_MspInit+0xb0>)
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	f043 0304 	orr.w	r3, r3, #4
 80022fc:	61d3      	str	r3, [r2, #28]
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2A_Pin|ENC2B_Pin;
 800230a:	23c0      	movs	r3, #192	; 0xc0
 800230c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230e:	2300      	movs	r3, #0
 8002310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002316:	f107 0314 	add.w	r3, r7, #20
 800231a:	4619      	mov	r1, r3
 800231c:	4805      	ldr	r0, [pc, #20]	; (8002334 <HAL_TIM_Encoder_MspInit+0xb4>)
 800231e:	f001 fe8b 	bl	8004038 <HAL_GPIO_Init>
}
 8002322:	bf00      	nop
 8002324:	3728      	adds	r7, #40	; 0x28
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40000400 	.word	0x40000400
 8002330:	40021000 	.word	0x40021000
 8002334:	40010c00 	.word	0x40010c00
 8002338:	40010000 	.word	0x40010000
 800233c:	40000800 	.word	0x40000800

08002340 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a22      	ldr	r2, [pc, #136]	; (80023d8 <HAL_TIM_MspPostInit+0x98>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d10d      	bne.n	800236e <HAL_TIM_MspPostInit+0x2e>

  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = TIM_SERVO_OUT_Pin;
 8002352:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002356:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235c:	2302      	movs	r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(TIM_SERVO_OUT_GPIO_Port, &GPIO_InitStruct);
 8002360:	f107 030c 	add.w	r3, r7, #12
 8002364:	4619      	mov	r1, r3
 8002366:	481d      	ldr	r0, [pc, #116]	; (80023dc <HAL_TIM_MspPostInit+0x9c>)
 8002368:	f001 fe66 	bl	8004038 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800236c:	e030      	b.n	80023d0 <HAL_TIM_MspPostInit+0x90>
  else if(timHandle->Instance==TIM2)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002376:	d12b      	bne.n	80023d0 <HAL_TIM_MspPostInit+0x90>
    GPIO_InitStruct.Pin = PWMD_Pin;
 8002378:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800237c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002382:	2302      	movs	r3, #2
 8002384:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMD_GPIO_Port, &GPIO_InitStruct);
 8002386:	f107 030c 	add.w	r3, r7, #12
 800238a:	4619      	mov	r1, r3
 800238c:	4814      	ldr	r0, [pc, #80]	; (80023e0 <HAL_TIM_MspPostInit+0xa0>)
 800238e:	f001 fe53 	bl	8004038 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWMG_Pin;
 8002392:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002396:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002398:	2302      	movs	r3, #2
 800239a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2302      	movs	r3, #2
 800239e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMG_GPIO_Port, &GPIO_InitStruct);
 80023a0:	f107 030c 	add.w	r3, r7, #12
 80023a4:	4619      	mov	r1, r3
 80023a6:	480d      	ldr	r0, [pc, #52]	; (80023dc <HAL_TIM_MspPostInit+0x9c>)
 80023a8:	f001 fe46 	bl	8004038 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_ENABLE();
 80023ac:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <HAL_TIM_MspPostInit+0xa4>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023b8:	61fb      	str	r3, [r7, #28]
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80023c0:	61fb      	str	r3, [r7, #28]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80023c8:	61fb      	str	r3, [r7, #28]
 80023ca:	4a06      	ldr	r2, [pc, #24]	; (80023e4 <HAL_TIM_MspPostInit+0xa4>)
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	6053      	str	r3, [r2, #4]
}
 80023d0:	bf00      	nop
 80023d2:	3720      	adds	r7, #32
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40012c00 	.word	0x40012c00
 80023dc:	40010800 	.word	0x40010800
 80023e0:	40010c00 	.word	0x40010c00
 80023e4:	40010000 	.word	0x40010000

080023e8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80023ec:	4b12      	ldr	r3, [pc, #72]	; (8002438 <MX_USART3_UART_Init+0x50>)
 80023ee:	4a13      	ldr	r2, [pc, #76]	; (800243c <MX_USART3_UART_Init+0x54>)
 80023f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80023f2:	4b11      	ldr	r3, [pc, #68]	; (8002438 <MX_USART3_UART_Init+0x50>)
 80023f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023fa:	4b0f      	ldr	r3, [pc, #60]	; (8002438 <MX_USART3_UART_Init+0x50>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002400:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <MX_USART3_UART_Init+0x50>)
 8002402:	2200      	movs	r2, #0
 8002404:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002406:	4b0c      	ldr	r3, [pc, #48]	; (8002438 <MX_USART3_UART_Init+0x50>)
 8002408:	2200      	movs	r2, #0
 800240a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800240c:	4b0a      	ldr	r3, [pc, #40]	; (8002438 <MX_USART3_UART_Init+0x50>)
 800240e:	220c      	movs	r2, #12
 8002410:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002412:	4b09      	ldr	r3, [pc, #36]	; (8002438 <MX_USART3_UART_Init+0x50>)
 8002414:	2200      	movs	r2, #0
 8002416:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002418:	4b07      	ldr	r3, [pc, #28]	; (8002438 <MX_USART3_UART_Init+0x50>)
 800241a:	2200      	movs	r2, #0
 800241c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800241e:	4806      	ldr	r0, [pc, #24]	; (8002438 <MX_USART3_UART_Init+0x50>)
 8002420:	f005 fd24 	bl	8007e6c <HAL_UART_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800242a:	2142      	movs	r1, #66	; 0x42
 800242c:	4804      	ldr	r0, [pc, #16]	; (8002440 <MX_USART3_UART_Init+0x58>)
 800242e:	f7ff fc3d 	bl	8001cac <_Error_Handler>
  }

}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	20000240 	.word	0x20000240
 800243c:	40004800 	.word	0x40004800
 8002440:	080089dc 	.word	0x080089dc

08002444 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a1f      	ldr	r2, [pc, #124]	; (80024d0 <HAL_UART_MspInit+0x8c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d137      	bne.n	80024c6 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002456:	4a1f      	ldr	r2, [pc, #124]	; (80024d4 <HAL_UART_MspInit+0x90>)
 8002458:	4b1e      	ldr	r3, [pc, #120]	; (80024d4 <HAL_UART_MspInit+0x90>)
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002460:	61d3      	str	r3, [r2, #28]
 8002462:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <HAL_UART_MspInit+0x90>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800246a:	60bb      	str	r3, [r7, #8]
 800246c:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = BLE_RX_Pin;
 800246e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002472:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002474:	2302      	movs	r3, #2
 8002476:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002478:	2303      	movs	r3, #3
 800247a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 800247c:	f107 030c 	add.w	r3, r7, #12
 8002480:	4619      	mov	r1, r3
 8002482:	4815      	ldr	r0, [pc, #84]	; (80024d8 <HAL_UART_MspInit+0x94>)
 8002484:	f001 fdd8 	bl	8004038 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLE_TX_Pin;
 8002488:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800248c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 8002496:	f107 030c 	add.w	r3, r7, #12
 800249a:	4619      	mov	r1, r3
 800249c:	480e      	ldr	r0, [pc, #56]	; (80024d8 <HAL_UART_MspInit+0x94>)
 800249e:	f001 fdcb 	bl	8004038 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_UART_MspInit+0x98>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	61fb      	str	r3, [r7, #28]
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80024ae:	61fb      	str	r3, [r7, #28]
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80024b6:	61fb      	str	r3, [r7, #28]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	f043 0310 	orr.w	r3, r3, #16
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	4a06      	ldr	r2, [pc, #24]	; (80024dc <HAL_UART_MspInit+0x98>)
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80024c6:	bf00      	nop
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	40004800 	.word	0x40004800
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40011000 	.word	0x40011000
 80024dc:	40010000 	.word	0x40010000

080024e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80024e4:	4a15      	ldr	r2, [pc, #84]	; (800253c <SystemInit+0x5c>)
 80024e6:	4b15      	ldr	r3, [pc, #84]	; (800253c <SystemInit+0x5c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80024f0:	4912      	ldr	r1, [pc, #72]	; (800253c <SystemInit+0x5c>)
 80024f2:	4b12      	ldr	r3, [pc, #72]	; (800253c <SystemInit+0x5c>)
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4b12      	ldr	r3, [pc, #72]	; (8002540 <SystemInit+0x60>)
 80024f8:	4013      	ands	r3, r2
 80024fa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80024fc:	4a0f      	ldr	r2, [pc, #60]	; (800253c <SystemInit+0x5c>)
 80024fe:	4b0f      	ldr	r3, [pc, #60]	; (800253c <SystemInit+0x5c>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800250a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800250c:	4a0b      	ldr	r2, [pc, #44]	; (800253c <SystemInit+0x5c>)
 800250e:	4b0b      	ldr	r3, [pc, #44]	; (800253c <SystemInit+0x5c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002516:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002518:	4a08      	ldr	r2, [pc, #32]	; (800253c <SystemInit+0x5c>)
 800251a:	4b08      	ldr	r3, [pc, #32]	; (800253c <SystemInit+0x5c>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002522:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002524:	4b05      	ldr	r3, [pc, #20]	; (800253c <SystemInit+0x5c>)
 8002526:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800252a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800252c:	4b05      	ldr	r3, [pc, #20]	; (8002544 <SystemInit+0x64>)
 800252e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002532:	609a      	str	r2, [r3, #8]
#endif 
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr
 800253c:	40021000 	.word	0x40021000
 8002540:	f8ff0000 	.word	0xf8ff0000
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800254c:	4a08      	ldr	r2, [pc, #32]	; (8002570 <HAL_Init+0x28>)
 800254e:	4b08      	ldr	r3, [pc, #32]	; (8002570 <HAL_Init+0x28>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f043 0310 	orr.w	r3, r3, #16
 8002556:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002558:	2003      	movs	r0, #3
 800255a:	f001 f967 	bl	800382c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800255e:	2000      	movs	r0, #0
 8002560:	f000 f808 	bl	8002574 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002564:	f7ff fbb2 	bl	8001ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40022000 	.word	0x40022000

08002574 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800257c:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <HAL_InitTick+0x54>)
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_InitTick+0x58>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	4619      	mov	r1, r3
 8002586:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800258a:	fbb3 f3f1 	udiv	r3, r3, r1
 800258e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002592:	4618      	mov	r0, r3
 8002594:	f001 f9ae 	bl	80038f4 <HAL_SYSTICK_Config>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e00e      	b.n	80025c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b0f      	cmp	r3, #15
 80025a6:	d80a      	bhi.n	80025be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a8:	2200      	movs	r2, #0
 80025aa:	6879      	ldr	r1, [r7, #4]
 80025ac:	f04f 30ff 	mov.w	r0, #4294967295
 80025b0:	f001 f95c 	bl	800386c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b4:	4a06      	ldr	r2, [pc, #24]	; (80025d0 <HAL_InitTick+0x5c>)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e000      	b.n	80025c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000000 	.word	0x20000000
 80025cc:	20000008 	.word	0x20000008
 80025d0:	20000004 	.word	0x20000004

080025d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <HAL_IncTick+0x1c>)
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <HAL_IncTick+0x20>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4413      	add	r3, r2
 80025e4:	4a03      	ldr	r2, [pc, #12]	; (80025f4 <HAL_IncTick+0x20>)
 80025e6:	6013      	str	r3, [r2, #0]
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc80      	pop	{r7}
 80025ee:	4770      	bx	lr
 80025f0:	20000008 	.word	0x20000008
 80025f4:	20000280 	.word	0x20000280

080025f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b02      	ldr	r3, [pc, #8]	; (8002608 <HAL_GetTick+0x10>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr
 8002608:	20000280 	.word	0x20000280

0800260c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002610:	4a04      	ldr	r2, [pc, #16]	; (8002624 <HAL_SuspendTick+0x18>)
 8002612:	4b04      	ldr	r3, [pc, #16]	; (8002624 <HAL_SuspendTick+0x18>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 0302 	bic.w	r3, r3, #2
 800261a:	6013      	str	r3, [r2, #0]
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr
 8002624:	e000e010 	.word	0xe000e010

08002628 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002630:	2300      	movs	r3, #0
 8002632:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002634:	2300      	movs	r3, #0
 8002636:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e153      	b.n	80028f2 <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a9f      	ldr	r2, [pc, #636]	; (80028cc <HAL_ADC_Init+0x2a4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d009      	beq.n	8002668 <HAL_ADC_Init+0x40>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a9d      	ldr	r2, [pc, #628]	; (80028d0 <HAL_ADC_Init+0x2a8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d004      	beq.n	8002668 <HAL_ADC_Init+0x40>
 800265e:	f44f 71c1 	mov.w	r1, #386	; 0x182
 8002662:	489c      	ldr	r0, [pc, #624]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 8002664:	f7ff fb28 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d009      	beq.n	8002684 <HAL_ADC_Init+0x5c>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002678:	d004      	beq.n	8002684 <HAL_ADC_Init+0x5c>
 800267a:	f240 1183 	movw	r1, #387	; 0x183
 800267e:	4895      	ldr	r0, [pc, #596]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 8002680:	f7ff fb1a 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d009      	beq.n	80026a0 <HAL_ADC_Init+0x78>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002694:	d004      	beq.n	80026a0 <HAL_ADC_Init+0x78>
 8002696:	f44f 71c2 	mov.w	r1, #388	; 0x184
 800269a:	488e      	ldr	r0, [pc, #568]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 800269c:	f7ff fb0c 	bl	8001cb8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d008      	beq.n	80026ba <HAL_ADC_Init+0x92>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d004      	beq.n	80026ba <HAL_ADC_Init+0x92>
 80026b0:	f240 1185 	movw	r1, #389	; 0x185
 80026b4:	4887      	ldr	r0, [pc, #540]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 80026b6:	f7ff faff 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d022      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026ca:	d01d      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	69db      	ldr	r3, [r3, #28]
 80026d0:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80026d4:	d018      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026de:	d013      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 80026e8:	d00e      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80026f2:	d009      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80026fc:	d004      	beq.n	8002708 <HAL_ADC_Init+0xe0>
 80026fe:	f44f 71c3 	mov.w	r1, #390	; 0x186
 8002702:	4874      	ldr	r0, [pc, #464]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 8002704:	f7ff fad8 	bl	8001cb8 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d02a      	beq.n	8002766 <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d003      	beq.n	8002720 <HAL_ADC_Init+0xf8>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691b      	ldr	r3, [r3, #16]
 800271c:	2b10      	cmp	r3, #16
 800271e:	d904      	bls.n	800272a <HAL_ADC_Init+0x102>
 8002720:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8002724:	486b      	ldr	r0, [pc, #428]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 8002726:	f7ff fac7 	bl	8001cb8 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d008      	beq.n	8002744 <HAL_ADC_Init+0x11c>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	2b01      	cmp	r3, #1
 8002738:	d004      	beq.n	8002744 <HAL_ADC_Init+0x11c>
 800273a:	f240 118b 	movw	r1, #395	; 0x18b
 800273e:	4865      	ldr	r0, [pc, #404]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 8002740:	f7ff faba 	bl	8001cb8 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00c      	beq.n	8002766 <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	699b      	ldr	r3, [r3, #24]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_ADC_Init+0x134>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d904      	bls.n	8002766 <HAL_ADC_Init+0x13e>
 800275c:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 8002760:	485c      	ldr	r0, [pc, #368]	; (80028d4 <HAL_ADC_Init+0x2ac>)
 8002762:	f7ff faa9 	bl	8001cb8 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276a:	2b00      	cmp	r3, #0
 800276c:	d109      	bne.n	8002782 <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f7fd fda7 	bl	80002d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fee2 	bl	800354c <ADC_ConversionStop_Disable>
 8002788:	4603      	mov	r3, r0
 800278a:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b00      	cmp	r3, #0
 8002796:	f040 80a3 	bne.w	80028e0 <HAL_ADC_Init+0x2b8>
 800279a:	7dfb      	ldrb	r3, [r7, #23]
 800279c:	2b00      	cmp	r3, #0
 800279e:	f040 809f 	bne.w	80028e0 <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027aa:	f023 0302 	bic.w	r3, r3, #2
 80027ae:	f043 0202 	orr.w	r2, r3, #2
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80027be:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80027c6:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80027c8:	68ba      	ldr	r2, [r7, #8]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027d6:	d003      	beq.n	80027e0 <HAL_ADC_Init+0x1b8>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d102      	bne.n	80027e6 <HAL_ADC_Init+0x1be>
 80027e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027e4:	e000      	b.n	80027e8 <HAL_ADC_Init+0x1c0>
 80027e6:	2300      	movs	r3, #0
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d119      	bne.n	800282a <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d109      	bne.n	8002812 <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	3b01      	subs	r3, #1
 8002804:	035a      	lsls	r2, r3, #13
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4313      	orrs	r3, r2
 800280a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800280e:	613b      	str	r3, [r7, #16]
 8002810:	e00b      	b.n	800282a <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002816:	f043 0220 	orr.w	r2, r3, #32
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002822:	f043 0201 	orr.w	r2, r3, #1
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	6852      	ldr	r2, [r2, #4]
 8002834:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	430a      	orrs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6899      	ldr	r1, [r3, #8]
 8002848:	4b23      	ldr	r3, [pc, #140]	; (80028d8 <HAL_ADC_Init+0x2b0>)
 800284a:	400b      	ands	r3, r1
 800284c:	68b9      	ldr	r1, [r7, #8]
 800284e:	430b      	orrs	r3, r1
 8002850:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800285a:	d003      	beq.n	8002864 <HAL_ADC_Init+0x23c>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d104      	bne.n	800286e <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	3b01      	subs	r3, #1
 800286a:	051b      	lsls	r3, r3, #20
 800286c:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	6812      	ldr	r2, [r2, #0]
 8002876:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002878:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	430a      	orrs	r2, r1
 8002880:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	4b14      	ldr	r3, [pc, #80]	; (80028dc <HAL_ADC_Init+0x2b4>)
 800288a:	4013      	ands	r3, r2
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	4293      	cmp	r3, r2
 8002890:	d10b      	bne.n	80028aa <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289c:	f023 0303 	bic.w	r3, r3, #3
 80028a0:	f043 0201 	orr.w	r2, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028a8:	e022      	b.n	80028f0 <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	f023 0312 	bic.w	r3, r3, #18
 80028b2:	f043 0210 	orr.w	r2, r3, #16
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028be:	f043 0201 	orr.w	r2, r3, #1
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028ca:	e011      	b.n	80028f0 <HAL_ADC_Init+0x2c8>
 80028cc:	40012400 	.word	0x40012400
 80028d0:	40012800 	.word	0x40012800
 80028d4:	080089f4 	.word	0x080089f4
 80028d8:	ffe1f7fd 	.word	0xffe1f7fd
 80028dc:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e4:	f043 0210 	orr.w	r2, r3, #16
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop

080028fc <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002904:	2300      	movs	r3, #0
 8002906:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a5c      	ldr	r2, [pc, #368]	; (8002a80 <HAL_ADC_Start_IT+0x184>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d009      	beq.n	8002926 <HAL_ADC_Start_IT+0x2a>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a5b      	ldr	r2, [pc, #364]	; (8002a84 <HAL_ADC_Start_IT+0x188>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d004      	beq.n	8002926 <HAL_ADC_Start_IT+0x2a>
 800291c:	f240 4154 	movw	r1, #1108	; 0x454
 8002920:	4859      	ldr	r0, [pc, #356]	; (8002a88 <HAL_ADC_Start_IT+0x18c>)
 8002922:	f7ff f9c9 	bl	8001cb8 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800292c:	2b01      	cmp	r3, #1
 800292e:	d101      	bne.n	8002934 <HAL_ADC_Start_IT+0x38>
 8002930:	2302      	movs	r3, #2
 8002932:	e0a0      	b.n	8002a76 <HAL_ADC_Start_IT+0x17a>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2201      	movs	r2, #1
 8002938:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 fdb3 	bl	80034a8 <ADC_Enable>
 8002942:	4603      	mov	r3, r0
 8002944:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	2b00      	cmp	r3, #0
 800294a:	f040 808f 	bne.w	8002a6c <HAL_ADC_Start_IT+0x170>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002952:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002956:	f023 0301 	bic.w	r3, r3, #1
 800295a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a47      	ldr	r2, [pc, #284]	; (8002a84 <HAL_ADC_Start_IT+0x188>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d105      	bne.n	8002978 <HAL_ADC_Start_IT+0x7c>
 800296c:	4b44      	ldr	r3, [pc, #272]	; (8002a80 <HAL_ADC_Start_IT+0x184>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d115      	bne.n	80029a4 <HAL_ADC_Start_IT+0xa8>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298e:	2b00      	cmp	r3, #0
 8002990:	d026      	beq.n	80029e0 <HAL_ADC_Start_IT+0xe4>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002996:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800299a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029a2:	e01d      	b.n	80029e0 <HAL_ADC_Start_IT+0xe4>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a32      	ldr	r2, [pc, #200]	; (8002a80 <HAL_ADC_Start_IT+0x184>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d004      	beq.n	80029c4 <HAL_ADC_Start_IT+0xc8>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a31      	ldr	r2, [pc, #196]	; (8002a84 <HAL_ADC_Start_IT+0x188>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d10d      	bne.n	80029e0 <HAL_ADC_Start_IT+0xe4>
 80029c4:	4b2e      	ldr	r3, [pc, #184]	; (8002a80 <HAL_ADC_Start_IT+0x184>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d007      	beq.n	80029e0 <HAL_ADC_Start_IT+0xe4>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <HAL_ADC_Start_IT+0xfe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f0:	f023 0206 	bic.w	r2, r3, #6
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80029f8:	e002      	b.n	8002a00 <HAL_ADC_Start_IT+0x104>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f06f 0202 	mvn.w	r2, #2
 8002a10:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6812      	ldr	r2, [r2, #0]
 8002a1a:	6852      	ldr	r2, [r2, #4]
 8002a1c:	f042 0220 	orr.w	r2, r2, #32
 8002a20:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002a2c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a30:	d113      	bne.n	8002a5a <HAL_ADC_Start_IT+0x15e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a36:	4a13      	ldr	r2, [pc, #76]	; (8002a84 <HAL_ADC_Start_IT+0x188>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d105      	bne.n	8002a48 <HAL_ADC_Start_IT+0x14c>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002a3c:	4b10      	ldr	r3, [pc, #64]	; (8002a80 <HAL_ADC_Start_IT+0x184>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d108      	bne.n	8002a5a <HAL_ADC_Start_IT+0x15e>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6812      	ldr	r2, [r2, #0]
 8002a50:	6892      	ldr	r2, [r2, #8]
 8002a52:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	e00c      	b.n	8002a74 <HAL_ADC_Start_IT+0x178>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	6892      	ldr	r2, [r2, #8]
 8002a64:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002a68:	609a      	str	r2, [r3, #8]
 8002a6a:	e003      	b.n	8002a74 <HAL_ADC_Start_IT+0x178>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40012400 	.word	0x40012400
 8002a84:	40012800 	.word	0x40012800
 8002a88:	080089f4 	.word	0x080089f4

08002a8c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a69      	ldr	r2, [pc, #420]	; (8002c48 <HAL_ADC_Start_DMA+0x1bc>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d004      	beq.n	8002ab0 <HAL_ADC_Start_DMA+0x24>
 8002aa6:	f240 41fc 	movw	r1, #1276	; 0x4fc
 8002aaa:	4868      	ldr	r0, [pc, #416]	; (8002c4c <HAL_ADC_Start_DMA+0x1c0>)
 8002aac:	f7ff f904 	bl	8001cb8 <assert_failed>
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a64      	ldr	r2, [pc, #400]	; (8002c48 <HAL_ADC_Start_DMA+0x1bc>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d004      	beq.n	8002ac4 <HAL_ADC_Start_DMA+0x38>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a64      	ldr	r2, [pc, #400]	; (8002c50 <HAL_ADC_Start_DMA+0x1c4>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d106      	bne.n	8002ad2 <HAL_ADC_Start_DMA+0x46>
 8002ac4:	4b60      	ldr	r3, [pc, #384]	; (8002c48 <HAL_ADC_Start_DMA+0x1bc>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f040 80b3 	bne.w	8002c38 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d101      	bne.n	8002ae0 <HAL_ADC_Start_DMA+0x54>
 8002adc:	2302      	movs	r3, #2
 8002ade:	e0ae      	b.n	8002c3e <HAL_ADC_Start_DMA+0x1b2>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f000 fcdd 	bl	80034a8 <ADC_Enable>
 8002aee:	4603      	mov	r3, r0
 8002af0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002af2:	7dfb      	ldrb	r3, [r7, #23]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f040 809a 	bne.w	8002c2e <HAL_ADC_Start_DMA+0x1a2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b02:	f023 0301 	bic.w	r3, r3, #1
 8002b06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a4f      	ldr	r2, [pc, #316]	; (8002c50 <HAL_ADC_Start_DMA+0x1c4>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d105      	bne.n	8002b24 <HAL_ADC_Start_DMA+0x98>
 8002b18:	4b4b      	ldr	r3, [pc, #300]	; (8002c48 <HAL_ADC_Start_DMA+0x1bc>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d115      	bne.n	8002b50 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d026      	beq.n	8002b8c <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b4e:	e01d      	b.n	8002b8c <HAL_ADC_Start_DMA+0x100>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b54:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a39      	ldr	r2, [pc, #228]	; (8002c48 <HAL_ADC_Start_DMA+0x1bc>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d004      	beq.n	8002b70 <HAL_ADC_Start_DMA+0xe4>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a39      	ldr	r2, [pc, #228]	; (8002c50 <HAL_ADC_Start_DMA+0x1c4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d10d      	bne.n	8002b8c <HAL_ADC_Start_DMA+0x100>
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <HAL_ADC_Start_DMA+0x1bc>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d007      	beq.n	8002b8c <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d006      	beq.n	8002ba6 <HAL_ADC_Start_DMA+0x11a>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9c:	f023 0206 	bic.w	r2, r3, #6
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ba4:	e002      	b.n	8002bac <HAL_ADC_Start_DMA+0x120>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	4a26      	ldr	r2, [pc, #152]	; (8002c54 <HAL_ADC_Start_DMA+0x1c8>)
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <HAL_ADC_Start_DMA+0x1cc>)
 8002bc2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	4a24      	ldr	r2, [pc, #144]	; (8002c5c <HAL_ADC_Start_DMA+0x1d0>)
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f06f 0202 	mvn.w	r2, #2
 8002bd4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	6892      	ldr	r2, [r2, #8]
 8002be0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002be4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6a18      	ldr	r0, [r3, #32]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	334c      	adds	r3, #76	; 0x4c
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f000 ffc9 	bl	8003b8c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c04:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c08:	d108      	bne.n	8002c1c <HAL_ADC_Start_DMA+0x190>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	6892      	ldr	r2, [r2, #8]
 8002c14:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002c18:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002c1a:	e00f      	b.n	8002c3c <HAL_ADC_Start_DMA+0x1b0>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	6812      	ldr	r2, [r2, #0]
 8002c24:	6892      	ldr	r2, [r2, #8]
 8002c26:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002c2a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002c2c:	e006      	b.n	8002c3c <HAL_ADC_Start_DMA+0x1b0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002c36:	e001      	b.n	8002c3c <HAL_ADC_Start_DMA+0x1b0>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40012400 	.word	0x40012400
 8002c4c:	080089f4 	.word	0x080089f4
 8002c50:	40012800 	.word	0x40012800
 8002c54:	080035c1 	.word	0x080035c1
 8002c58:	0800363d 	.word	0x0800363d
 8002c5c:	08003659 	.word	0x08003659

08002c60 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a23      	ldr	r2, [pc, #140]	; (8002d00 <HAL_ADC_Stop_DMA+0xa0>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d004      	beq.n	8002c80 <HAL_ADC_Stop_DMA+0x20>
 8002c76:	f240 5189 	movw	r1, #1417	; 0x589
 8002c7a:	4822      	ldr	r0, [pc, #136]	; (8002d04 <HAL_ADC_Stop_DMA+0xa4>)
 8002c7c:	f7ff f81c 	bl	8001cb8 <assert_failed>
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d101      	bne.n	8002c8e <HAL_ADC_Stop_DMA+0x2e>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	e033      	b.n	8002cf6 <HAL_ADC_Stop_DMA+0x96>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2201      	movs	r2, #1
 8002c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 fc58 	bl	800354c <ADC_ConversionStop_Disable>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d122      	bne.n	8002cec <HAL_ADC_Stop_DMA+0x8c>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6812      	ldr	r2, [r2, #0]
 8002cae:	6892      	ldr	r2, [r2, #8]
 8002cb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cb4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 ffd4 	bl	8003c68 <HAL_DMA_Abort>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10a      	bne.n	8002ce0 <HAL_ADC_Stop_DMA+0x80>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cd2:	f023 0301 	bic.w	r3, r3, #1
 8002cd6:	f043 0201 	orr.w	r2, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	629a      	str	r2, [r3, #40]	; 0x28
 8002cde:	e005      	b.n	8002cec <HAL_ADC_Stop_DMA+0x8c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3710      	adds	r7, #16
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40012400 	.word	0x40012400
 8002d04:	080089f4 	.word	0x080089f4

08002d08 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a72      	ldr	r2, [pc, #456]	; (8002ee0 <HAL_ADC_IRQHandler+0x1d8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d009      	beq.n	8002d2e <HAL_ADC_IRQHandler+0x26>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a71      	ldr	r2, [pc, #452]	; (8002ee4 <HAL_ADC_IRQHandler+0x1dc>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d004      	beq.n	8002d2e <HAL_ADC_IRQHandler+0x26>
 8002d24:	f240 51d9 	movw	r1, #1497	; 0x5d9
 8002d28:	486f      	ldr	r0, [pc, #444]	; (8002ee8 <HAL_ADC_IRQHandler+0x1e0>)
 8002d2a:	f7fe ffc5 	bl	8001cb8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d008      	beq.n	8002d48 <HAL_ADC_IRQHandler+0x40>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d004      	beq.n	8002d48 <HAL_ADC_IRQHandler+0x40>
 8002d3e:	f240 51da 	movw	r1, #1498	; 0x5da
 8002d42:	4869      	ldr	r0, [pc, #420]	; (8002ee8 <HAL_ADC_IRQHandler+0x1e0>)
 8002d44:	f7fe ffb8 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <HAL_ADC_IRQHandler+0x50>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	2b10      	cmp	r3, #16
 8002d56:	d904      	bls.n	8002d62 <HAL_ADC_IRQHandler+0x5a>
 8002d58:	f240 51db 	movw	r1, #1499	; 0x5db
 8002d5c:	4862      	ldr	r0, [pc, #392]	; (8002ee8 <HAL_ADC_IRQHandler+0x1e0>)
 8002d5e:	f7fe ffab 	bl	8001cb8 <assert_failed>
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 0320 	and.w	r3, r3, #32
 8002d6c:	2b20      	cmp	r3, #32
 8002d6e:	d140      	bne.n	8002df2 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d139      	bne.n	8002df2 <HAL_ADC_IRQHandler+0xea>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d82:	f003 0310 	and.w	r3, r3, #16
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d105      	bne.n	8002d96 <HAL_ADC_IRQHandler+0x8e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d8e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002da0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002da4:	d11d      	bne.n	8002de2 <HAL_ADC_IRQHandler+0xda>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d119      	bne.n	8002de2 <HAL_ADC_IRQHandler+0xda>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	6812      	ldr	r2, [r2, #0]
 8002db6:	6852      	ldr	r2, [r2, #4]
 8002db8:	f022 0220 	bic.w	r2, r2, #32
 8002dbc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d105      	bne.n	8002de2 <HAL_ADC_IRQHandler+0xda>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	f043 0201 	orr.w	r2, r3, #1
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7fe fdfc 	bl	80019e0 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f06f 0212 	mvn.w	r2, #18
 8002df0:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dfc:	2b80      	cmp	r3, #128	; 0x80
 8002dfe:	d14f      	bne.n	8002ea0 <HAL_ADC_IRQHandler+0x198>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d148      	bne.n	8002ea0 <HAL_ADC_IRQHandler+0x198>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d105      	bne.n	8002e26 <HAL_ADC_IRQHandler+0x11e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002e30:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002e34:	d012      	beq.n	8002e5c <HAL_ADC_IRQHandler+0x154>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d125      	bne.n	8002e90 <HAL_ADC_IRQHandler+0x188>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002e4e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e52:	d11d      	bne.n	8002e90 <HAL_ADC_IRQHandler+0x188>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d119      	bne.n	8002e90 <HAL_ADC_IRQHandler+0x188>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	6852      	ldr	r2, [r2, #4]
 8002e66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e6a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e70:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d105      	bne.n	8002e90 <HAL_ADC_IRQHandler+0x188>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e88:	f043 0201 	orr.w	r2, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 fbfb 	bl	800368c <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f06f 020c 	mvn.w	r2, #12
 8002e9e:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eaa:	2b40      	cmp	r3, #64	; 0x40
 8002eac:	d114      	bne.n	8002ed8 <HAL_ADC_IRQHandler+0x1d0>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d10d      	bne.n	8002ed8 <HAL_ADC_IRQHandler+0x1d0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f7fe fedf 	bl	8001c8c <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f06f 0201 	mvn.w	r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002ed8:	bf00      	nop
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40012400 	.word	0x40012400
 8002ee4:	40012800 	.word	0x40012800
 8002ee8:	080089f4 	.word	0x080089f4

08002eec <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr

08002efe <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr

08002f10 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002f10:	b590      	push	{r4, r7, lr}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a88      	ldr	r2, [pc, #544]	; (8003148 <HAL_ADC_ConfigChannel+0x238>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d009      	beq.n	8002f40 <HAL_ADC_ConfigChannel+0x30>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a86      	ldr	r2, [pc, #536]	; (800314c <HAL_ADC_ConfigChannel+0x23c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d004      	beq.n	8002f40 <HAL_ADC_ConfigChannel+0x30>
 8002f36:	f240 61aa 	movw	r1, #1706	; 0x6aa
 8002f3a:	4885      	ldr	r0, [pc, #532]	; (8003150 <HAL_ADC_ConfigChannel+0x240>)
 8002f3c:	f7fe febc 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d048      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d044      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d040      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d03c      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d038      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b05      	cmp	r3, #5
 8002f6e:	d034      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b06      	cmp	r3, #6
 8002f76:	d030      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b07      	cmp	r3, #7
 8002f7e:	d02c      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d028      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2b09      	cmp	r3, #9
 8002f8e:	d024      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2b0a      	cmp	r3, #10
 8002f96:	d020      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b0b      	cmp	r3, #11
 8002f9e:	d01c      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2b0c      	cmp	r3, #12
 8002fa6:	d018      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2b0d      	cmp	r3, #13
 8002fae:	d014      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b0e      	cmp	r3, #14
 8002fb6:	d010      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b0f      	cmp	r3, #15
 8002fbe:	d00c      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2b10      	cmp	r3, #16
 8002fc6:	d008      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b11      	cmp	r3, #17
 8002fce:	d004      	beq.n	8002fda <HAL_ADC_ConfigChannel+0xca>
 8002fd0:	f240 61ab 	movw	r1, #1707	; 0x6ab
 8002fd4:	485e      	ldr	r0, [pc, #376]	; (8003150 <HAL_ADC_ConfigChannel+0x240>)
 8002fd6:	f7fe fe6f 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d040      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d03c      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	2b03      	cmp	r3, #3
 8002ff0:	d038      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d034      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b05      	cmp	r3, #5
 8003000:	d030      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	2b06      	cmp	r3, #6
 8003008:	d02c      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b07      	cmp	r3, #7
 8003010:	d028      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	2b08      	cmp	r3, #8
 8003018:	d024      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b09      	cmp	r3, #9
 8003020:	d020      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2b0a      	cmp	r3, #10
 8003028:	d01c      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	2b0b      	cmp	r3, #11
 8003030:	d018      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b0c      	cmp	r3, #12
 8003038:	d014      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b0d      	cmp	r3, #13
 8003040:	d010      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b0e      	cmp	r3, #14
 8003048:	d00c      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2b0f      	cmp	r3, #15
 8003050:	d008      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b10      	cmp	r3, #16
 8003058:	d004      	beq.n	8003064 <HAL_ADC_ConfigChannel+0x154>
 800305a:	f240 61ac 	movw	r1, #1708	; 0x6ac
 800305e:	483c      	ldr	r0, [pc, #240]	; (8003150 <HAL_ADC_ConfigChannel+0x240>)
 8003060:	f7fe fe2a 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d020      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d01c      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	2b02      	cmp	r3, #2
 800307a:	d018      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d014      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	2b04      	cmp	r3, #4
 800308a:	d010      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	2b05      	cmp	r3, #5
 8003092:	d00c      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	2b06      	cmp	r3, #6
 800309a:	d008      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b07      	cmp	r3, #7
 80030a2:	d004      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x19e>
 80030a4:	f240 61ad 	movw	r1, #1709	; 0x6ad
 80030a8:	4829      	ldr	r0, [pc, #164]	; (8003150 <HAL_ADC_ConfigChannel+0x240>)
 80030aa:	f7fe fe05 	bl	8001cb8 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d101      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x1ac>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e0e2      	b.n	8003282 <HAL_ADC_ConfigChannel+0x372>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b06      	cmp	r3, #6
 80030ca:	d81c      	bhi.n	8003106 <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6819      	ldr	r1, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685a      	ldr	r2, [r3, #4]
 80030da:	4613      	mov	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4413      	add	r3, r2
 80030e0:	3b05      	subs	r3, #5
 80030e2:	221f      	movs	r2, #31
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	43db      	mvns	r3, r3
 80030ea:	4018      	ands	r0, r3
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681c      	ldr	r4, [r3, #0]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	4413      	add	r3, r2
 80030fa:	3b05      	subs	r3, #5
 80030fc:	fa04 f303 	lsl.w	r3, r4, r3
 8003100:	4303      	orrs	r3, r0
 8003102:	634b      	str	r3, [r1, #52]	; 0x34
 8003104:	e042      	b.n	800318c <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	2b0c      	cmp	r3, #12
 800310c:	d822      	bhi.n	8003154 <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6819      	ldr	r1, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	3b23      	subs	r3, #35	; 0x23
 8003124:	221f      	movs	r2, #31
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	43db      	mvns	r3, r3
 800312c:	4018      	ands	r0, r3
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681c      	ldr	r4, [r3, #0]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	4613      	mov	r3, r2
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	4413      	add	r3, r2
 800313c:	3b23      	subs	r3, #35	; 0x23
 800313e:	fa04 f303 	lsl.w	r3, r4, r3
 8003142:	4303      	orrs	r3, r0
 8003144:	630b      	str	r3, [r1, #48]	; 0x30
 8003146:	e021      	b.n	800318c <HAL_ADC_ConfigChannel+0x27c>
 8003148:	40012400 	.word	0x40012400
 800314c:	40012800 	.word	0x40012800
 8003150:	080089f4 	.word	0x080089f4
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6819      	ldr	r1, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	3b41      	subs	r3, #65	; 0x41
 800316a:	221f      	movs	r2, #31
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	43db      	mvns	r3, r3
 8003172:	4018      	ands	r0, r3
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	681c      	ldr	r4, [r3, #0]
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	3b41      	subs	r3, #65	; 0x41
 8003184:	fa04 f303 	lsl.w	r3, r4, r3
 8003188:	4303      	orrs	r3, r0
 800318a:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b09      	cmp	r3, #9
 8003192:	d91c      	bls.n	80031ce <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6819      	ldr	r1, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68d8      	ldr	r0, [r3, #12]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4613      	mov	r3, r2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	4413      	add	r3, r2
 80031a8:	3b1e      	subs	r3, #30
 80031aa:	2207      	movs	r2, #7
 80031ac:	fa02 f303 	lsl.w	r3, r2, r3
 80031b0:	43db      	mvns	r3, r3
 80031b2:	4018      	ands	r0, r3
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	689c      	ldr	r4, [r3, #8]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	3b1e      	subs	r3, #30
 80031c4:	fa04 f303 	lsl.w	r3, r4, r3
 80031c8:	4303      	orrs	r3, r0
 80031ca:	60cb      	str	r3, [r1, #12]
 80031cc:	e019      	b.n	8003202 <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6819      	ldr	r1, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6918      	ldr	r0, [r3, #16]
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	4613      	mov	r3, r2
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4413      	add	r3, r2
 80031e2:	2207      	movs	r2, #7
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	4018      	ands	r0, r3
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	689c      	ldr	r4, [r3, #8]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	4613      	mov	r3, r2
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	4413      	add	r3, r2
 80031fa:	fa04 f303 	lsl.w	r3, r4, r3
 80031fe:	4303      	orrs	r3, r0
 8003200:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2b10      	cmp	r3, #16
 8003208:	d003      	beq.n	8003212 <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800320e:	2b11      	cmp	r3, #17
 8003210:	d132      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a1d      	ldr	r2, [pc, #116]	; (800328c <HAL_ADC_ConfigChannel+0x37c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d125      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d126      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	6812      	ldr	r2, [r2, #0]
 8003232:	6892      	ldr	r2, [r2, #8]
 8003234:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003238:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b10      	cmp	r3, #16
 8003240:	d11a      	bne.n	8003278 <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003242:	4b13      	ldr	r3, [pc, #76]	; (8003290 <HAL_ADC_ConfigChannel+0x380>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a13      	ldr	r2, [pc, #76]	; (8003294 <HAL_ADC_ConfigChannel+0x384>)
 8003248:	fba2 2303 	umull	r2, r3, r2, r3
 800324c:	0c9a      	lsrs	r2, r3, #18
 800324e:	4613      	mov	r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4413      	add	r3, r2
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003258:	e002      	b.n	8003260 <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	3b01      	subs	r3, #1
 800325e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d1f9      	bne.n	800325a <HAL_ADC_ConfigChannel+0x34a>
 8003266:	e007      	b.n	8003278 <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	f043 0220 	orr.w	r2, r3, #32
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003280:	7bfb      	ldrb	r3, [r7, #15]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	bd90      	pop	{r4, r7, pc}
 800328a:	bf00      	nop
 800328c:	40012400 	.word	0x40012400
 8003290:	20000000 	.word	0x20000000
 8003294:	431bde83 	.word	0x431bde83

08003298 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a79      	ldr	r2, [pc, #484]	; (800348c <HAL_ADC_AnalogWDGConfig+0x1f4>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d009      	beq.n	80032c0 <HAL_ADC_AnalogWDGConfig+0x28>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a77      	ldr	r2, [pc, #476]	; (8003490 <HAL_ADC_AnalogWDGConfig+0x1f8>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d004      	beq.n	80032c0 <HAL_ADC_AnalogWDGConfig+0x28>
 80032b6:	f240 7115 	movw	r1, #1813	; 0x715
 80032ba:	4876      	ldr	r0, [pc, #472]	; (8003494 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 80032bc:	f7fe fcfc 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d022      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a72      	ldr	r2, [pc, #456]	; (8003498 <HAL_ADC_AnalogWDGConfig+0x200>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d01d      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a71      	ldr	r2, [pc, #452]	; (800349c <HAL_ADC_AnalogWDGConfig+0x204>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d018      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a6f      	ldr	r2, [pc, #444]	; (80034a0 <HAL_ADC_AnalogWDGConfig+0x208>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032ee:	d00e      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032f8:	d009      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003302:	d004      	beq.n	800330e <HAL_ADC_AnalogWDGConfig+0x76>
 8003304:	f240 7116 	movw	r1, #1814	; 0x716
 8003308:	4862      	ldr	r0, [pc, #392]	; (8003494 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 800330a:	f7fe fcd5 	bl	8001cb8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d008      	beq.n	8003328 <HAL_ADC_AnalogWDGConfig+0x90>
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d004      	beq.n	8003328 <HAL_ADC_AnalogWDGConfig+0x90>
 800331e:	f240 7117 	movw	r1, #1815	; 0x717
 8003322:	485c      	ldr	r0, [pc, #368]	; (8003494 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8003324:	f7fe fcc8 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003330:	d304      	bcc.n	800333c <HAL_ADC_AnalogWDGConfig+0xa4>
 8003332:	f44f 61e3 	mov.w	r1, #1816	; 0x718
 8003336:	4857      	ldr	r0, [pc, #348]	; (8003494 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8003338:	f7fe fcbe 	bl	8001cb8 <assert_failed>
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003344:	d304      	bcc.n	8003350 <HAL_ADC_AnalogWDGConfig+0xb8>
 8003346:	f240 7119 	movw	r1, #1817	; 0x719
 800334a:	4852      	ldr	r0, [pc, #328]	; (8003494 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 800334c:	f7fe fcb4 	bl	8001cb8 <assert_failed>
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a50      	ldr	r2, [pc, #320]	; (8003498 <HAL_ADC_AnalogWDGConfig+0x200>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d009      	beq.n	800336e <HAL_ADC_AnalogWDGConfig+0xd6>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800335e:	4a4f      	ldr	r2, [pc, #316]	; (800349c <HAL_ADC_AnalogWDGConfig+0x204>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d004      	beq.n	800336e <HAL_ADC_AnalogWDGConfig+0xd6>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)  )
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8003368:	4a4d      	ldr	r2, [pc, #308]	; (80034a0 <HAL_ADC_AnalogWDGConfig+0x208>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d14c      	bne.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d048      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d044      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b02      	cmp	r3, #2
 8003384:	d040      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b03      	cmp	r3, #3
 800338c:	d03c      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b04      	cmp	r3, #4
 8003394:	d038      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b05      	cmp	r3, #5
 800339c:	d034      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2b06      	cmp	r3, #6
 80033a4:	d030      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	2b07      	cmp	r3, #7
 80033ac:	d02c      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d028      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b09      	cmp	r3, #9
 80033bc:	d024      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b0a      	cmp	r3, #10
 80033c4:	d020      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b0b      	cmp	r3, #11
 80033cc:	d01c      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b0c      	cmp	r3, #12
 80033d4:	d018      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b0d      	cmp	r3, #13
 80033dc:	d014      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2b0e      	cmp	r3, #14
 80033e4:	d010      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b0f      	cmp	r3, #15
 80033ec:	d00c      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b10      	cmp	r3, #16
 80033f4:	d008      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	2b11      	cmp	r3, #17
 80033fc:	d004      	beq.n	8003408 <HAL_ADC_AnalogWDGConfig+0x170>
 80033fe:	f240 711f 	movw	r1, #1823	; 0x71f
 8003402:	4824      	ldr	r0, [pc, #144]	; (8003494 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8003404:	f7fe fc58 	bl	8001cb8 <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_ADC_AnalogWDGConfig+0x17e>
 8003412:	2302      	movs	r3, #2
 8003414:	e035      	b.n	8003482 <HAL_ADC_AnalogWDGConfig+0x1ea>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d108      	bne.n	8003438 <HAL_ADC_AnalogWDGConfig+0x1a0>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	6852      	ldr	r2, [r2, #4]
 8003430:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	e007      	b.n	8003448 <HAL_ADC_AnalogWDGConfig+0x1b0>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	6852      	ldr	r2, [r2, #4]
 8003442:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003446:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6859      	ldr	r1, [r3, #4]
 8003452:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <HAL_ADC_AnalogWDGConfig+0x20c>)
 8003454:	400b      	ands	r3, r1
 8003456:	6839      	ldr	r1, [r7, #0]
 8003458:	6808      	ldr	r0, [r1, #0]
 800345a:	6839      	ldr	r1, [r7, #0]
 800345c:	6849      	ldr	r1, [r1, #4]
 800345e:	4301      	orrs	r1, r0
 8003460:	430b      	orrs	r3, r1
 8003462:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	68d2      	ldr	r2, [r2, #12]
 800346c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	6912      	ldr	r2, [r2, #16]
 8003476:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40012400 	.word	0x40012400
 8003490:	40012800 	.word	0x40012800
 8003494:	080089f4 	.word	0x080089f4
 8003498:	00800200 	.word	0x00800200
 800349c:	00400200 	.word	0x00400200
 80034a0:	00c00200 	.word	0x00c00200
 80034a4:	ff3ffde0 	.word	0xff3ffde0

080034a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d039      	beq.n	800353a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	6892      	ldr	r2, [r2, #8]
 80034d0:	f042 0201 	orr.w	r2, r2, #1
 80034d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034d6:	4b1b      	ldr	r3, [pc, #108]	; (8003544 <ADC_Enable+0x9c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a1b      	ldr	r2, [pc, #108]	; (8003548 <ADC_Enable+0xa0>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	0c9b      	lsrs	r3, r3, #18
 80034e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034e4:	e002      	b.n	80034ec <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	3b01      	subs	r3, #1
 80034ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f9      	bne.n	80034e6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034f2:	f7ff f881 	bl	80025f8 <HAL_GetTick>
 80034f6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034f8:	e018      	b.n	800352c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034fa:	f7ff f87d 	bl	80025f8 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d911      	bls.n	800352c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350c:	f043 0210 	orr.w	r2, r3, #16
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003518:	f043 0201 	orr.w	r2, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e007      	b.n	800353c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b01      	cmp	r3, #1
 8003538:	d1df      	bne.n	80034fa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	20000000 	.word	0x20000000
 8003548:	431bde83 	.word	0x431bde83

0800354c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b01      	cmp	r3, #1
 8003564:	d127      	bne.n	80035b6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	6812      	ldr	r2, [r2, #0]
 800356e:	6892      	ldr	r2, [r2, #8]
 8003570:	f022 0201 	bic.w	r2, r2, #1
 8003574:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003576:	f7ff f83f 	bl	80025f8 <HAL_GetTick>
 800357a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800357c:	e014      	b.n	80035a8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800357e:	f7ff f83b 	bl	80025f8 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b02      	cmp	r3, #2
 800358a:	d90d      	bls.n	80035a8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003590:	f043 0210 	orr.w	r2, r3, #16
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e007      	b.n	80035b8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d0e3      	beq.n	800357e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3710      	adds	r7, #16
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d127      	bne.n	800362a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035f0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035f4:	d115      	bne.n	8003622 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d111      	bne.n	8003622 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003602:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f7fe f9dc 	bl	80019e0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003628:	e004      	b.n	8003634 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	4798      	blx	r3
}
 8003634:	bf00      	nop
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f7ff fc4e 	bl	8002eec <HAL_ADC_ConvHalfCpltCallback>
}
 8003650:	bf00      	nop
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003676:	f043 0204 	orr.w	r2, r3, #4
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f7ff fc3d 	bl	8002efe <HAL_ADC_ErrorCallback>
}
 8003684:	bf00      	nop
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	bc80      	pop	{r7}
 800369c:	4770      	bx	lr
	...

080036a0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f003 0307 	and.w	r3, r3, #7
 80036ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036b0:	4b0c      	ldr	r3, [pc, #48]	; (80036e4 <NVIC_SetPriorityGrouping+0x44>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036b6:	68ba      	ldr	r2, [r7, #8]
 80036b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036bc:	4013      	ands	r3, r2
 80036be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036d2:	4a04      	ldr	r2, [pc, #16]	; (80036e4 <NVIC_SetPriorityGrouping+0x44>)
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	60d3      	str	r3, [r2, #12]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	e000ed00 	.word	0xe000ed00

080036e8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036ec:	4b04      	ldr	r3, [pc, #16]	; (8003700 <NVIC_GetPriorityGrouping+0x18>)
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	0a1b      	lsrs	r3, r3, #8
 80036f2:	f003 0307 	and.w	r3, r3, #7
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bc80      	pop	{r7}
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	e000ed00 	.word	0xe000ed00

08003704 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	4603      	mov	r3, r0
 800370c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800370e:	4908      	ldr	r1, [pc, #32]	; (8003730 <NVIC_EnableIRQ+0x2c>)
 8003710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003714:	095b      	lsrs	r3, r3, #5
 8003716:	79fa      	ldrb	r2, [r7, #7]
 8003718:	f002 021f 	and.w	r2, r2, #31
 800371c:	2001      	movs	r0, #1
 800371e:	fa00 f202 	lsl.w	r2, r0, r2
 8003722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr
 8003730:	e000e100 	.word	0xe000e100

08003734 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	4603      	mov	r3, r0
 800373c:	6039      	str	r1, [r7, #0]
 800373e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003744:	2b00      	cmp	r3, #0
 8003746:	da0b      	bge.n	8003760 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003748:	490d      	ldr	r1, [pc, #52]	; (8003780 <NVIC_SetPriority+0x4c>)
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	f003 030f 	and.w	r3, r3, #15
 8003750:	3b04      	subs	r3, #4
 8003752:	683a      	ldr	r2, [r7, #0]
 8003754:	b2d2      	uxtb	r2, r2
 8003756:	0112      	lsls	r2, r2, #4
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	440b      	add	r3, r1
 800375c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800375e:	e009      	b.n	8003774 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003760:	4908      	ldr	r1, [pc, #32]	; (8003784 <NVIC_SetPriority+0x50>)
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	b2d2      	uxtb	r2, r2
 800376a:	0112      	lsls	r2, r2, #4
 800376c:	b2d2      	uxtb	r2, r2
 800376e:	440b      	add	r3, r1
 8003770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	e000ed00 	.word	0xe000ed00
 8003784:	e000e100 	.word	0xe000e100

08003788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003788:	b480      	push	{r7}
 800378a:	b089      	sub	sp, #36	; 0x24
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	f1c3 0307 	rsb	r3, r3, #7
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	bf28      	it	cs
 80037a6:	2304      	movcs	r3, #4
 80037a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	3304      	adds	r3, #4
 80037ae:	2b06      	cmp	r3, #6
 80037b0:	d902      	bls.n	80037b8 <NVIC_EncodePriority+0x30>
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3b03      	subs	r3, #3
 80037b6:	e000      	b.n	80037ba <NVIC_EncodePriority+0x32>
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037bc:	2201      	movs	r2, #1
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	1e5a      	subs	r2, r3, #1
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	401a      	ands	r2, r3
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037ce:	2101      	movs	r1, #1
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	fa01 f303 	lsl.w	r3, r1, r3
 80037d6:	1e59      	subs	r1, r3, #1
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037dc:	4313      	orrs	r3, r2
         );
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3724      	adds	r7, #36	; 0x24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr

080037e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3b01      	subs	r3, #1
 80037f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037f8:	d301      	bcc.n	80037fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037fa:	2301      	movs	r3, #1
 80037fc:	e00f      	b.n	800381e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037fe:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <SysTick_Config+0x40>)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	3b01      	subs	r3, #1
 8003804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003806:	210f      	movs	r1, #15
 8003808:	f04f 30ff 	mov.w	r0, #4294967295
 800380c:	f7ff ff92 	bl	8003734 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003810:	4b05      	ldr	r3, [pc, #20]	; (8003828 <SysTick_Config+0x40>)
 8003812:	2200      	movs	r2, #0
 8003814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003816:	4b04      	ldr	r3, [pc, #16]	; (8003828 <SysTick_Config+0x40>)
 8003818:	2207      	movs	r2, #7
 800381a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	e000e010 	.word	0xe000e010

0800382c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b07      	cmp	r3, #7
 8003838:	d00f      	beq.n	800385a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b06      	cmp	r3, #6
 800383e:	d00c      	beq.n	800385a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b05      	cmp	r3, #5
 8003844:	d009      	beq.n	800385a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b04      	cmp	r3, #4
 800384a:	d006      	beq.n	800385a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2b03      	cmp	r3, #3
 8003850:	d003      	beq.n	800385a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003852:	21a2      	movs	r1, #162	; 0xa2
 8003854:	4804      	ldr	r0, [pc, #16]	; (8003868 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003856:	f7fe fa2f 	bl	8001cb8 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f7ff ff20 	bl	80036a0 <NVIC_SetPriorityGrouping>
}
 8003860:	bf00      	nop
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	08008a34 	.word	0x08008a34

0800386c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	4603      	mov	r3, r0
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b0f      	cmp	r3, #15
 8003882:	d903      	bls.n	800388c <HAL_NVIC_SetPriority+0x20>
 8003884:	21ba      	movs	r1, #186	; 0xba
 8003886:	480e      	ldr	r0, [pc, #56]	; (80038c0 <HAL_NVIC_SetPriority+0x54>)
 8003888:	f7fe fa16 	bl	8001cb8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	2b0f      	cmp	r3, #15
 8003890:	d903      	bls.n	800389a <HAL_NVIC_SetPriority+0x2e>
 8003892:	21bb      	movs	r1, #187	; 0xbb
 8003894:	480a      	ldr	r0, [pc, #40]	; (80038c0 <HAL_NVIC_SetPriority+0x54>)
 8003896:	f7fe fa0f 	bl	8001cb8 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800389a:	f7ff ff25 	bl	80036e8 <NVIC_GetPriorityGrouping>
 800389e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	68b9      	ldr	r1, [r7, #8]
 80038a4:	6978      	ldr	r0, [r7, #20]
 80038a6:	f7ff ff6f 	bl	8003788 <NVIC_EncodePriority>
 80038aa:	4602      	mov	r2, r0
 80038ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff ff3e 	bl	8003734 <NVIC_SetPriority>
}
 80038b8:	bf00      	nop
 80038ba:	3718      	adds	r7, #24
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	08008a34 	.word	0x08008a34

080038c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	da03      	bge.n	80038de <HAL_NVIC_EnableIRQ+0x1a>
 80038d6:	21ce      	movs	r1, #206	; 0xce
 80038d8:	4805      	ldr	r0, [pc, #20]	; (80038f0 <HAL_NVIC_EnableIRQ+0x2c>)
 80038da:	f7fe f9ed 	bl	8001cb8 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff ff0e 	bl	8003704 <NVIC_EnableIRQ>
}
 80038e8:	bf00      	nop
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	08008a34 	.word	0x08008a34

080038f4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff ff73 	bl	80037e8 <SysTick_Config>
 8003902:	4603      	mov	r3, r0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b04      	cmp	r3, #4
 8003918:	d007      	beq.n	800392a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d004      	beq.n	800392a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8003920:	f240 11d9 	movw	r1, #473	; 0x1d9
 8003924:	480b      	ldr	r0, [pc, #44]	; (8003954 <HAL_SYSTICK_CLKSourceConfig+0x48>)
 8003926:	f7fe f9c7 	bl	8001cb8 <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b04      	cmp	r3, #4
 800392e:	d106      	bne.n	800393e <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003930:	4a09      	ldr	r2, [pc, #36]	; (8003958 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8003932:	4b09      	ldr	r3, [pc, #36]	; (8003958 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f043 0304 	orr.w	r3, r3, #4
 800393a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800393c:	e005      	b.n	800394a <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800393e:	4a06      	ldr	r2, [pc, #24]	; (8003958 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8003940:	4b05      	ldr	r3, [pc, #20]	; (8003958 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f023 0304 	bic.w	r3, r3, #4
 8003948:	6013      	str	r3, [r2, #0]
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	08008a34 	.word	0x08008a34
 8003958:	e000e010 	.word	0xe000e010

0800395c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003960:	f000 f802 	bl	8003968 <HAL_SYSTICK_Callback>
}
 8003964:	bf00      	nop
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800396c:	bf00      	nop
 800396e:	46bd      	mov	sp, r7
 8003970:	bc80      	pop	{r7}
 8003972:	4770      	bx	lr

08003974 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e0e6      	b.n	8003b58 <HAL_DMA_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a74      	ldr	r2, [pc, #464]	; (8003b60 <HAL_DMA_Init+0x1ec>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d021      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a72      	ldr	r2, [pc, #456]	; (8003b64 <HAL_DMA_Init+0x1f0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d01c      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a71      	ldr	r2, [pc, #452]	; (8003b68 <HAL_DMA_Init+0x1f4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d017      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a6f      	ldr	r2, [pc, #444]	; (8003b6c <HAL_DMA_Init+0x1f8>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d012      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a6e      	ldr	r2, [pc, #440]	; (8003b70 <HAL_DMA_Init+0x1fc>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d00d      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a6c      	ldr	r2, [pc, #432]	; (8003b74 <HAL_DMA_Init+0x200>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d008      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a6b      	ldr	r2, [pc, #428]	; (8003b78 <HAL_DMA_Init+0x204>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d003      	beq.n	80039d8 <HAL_DMA_Init+0x64>
 80039d0:	21aa      	movs	r1, #170	; 0xaa
 80039d2:	486a      	ldr	r0, [pc, #424]	; (8003b7c <HAL_DMA_Init+0x208>)
 80039d4:	f7fe f970 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00c      	beq.n	80039fa <HAL_DMA_Init+0x86>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b10      	cmp	r3, #16
 80039e6:	d008      	beq.n	80039fa <HAL_DMA_Init+0x86>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039f0:	d003      	beq.n	80039fa <HAL_DMA_Init+0x86>
 80039f2:	21ab      	movs	r1, #171	; 0xab
 80039f4:	4861      	ldr	r0, [pc, #388]	; (8003b7c <HAL_DMA_Init+0x208>)
 80039f6:	f7fe f95f 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2b40      	cmp	r3, #64	; 0x40
 8003a00:	d007      	beq.n	8003a12 <HAL_DMA_Init+0x9e>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_DMA_Init+0x9e>
 8003a0a:	21ac      	movs	r1, #172	; 0xac
 8003a0c:	485b      	ldr	r0, [pc, #364]	; (8003b7c <HAL_DMA_Init+0x208>)
 8003a0e:	f7fe f953 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	2b80      	cmp	r3, #128	; 0x80
 8003a18:	d007      	beq.n	8003a2a <HAL_DMA_Init+0xb6>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_DMA_Init+0xb6>
 8003a22:	21ad      	movs	r1, #173	; 0xad
 8003a24:	4855      	ldr	r0, [pc, #340]	; (8003b7c <HAL_DMA_Init+0x208>)
 8003a26:	f7fe f947 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00d      	beq.n	8003a4e <HAL_DMA_Init+0xda>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	691b      	ldr	r3, [r3, #16]
 8003a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a3a:	d008      	beq.n	8003a4e <HAL_DMA_Init+0xda>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a44:	d003      	beq.n	8003a4e <HAL_DMA_Init+0xda>
 8003a46:	21ae      	movs	r1, #174	; 0xae
 8003a48:	484c      	ldr	r0, [pc, #304]	; (8003b7c <HAL_DMA_Init+0x208>)
 8003a4a:	f7fe f935 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00d      	beq.n	8003a72 <HAL_DMA_Init+0xfe>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a5e:	d008      	beq.n	8003a72 <HAL_DMA_Init+0xfe>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a68:	d003      	beq.n	8003a72 <HAL_DMA_Init+0xfe>
 8003a6a:	21af      	movs	r1, #175	; 0xaf
 8003a6c:	4843      	ldr	r0, [pc, #268]	; (8003b7c <HAL_DMA_Init+0x208>)
 8003a6e:	f7fe f923 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <HAL_DMA_Init+0x116>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	2b20      	cmp	r3, #32
 8003a80:	d003      	beq.n	8003a8a <HAL_DMA_Init+0x116>
 8003a82:	21b0      	movs	r1, #176	; 0xb0
 8003a84:	483d      	ldr	r0, [pc, #244]	; (8003b7c <HAL_DMA_Init+0x208>)
 8003a86:	f7fe f917 	bl	8001cb8 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d012      	beq.n	8003ab8 <HAL_DMA_Init+0x144>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a9a:	d00d      	beq.n	8003ab8 <HAL_DMA_Init+0x144>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	69db      	ldr	r3, [r3, #28]
 8003aa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aa4:	d008      	beq.n	8003ab8 <HAL_DMA_Init+0x144>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003aae:	d003      	beq.n	8003ab8 <HAL_DMA_Init+0x144>
 8003ab0:	21b1      	movs	r1, #177	; 0xb1
 8003ab2:	4832      	ldr	r0, [pc, #200]	; (8003b7c <HAL_DMA_Init+0x208>)
 8003ab4:	f7fe f900 	bl	8001cb8 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	461a      	mov	r2, r3
 8003abe:	4b30      	ldr	r3, [pc, #192]	; (8003b80 <HAL_DMA_Init+0x20c>)
 8003ac0:	4413      	add	r3, r2
 8003ac2:	4a30      	ldr	r2, [pc, #192]	; (8003b84 <HAL_DMA_Init+0x210>)
 8003ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac8:	091b      	lsrs	r3, r3, #4
 8003aca:	009a      	lsls	r2, r3, #2
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a2d      	ldr	r2, [pc, #180]	; (8003b88 <HAL_DMA_Init+0x214>)
 8003ad4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2202      	movs	r2, #2
 8003ada:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003aec:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003af0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003afa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	69db      	ldr	r3, [r3, #28]
 8003b18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3710      	adds	r7, #16
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	40020008 	.word	0x40020008
 8003b64:	4002001c 	.word	0x4002001c
 8003b68:	40020030 	.word	0x40020030
 8003b6c:	40020044 	.word	0x40020044
 8003b70:	40020058 	.word	0x40020058
 8003b74:	4002006c 	.word	0x4002006c
 8003b78:	40020080 	.word	0x40020080
 8003b7c:	08008a78 	.word	0x08008a78
 8003b80:	bffdfff8 	.word	0xbffdfff8
 8003b84:	cccccccd 	.word	0xcccccccd
 8003b88:	40020000 	.word	0x40020000

08003b8c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
 8003b98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_DMA_Start_IT+0x20>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003baa:	d304      	bcc.n	8003bb6 <HAL_DMA_Start_IT+0x2a>
 8003bac:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8003bb0:	482c      	ldr	r0, [pc, #176]	; (8003c64 <HAL_DMA_Start_IT+0xd8>)
 8003bb2:	f7fe f881 	bl	8001cb8 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d101      	bne.n	8003bc4 <HAL_DMA_Start_IT+0x38>
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	e04a      	b.n	8003c5a <HAL_DMA_Start_IT+0xce>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d13a      	bne.n	8003c4c <HAL_DMA_Start_IT+0xc0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2202      	movs	r2, #2
 8003bda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68fa      	ldr	r2, [r7, #12]
 8003bea:	6812      	ldr	r2, [r2, #0]
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	f022 0201 	bic.w	r2, r2, #1
 8003bf2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	68b9      	ldr	r1, [r7, #8]
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f000 f9ee 	bl	8003fdc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d008      	beq.n	8003c1a <HAL_DMA_Start_IT+0x8e>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	6812      	ldr	r2, [r2, #0]
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	f042 020e 	orr.w	r2, r2, #14
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	e00f      	b.n	8003c3a <HAL_DMA_Start_IT+0xae>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	6812      	ldr	r2, [r2, #0]
 8003c22:	6812      	ldr	r2, [r2, #0]
 8003c24:	f022 0204 	bic.w	r2, r2, #4
 8003c28:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	6812      	ldr	r2, [r2, #0]
 8003c32:	6812      	ldr	r2, [r2, #0]
 8003c34:	f042 020a 	orr.w	r2, r2, #10
 8003c38:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	6812      	ldr	r2, [r2, #0]
 8003c42:	6812      	ldr	r2, [r2, #0]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	e005      	b.n	8003c58 <HAL_DMA_Start_IT+0xcc>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c54:	2302      	movs	r3, #2
 8003c56:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3718      	adds	r7, #24
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	08008a78 	.word	0x08008a78

08003c68 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6812      	ldr	r2, [r2, #0]
 8003c7c:	6812      	ldr	r2, [r2, #0]
 8003c7e:	f022 020e 	bic.w	r2, r2, #14
 8003c82:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6812      	ldr	r2, [r2, #0]
 8003c8c:	6812      	ldr	r2, [r2, #0]
 8003c8e:	f022 0201 	bic.w	r2, r2, #1
 8003c92:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	fa01 f202 	lsl.w	r2, r1, r2
 8003ca2:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3714      	adds	r7, #20
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bc80      	pop	{r7}
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d005      	beq.n	8003ce2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2204      	movs	r2, #4
 8003cda:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
 8003ce0:	e057      	b.n	8003d92 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	687a      	ldr	r2, [r7, #4]
 8003ce8:	6812      	ldr	r2, [r2, #0]
 8003cea:	6812      	ldr	r2, [r2, #0]
 8003cec:	f022 020e 	bic.w	r2, r2, #14
 8003cf0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6812      	ldr	r2, [r2, #0]
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	f022 0201 	bic.w	r2, r2, #1
 8003d00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003d02:	4a26      	ldr	r2, [pc, #152]	; (8003d9c <HAL_DMA_Abort_IT+0xdc>)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4619      	mov	r1, r3
 8003d0a:	4b25      	ldr	r3, [pc, #148]	; (8003da0 <HAL_DMA_Abort_IT+0xe0>)
 8003d0c:	4299      	cmp	r1, r3
 8003d0e:	d02e      	beq.n	8003d6e <HAL_DMA_Abort_IT+0xae>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4619      	mov	r1, r3
 8003d16:	4b23      	ldr	r3, [pc, #140]	; (8003da4 <HAL_DMA_Abort_IT+0xe4>)
 8003d18:	4299      	cmp	r1, r3
 8003d1a:	d026      	beq.n	8003d6a <HAL_DMA_Abort_IT+0xaa>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4619      	mov	r1, r3
 8003d22:	4b21      	ldr	r3, [pc, #132]	; (8003da8 <HAL_DMA_Abort_IT+0xe8>)
 8003d24:	4299      	cmp	r1, r3
 8003d26:	d01d      	beq.n	8003d64 <HAL_DMA_Abort_IT+0xa4>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4b1f      	ldr	r3, [pc, #124]	; (8003dac <HAL_DMA_Abort_IT+0xec>)
 8003d30:	4299      	cmp	r1, r3
 8003d32:	d014      	beq.n	8003d5e <HAL_DMA_Abort_IT+0x9e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4b1d      	ldr	r3, [pc, #116]	; (8003db0 <HAL_DMA_Abort_IT+0xf0>)
 8003d3c:	4299      	cmp	r1, r3
 8003d3e:	d00b      	beq.n	8003d58 <HAL_DMA_Abort_IT+0x98>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4619      	mov	r1, r3
 8003d46:	4b1b      	ldr	r3, [pc, #108]	; (8003db4 <HAL_DMA_Abort_IT+0xf4>)
 8003d48:	4299      	cmp	r1, r3
 8003d4a:	d102      	bne.n	8003d52 <HAL_DMA_Abort_IT+0x92>
 8003d4c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d50:	e00e      	b.n	8003d70 <HAL_DMA_Abort_IT+0xb0>
 8003d52:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d56:	e00b      	b.n	8003d70 <HAL_DMA_Abort_IT+0xb0>
 8003d58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d5c:	e008      	b.n	8003d70 <HAL_DMA_Abort_IT+0xb0>
 8003d5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d62:	e005      	b.n	8003d70 <HAL_DMA_Abort_IT+0xb0>
 8003d64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d68:	e002      	b.n	8003d70 <HAL_DMA_Abort_IT+0xb0>
 8003d6a:	2310      	movs	r3, #16
 8003d6c:	e000      	b.n	8003d70 <HAL_DMA_Abort_IT+0xb0>
 8003d6e:	2301      	movs	r3, #1
 8003d70:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2201      	movs	r2, #1
 8003d76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d003      	beq.n	8003d92 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	4798      	blx	r3
    } 
  }
  return status;
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40020000 	.word	0x40020000
 8003da0:	40020008 	.word	0x40020008
 8003da4:	4002001c 	.word	0x4002001c
 8003da8:	40020030 	.word	0x40020030
 8003dac:	40020044 	.word	0x40020044
 8003db0:	40020058 	.word	0x40020058
 8003db4:	4002006c 	.word	0x4002006c

08003db8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd4:	2204      	movs	r2, #4
 8003dd6:	409a      	lsls	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d055      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd4>
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	f003 0304 	and.w	r3, r3, #4
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d050      	beq.n	8003e8c <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0320 	and.w	r3, r3, #32
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d107      	bne.n	8003e08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6812      	ldr	r2, [r2, #0]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	f022 0204 	bic.w	r2, r2, #4
 8003e06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003e08:	4a6d      	ldr	r2, [pc, #436]	; (8003fc0 <HAL_DMA_IRQHandler+0x208>)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4619      	mov	r1, r3
 8003e10:	4b6c      	ldr	r3, [pc, #432]	; (8003fc4 <HAL_DMA_IRQHandler+0x20c>)
 8003e12:	4299      	cmp	r1, r3
 8003e14:	d02e      	beq.n	8003e74 <HAL_DMA_IRQHandler+0xbc>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	4b6a      	ldr	r3, [pc, #424]	; (8003fc8 <HAL_DMA_IRQHandler+0x210>)
 8003e1e:	4299      	cmp	r1, r3
 8003e20:	d026      	beq.n	8003e70 <HAL_DMA_IRQHandler+0xb8>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4619      	mov	r1, r3
 8003e28:	4b68      	ldr	r3, [pc, #416]	; (8003fcc <HAL_DMA_IRQHandler+0x214>)
 8003e2a:	4299      	cmp	r1, r3
 8003e2c:	d01d      	beq.n	8003e6a <HAL_DMA_IRQHandler+0xb2>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4619      	mov	r1, r3
 8003e34:	4b66      	ldr	r3, [pc, #408]	; (8003fd0 <HAL_DMA_IRQHandler+0x218>)
 8003e36:	4299      	cmp	r1, r3
 8003e38:	d014      	beq.n	8003e64 <HAL_DMA_IRQHandler+0xac>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4b64      	ldr	r3, [pc, #400]	; (8003fd4 <HAL_DMA_IRQHandler+0x21c>)
 8003e42:	4299      	cmp	r1, r3
 8003e44:	d00b      	beq.n	8003e5e <HAL_DMA_IRQHandler+0xa6>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	4b62      	ldr	r3, [pc, #392]	; (8003fd8 <HAL_DMA_IRQHandler+0x220>)
 8003e4e:	4299      	cmp	r1, r3
 8003e50:	d102      	bne.n	8003e58 <HAL_DMA_IRQHandler+0xa0>
 8003e52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003e56:	e00e      	b.n	8003e76 <HAL_DMA_IRQHandler+0xbe>
 8003e58:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003e5c:	e00b      	b.n	8003e76 <HAL_DMA_IRQHandler+0xbe>
 8003e5e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003e62:	e008      	b.n	8003e76 <HAL_DMA_IRQHandler+0xbe>
 8003e64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003e68:	e005      	b.n	8003e76 <HAL_DMA_IRQHandler+0xbe>
 8003e6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e6e:	e002      	b.n	8003e76 <HAL_DMA_IRQHandler+0xbe>
 8003e70:	2340      	movs	r3, #64	; 0x40
 8003e72:	e000      	b.n	8003e76 <HAL_DMA_IRQHandler+0xbe>
 8003e74:	2304      	movs	r3, #4
 8003e76:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 809a 	beq.w	8003fb6 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003e8a:	e094      	b.n	8003fb6 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e90:	2202      	movs	r2, #2
 8003e92:	409a      	lsls	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	4013      	ands	r3, r2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d05c      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x19e>
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d057      	beq.n	8003f56 <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0320 	and.w	r3, r3, #32
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10b      	bne.n	8003ecc <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	6812      	ldr	r2, [r2, #0]
 8003ebe:	f022 020a 	bic.w	r2, r2, #10
 8003ec2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003ecc:	4a3c      	ldr	r2, [pc, #240]	; (8003fc0 <HAL_DMA_IRQHandler+0x208>)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4b3b      	ldr	r3, [pc, #236]	; (8003fc4 <HAL_DMA_IRQHandler+0x20c>)
 8003ed6:	4299      	cmp	r1, r3
 8003ed8:	d02e      	beq.n	8003f38 <HAL_DMA_IRQHandler+0x180>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4b39      	ldr	r3, [pc, #228]	; (8003fc8 <HAL_DMA_IRQHandler+0x210>)
 8003ee2:	4299      	cmp	r1, r3
 8003ee4:	d026      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x17c>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4619      	mov	r1, r3
 8003eec:	4b37      	ldr	r3, [pc, #220]	; (8003fcc <HAL_DMA_IRQHandler+0x214>)
 8003eee:	4299      	cmp	r1, r3
 8003ef0:	d01d      	beq.n	8003f2e <HAL_DMA_IRQHandler+0x176>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	4b35      	ldr	r3, [pc, #212]	; (8003fd0 <HAL_DMA_IRQHandler+0x218>)
 8003efa:	4299      	cmp	r1, r3
 8003efc:	d014      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x170>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4619      	mov	r1, r3
 8003f04:	4b33      	ldr	r3, [pc, #204]	; (8003fd4 <HAL_DMA_IRQHandler+0x21c>)
 8003f06:	4299      	cmp	r1, r3
 8003f08:	d00b      	beq.n	8003f22 <HAL_DMA_IRQHandler+0x16a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4619      	mov	r1, r3
 8003f10:	4b31      	ldr	r3, [pc, #196]	; (8003fd8 <HAL_DMA_IRQHandler+0x220>)
 8003f12:	4299      	cmp	r1, r3
 8003f14:	d102      	bne.n	8003f1c <HAL_DMA_IRQHandler+0x164>
 8003f16:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003f1a:	e00e      	b.n	8003f3a <HAL_DMA_IRQHandler+0x182>
 8003f1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f20:	e00b      	b.n	8003f3a <HAL_DMA_IRQHandler+0x182>
 8003f22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f26:	e008      	b.n	8003f3a <HAL_DMA_IRQHandler+0x182>
 8003f28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f2c:	e005      	b.n	8003f3a <HAL_DMA_IRQHandler+0x182>
 8003f2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f32:	e002      	b.n	8003f3a <HAL_DMA_IRQHandler+0x182>
 8003f34:	2320      	movs	r3, #32
 8003f36:	e000      	b.n	8003f3a <HAL_DMA_IRQHandler+0x182>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d034      	beq.n	8003fb6 <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f50:	6878      	ldr	r0, [r7, #4]
 8003f52:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003f54:	e02f      	b.n	8003fb6 <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	2208      	movs	r2, #8
 8003f5c:	409a      	lsls	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	4013      	ands	r3, r2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d028      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x200>
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	f003 0308 	and.w	r3, r3, #8
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d023      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	6812      	ldr	r2, [r2, #0]
 8003f7a:	f022 020e 	bic.w	r2, r2, #14
 8003f7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f88:	2101      	movs	r1, #1
 8003f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f8e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d004      	beq.n	8003fb8 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	4798      	blx	r3
    }
  }
  return;
 8003fb6:	bf00      	nop
 8003fb8:	bf00      	nop
}
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	40020000 	.word	0x40020000
 8003fc4:	40020008 	.word	0x40020008
 8003fc8:	4002001c 	.word	0x4002001c
 8003fcc:	40020030 	.word	0x40020030
 8003fd0:	40020044 	.word	0x40020044
 8003fd4:	40020058 	.word	0x40020058
 8003fd8:	4002006c 	.word	0x4002006c

08003fdc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
 8003fe8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ff2:	2101      	movs	r1, #1
 8003ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8003ff8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	683a      	ldr	r2, [r7, #0]
 8004000:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	2b10      	cmp	r3, #16
 8004008:	d108      	bne.n	800401c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800401a:	e007      	b.n	800402c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	60da      	str	r2, [r3, #12]
}
 800402c:	bf00      	nop
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	bc80      	pop	{r7}
 8004034:	4770      	bx	lr
	...

08004038 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b08a      	sub	sp, #40	; 0x28
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004042:	2300      	movs	r3, #0
 8004044:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8004046:	2300      	movs	r3, #0
 8004048:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800404a:	2300      	movs	r3, #0
 800404c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 800404e:	2300      	movs	r3, #0
 8004050:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8004052:	2300      	movs	r3, #0
 8004054:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a98      	ldr	r2, [pc, #608]	; (80042bc <HAL_GPIO_Init+0x284>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d013      	beq.n	8004086 <HAL_GPIO_Init+0x4e>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a97      	ldr	r2, [pc, #604]	; (80042c0 <HAL_GPIO_Init+0x288>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d00f      	beq.n	8004086 <HAL_GPIO_Init+0x4e>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a96      	ldr	r2, [pc, #600]	; (80042c4 <HAL_GPIO_Init+0x28c>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00b      	beq.n	8004086 <HAL_GPIO_Init+0x4e>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a95      	ldr	r2, [pc, #596]	; (80042c8 <HAL_GPIO_Init+0x290>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <HAL_GPIO_Init+0x4e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a94      	ldr	r2, [pc, #592]	; (80042cc <HAL_GPIO_Init+0x294>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d003      	beq.n	8004086 <HAL_GPIO_Init+0x4e>
 800407e:	21cd      	movs	r1, #205	; 0xcd
 8004080:	4893      	ldr	r0, [pc, #588]	; (80042d0 <HAL_GPIO_Init+0x298>)
 8004082:	f7fd fe19 	bl	8001cb8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	2b00      	cmp	r3, #0
 800408e:	d005      	beq.n	800409c <HAL_GPIO_Init+0x64>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	0c1b      	lsrs	r3, r3, #16
 8004096:	041b      	lsls	r3, r3, #16
 8004098:	2b00      	cmp	r3, #0
 800409a:	d003      	beq.n	80040a4 <HAL_GPIO_Init+0x6c>
 800409c:	21ce      	movs	r1, #206	; 0xce
 800409e:	488c      	ldr	r0, [pc, #560]	; (80042d0 <HAL_GPIO_Init+0x298>)
 80040a0:	f7fd fe0a 	bl	8001cb8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d035      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d031      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2b11      	cmp	r3, #17
 80040ba:	d02d      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d029      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b12      	cmp	r3, #18
 80040ca:	d025      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4a80      	ldr	r2, [pc, #512]	; (80042d4 <HAL_GPIO_Init+0x29c>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d020      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	4a7f      	ldr	r2, [pc, #508]	; (80042d8 <HAL_GPIO_Init+0x2a0>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d01b      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	4a7d      	ldr	r2, [pc, #500]	; (80042dc <HAL_GPIO_Init+0x2a4>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d016      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	4a7c      	ldr	r2, [pc, #496]	; (80042e0 <HAL_GPIO_Init+0x2a8>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d011      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	4a7a      	ldr	r2, [pc, #488]	; (80042e4 <HAL_GPIO_Init+0x2ac>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d00c      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	4a79      	ldr	r2, [pc, #484]	; (80042e8 <HAL_GPIO_Init+0x2b0>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d007      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b03      	cmp	r3, #3
 800410e:	d003      	beq.n	8004118 <HAL_GPIO_Init+0xe0>
 8004110:	21cf      	movs	r1, #207	; 0xcf
 8004112:	486f      	ldr	r0, [pc, #444]	; (80042d0 <HAL_GPIO_Init+0x298>)
 8004114:	f7fd fdd0 	bl	8001cb8 <assert_failed>

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8004118:	2300      	movs	r3, #0
 800411a:	627b      	str	r3, [r7, #36]	; 0x24
 800411c:	e1aa      	b.n	8004474 <HAL_GPIO_Init+0x43c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 800411e:	2201      	movs	r2, #1
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	4013      	ands	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	429a      	cmp	r2, r3
 8004138:	f040 8199 	bne.w	800446e <HAL_GPIO_Init+0x436>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a5f      	ldr	r2, [pc, #380]	; (80042bc <HAL_GPIO_Init+0x284>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d013      	beq.n	800416c <HAL_GPIO_Init+0x134>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a5e      	ldr	r2, [pc, #376]	; (80042c0 <HAL_GPIO_Init+0x288>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d00f      	beq.n	800416c <HAL_GPIO_Init+0x134>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a5d      	ldr	r2, [pc, #372]	; (80042c4 <HAL_GPIO_Init+0x28c>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d00b      	beq.n	800416c <HAL_GPIO_Init+0x134>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a5c      	ldr	r2, [pc, #368]	; (80042c8 <HAL_GPIO_Init+0x290>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d007      	beq.n	800416c <HAL_GPIO_Init+0x134>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a5b      	ldr	r2, [pc, #364]	; (80042cc <HAL_GPIO_Init+0x294>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d003      	beq.n	800416c <HAL_GPIO_Init+0x134>
 8004164:	21dd      	movs	r1, #221	; 0xdd
 8004166:	485a      	ldr	r0, [pc, #360]	; (80042d0 <HAL_GPIO_Init+0x298>)
 8004168:	f7fd fda6 	bl	8001cb8 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	2b12      	cmp	r3, #18
 8004172:	d065      	beq.n	8004240 <HAL_GPIO_Init+0x208>
 8004174:	2b12      	cmp	r3, #18
 8004176:	d80e      	bhi.n	8004196 <HAL_GPIO_Init+0x15e>
 8004178:	2b02      	cmp	r3, #2
 800417a:	d04c      	beq.n	8004216 <HAL_GPIO_Init+0x1de>
 800417c:	2b02      	cmp	r3, #2
 800417e:	d804      	bhi.n	800418a <HAL_GPIO_Init+0x152>
 8004180:	2b00      	cmp	r3, #0
 8004182:	d072      	beq.n	800426a <HAL_GPIO_Init+0x232>
 8004184:	2b01      	cmp	r3, #1
 8004186:	d01d      	beq.n	80041c4 <HAL_GPIO_Init+0x18c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004188:	e0b3      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
      switch (GPIO_Init->Mode)
 800418a:	2b03      	cmp	r3, #3
 800418c:	f000 80ae 	beq.w	80042ec <HAL_GPIO_Init+0x2b4>
 8004190:	2b11      	cmp	r3, #17
 8004192:	d02b      	beq.n	80041ec <HAL_GPIO_Init+0x1b4>
          break;
 8004194:	e0ad      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
      switch (GPIO_Init->Mode)
 8004196:	4a50      	ldr	r2, [pc, #320]	; (80042d8 <HAL_GPIO_Init+0x2a0>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d066      	beq.n	800426a <HAL_GPIO_Init+0x232>
 800419c:	4a4e      	ldr	r2, [pc, #312]	; (80042d8 <HAL_GPIO_Init+0x2a0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d806      	bhi.n	80041b0 <HAL_GPIO_Init+0x178>
 80041a2:	4a4c      	ldr	r2, [pc, #304]	; (80042d4 <HAL_GPIO_Init+0x29c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d060      	beq.n	800426a <HAL_GPIO_Init+0x232>
 80041a8:	4a4d      	ldr	r2, [pc, #308]	; (80042e0 <HAL_GPIO_Init+0x2a8>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d05d      	beq.n	800426a <HAL_GPIO_Init+0x232>
          break;
 80041ae:	e0a0      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
      switch (GPIO_Init->Mode)
 80041b0:	4a4a      	ldr	r2, [pc, #296]	; (80042dc <HAL_GPIO_Init+0x2a4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d059      	beq.n	800426a <HAL_GPIO_Init+0x232>
 80041b6:	4a4c      	ldr	r2, [pc, #304]	; (80042e8 <HAL_GPIO_Init+0x2b0>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d056      	beq.n	800426a <HAL_GPIO_Init+0x232>
 80041bc:	4a49      	ldr	r2, [pc, #292]	; (80042e4 <HAL_GPIO_Init+0x2ac>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d053      	beq.n	800426a <HAL_GPIO_Init+0x232>
          break;
 80041c2:	e096      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d00b      	beq.n	80041e4 <HAL_GPIO_Init+0x1ac>
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d007      	beq.n	80041e4 <HAL_GPIO_Init+0x1ac>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d003      	beq.n	80041e4 <HAL_GPIO_Init+0x1ac>
 80041dc:	21e5      	movs	r1, #229	; 0xe5
 80041de:	483c      	ldr	r0, [pc, #240]	; (80042d0 <HAL_GPIO_Init+0x298>)
 80041e0:	f7fd fd6a 	bl	8001cb8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	623b      	str	r3, [r7, #32]
          break;
 80041ea:	e082      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d00b      	beq.n	800420c <HAL_GPIO_Init+0x1d4>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d007      	beq.n	800420c <HAL_GPIO_Init+0x1d4>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	2b03      	cmp	r3, #3
 8004202:	d003      	beq.n	800420c <HAL_GPIO_Init+0x1d4>
 8004204:	21ec      	movs	r1, #236	; 0xec
 8004206:	4832      	ldr	r0, [pc, #200]	; (80042d0 <HAL_GPIO_Init+0x298>)
 8004208:	f7fd fd56 	bl	8001cb8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	3304      	adds	r3, #4
 8004212:	623b      	str	r3, [r7, #32]
          break;
 8004214:	e06d      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	2b02      	cmp	r3, #2
 800421c:	d00b      	beq.n	8004236 <HAL_GPIO_Init+0x1fe>
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d007      	beq.n	8004236 <HAL_GPIO_Init+0x1fe>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	2b03      	cmp	r3, #3
 800422c:	d003      	beq.n	8004236 <HAL_GPIO_Init+0x1fe>
 800422e:	21f3      	movs	r1, #243	; 0xf3
 8004230:	4827      	ldr	r0, [pc, #156]	; (80042d0 <HAL_GPIO_Init+0x298>)
 8004232:	f7fd fd41 	bl	8001cb8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	3308      	adds	r3, #8
 800423c:	623b      	str	r3, [r7, #32]
          break;
 800423e:	e058      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	2b02      	cmp	r3, #2
 8004246:	d00b      	beq.n	8004260 <HAL_GPIO_Init+0x228>
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d007      	beq.n	8004260 <HAL_GPIO_Init+0x228>
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d003      	beq.n	8004260 <HAL_GPIO_Init+0x228>
 8004258:	21fa      	movs	r1, #250	; 0xfa
 800425a:	481d      	ldr	r0, [pc, #116]	; (80042d0 <HAL_GPIO_Init+0x298>)
 800425c:	f7fd fd2c 	bl	8001cb8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	330c      	adds	r3, #12
 8004266:	623b      	str	r3, [r7, #32]
          break;
 8004268:	e043      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00c      	beq.n	800428c <HAL_GPIO_Init+0x254>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d008      	beq.n	800428c <HAL_GPIO_Init+0x254>
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	2b02      	cmp	r3, #2
 8004280:	d004      	beq.n	800428c <HAL_GPIO_Init+0x254>
 8004282:	f240 1107 	movw	r1, #263	; 0x107
 8004286:	4812      	ldr	r0, [pc, #72]	; (80042d0 <HAL_GPIO_Init+0x298>)
 8004288:	f7fd fd16 	bl	8001cb8 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d102      	bne.n	800429a <HAL_GPIO_Init+0x262>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004294:	2304      	movs	r3, #4
 8004296:	623b      	str	r3, [r7, #32]
          break;
 8004298:	e02b      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d105      	bne.n	80042ae <HAL_GPIO_Init+0x276>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80042a2:	2308      	movs	r3, #8
 80042a4:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69fa      	ldr	r2, [r7, #28]
 80042aa:	611a      	str	r2, [r3, #16]
          break;
 80042ac:	e021      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80042ae:	2308      	movs	r3, #8
 80042b0:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69fa      	ldr	r2, [r7, #28]
 80042b6:	615a      	str	r2, [r3, #20]
          break;
 80042b8:	e01b      	b.n	80042f2 <HAL_GPIO_Init+0x2ba>
 80042ba:	bf00      	nop
 80042bc:	40010800 	.word	0x40010800
 80042c0:	40010c00 	.word	0x40010c00
 80042c4:	40011000 	.word	0x40011000
 80042c8:	40011400 	.word	0x40011400
 80042cc:	40011800 	.word	0x40011800
 80042d0:	08008ab8 	.word	0x08008ab8
 80042d4:	10110000 	.word	0x10110000
 80042d8:	10210000 	.word	0x10210000
 80042dc:	10310000 	.word	0x10310000
 80042e0:	10120000 	.word	0x10120000
 80042e4:	10220000 	.word	0x10220000
 80042e8:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80042ec:	2300      	movs	r3, #0
 80042ee:	623b      	str	r3, [r7, #32]
          break;
 80042f0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	2bff      	cmp	r3, #255	; 0xff
 80042f6:	d801      	bhi.n	80042fc <HAL_GPIO_Init+0x2c4>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	e001      	b.n	8004300 <HAL_GPIO_Init+0x2c8>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3304      	adds	r3, #4
 8004300:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	2bff      	cmp	r3, #255	; 0xff
 8004306:	d802      	bhi.n	800430e <HAL_GPIO_Init+0x2d6>
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	e002      	b.n	8004314 <HAL_GPIO_Init+0x2dc>
 800430e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004310:	3b08      	subs	r3, #8
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	210f      	movs	r1, #15
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	401a      	ands	r2, r3
 8004326:	6a39      	ldr	r1, [r7, #32]
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	fa01 f303 	lsl.w	r3, r1, r3
 800432e:	431a      	orrs	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	f000 8096 	beq.w	800446e <HAL_GPIO_Init+0x436>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004342:	4a50      	ldr	r2, [pc, #320]	; (8004484 <HAL_GPIO_Init+0x44c>)
 8004344:	4b4f      	ldr	r3, [pc, #316]	; (8004484 <HAL_GPIO_Init+0x44c>)
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	f043 0301 	orr.w	r3, r3, #1
 800434c:	6193      	str	r3, [r2, #24]
 800434e:	4b4d      	ldr	r3, [pc, #308]	; (8004484 <HAL_GPIO_Init+0x44c>)
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	60bb      	str	r3, [r7, #8]
 8004358:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 800435a:	4a4b      	ldr	r2, [pc, #300]	; (8004488 <HAL_GPIO_Init+0x450>)
 800435c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435e:	089b      	lsrs	r3, r3, #2
 8004360:	3302      	adds	r3, #2
 8004362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004366:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8004368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436a:	f003 0303 	and.w	r3, r3, #3
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	220f      	movs	r2, #15
 8004372:	fa02 f303 	lsl.w	r3, r2, r3
 8004376:	43db      	mvns	r3, r3
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	4013      	ands	r3, r2
 800437c:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a42      	ldr	r2, [pc, #264]	; (800448c <HAL_GPIO_Init+0x454>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d013      	beq.n	80043ae <HAL_GPIO_Init+0x376>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a41      	ldr	r2, [pc, #260]	; (8004490 <HAL_GPIO_Init+0x458>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00d      	beq.n	80043aa <HAL_GPIO_Init+0x372>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a40      	ldr	r2, [pc, #256]	; (8004494 <HAL_GPIO_Init+0x45c>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d007      	beq.n	80043a6 <HAL_GPIO_Init+0x36e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a3f      	ldr	r2, [pc, #252]	; (8004498 <HAL_GPIO_Init+0x460>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d101      	bne.n	80043a2 <HAL_GPIO_Init+0x36a>
 800439e:	2303      	movs	r3, #3
 80043a0:	e006      	b.n	80043b0 <HAL_GPIO_Init+0x378>
 80043a2:	2304      	movs	r3, #4
 80043a4:	e004      	b.n	80043b0 <HAL_GPIO_Init+0x378>
 80043a6:	2302      	movs	r3, #2
 80043a8:	e002      	b.n	80043b0 <HAL_GPIO_Init+0x378>
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <HAL_GPIO_Init+0x378>
 80043ae:	2300      	movs	r3, #0
 80043b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b2:	f002 0203 	and.w	r2, r2, #3
 80043b6:	0092      	lsls	r2, r2, #2
 80043b8:	4093      	lsls	r3, r2
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 80043c0:	4931      	ldr	r1, [pc, #196]	; (8004488 <HAL_GPIO_Init+0x450>)
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	089b      	lsrs	r3, r3, #2
 80043c6:	3302      	adds	r3, #2
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d006      	beq.n	80043e8 <HAL_GPIO_Init+0x3b0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80043da:	4930      	ldr	r1, [pc, #192]	; (800449c <HAL_GPIO_Init+0x464>)
 80043dc:	4b2f      	ldr	r3, [pc, #188]	; (800449c <HAL_GPIO_Init+0x464>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	600b      	str	r3, [r1, #0]
 80043e6:	e006      	b.n	80043f6 <HAL_GPIO_Init+0x3be>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80043e8:	492c      	ldr	r1, [pc, #176]	; (800449c <HAL_GPIO_Init+0x464>)
 80043ea:	4b2c      	ldr	r3, [pc, #176]	; (800449c <HAL_GPIO_Init+0x464>)
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	43db      	mvns	r3, r3
 80043f2:	4013      	ands	r3, r2
 80043f4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d006      	beq.n	8004410 <HAL_GPIO_Init+0x3d8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004402:	4926      	ldr	r1, [pc, #152]	; (800449c <HAL_GPIO_Init+0x464>)
 8004404:	4b25      	ldr	r3, [pc, #148]	; (800449c <HAL_GPIO_Init+0x464>)
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	4313      	orrs	r3, r2
 800440c:	604b      	str	r3, [r1, #4]
 800440e:	e006      	b.n	800441e <HAL_GPIO_Init+0x3e6>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004410:	4922      	ldr	r1, [pc, #136]	; (800449c <HAL_GPIO_Init+0x464>)
 8004412:	4b22      	ldr	r3, [pc, #136]	; (800449c <HAL_GPIO_Init+0x464>)
 8004414:	685a      	ldr	r2, [r3, #4]
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	43db      	mvns	r3, r3
 800441a:	4013      	ands	r3, r2
 800441c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d006      	beq.n	8004438 <HAL_GPIO_Init+0x400>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800442a:	491c      	ldr	r1, [pc, #112]	; (800449c <HAL_GPIO_Init+0x464>)
 800442c:	4b1b      	ldr	r3, [pc, #108]	; (800449c <HAL_GPIO_Init+0x464>)
 800442e:	689a      	ldr	r2, [r3, #8]
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	4313      	orrs	r3, r2
 8004434:	608b      	str	r3, [r1, #8]
 8004436:	e006      	b.n	8004446 <HAL_GPIO_Init+0x40e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004438:	4918      	ldr	r1, [pc, #96]	; (800449c <HAL_GPIO_Init+0x464>)
 800443a:	4b18      	ldr	r3, [pc, #96]	; (800449c <HAL_GPIO_Init+0x464>)
 800443c:	689a      	ldr	r2, [r3, #8]
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	43db      	mvns	r3, r3
 8004442:	4013      	ands	r3, r2
 8004444:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d006      	beq.n	8004460 <HAL_GPIO_Init+0x428>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004452:	4912      	ldr	r1, [pc, #72]	; (800449c <HAL_GPIO_Init+0x464>)
 8004454:	4b11      	ldr	r3, [pc, #68]	; (800449c <HAL_GPIO_Init+0x464>)
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	4313      	orrs	r3, r2
 800445c:	60cb      	str	r3, [r1, #12]
 800445e:	e006      	b.n	800446e <HAL_GPIO_Init+0x436>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004460:	490e      	ldr	r1, [pc, #56]	; (800449c <HAL_GPIO_Init+0x464>)
 8004462:	4b0e      	ldr	r3, [pc, #56]	; (800449c <HAL_GPIO_Init+0x464>)
 8004464:	68da      	ldr	r2, [r3, #12]
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	43db      	mvns	r3, r3
 800446a:	4013      	ands	r3, r2
 800446c:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800446e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004470:	3301      	adds	r3, #1
 8004472:	627b      	str	r3, [r7, #36]	; 0x24
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	2b0f      	cmp	r3, #15
 8004478:	f67f ae51 	bls.w	800411e <HAL_GPIO_Init+0xe6>
        }
      }
    }
  }
}
 800447c:	bf00      	nop
 800447e:	3728      	adds	r7, #40	; 0x28
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000
 8004488:	40010000 	.word	0x40010000
 800448c:	40010800 	.word	0x40010800
 8004490:	40010c00 	.word	0x40010c00
 8004494:	40011000 	.word	0x40011000
 8004498:	40011400 	.word	0x40011400
 800449c:	40010400 	.word	0x40010400

080044a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	807b      	strh	r3, [r7, #2]
 80044ac:	4613      	mov	r3, r2
 80044ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80044b0:	887b      	ldrh	r3, [r7, #2]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d004      	beq.n	80044c0 <HAL_GPIO_WritePin+0x20>
 80044b6:	887b      	ldrh	r3, [r7, #2]
 80044b8:	0c1b      	lsrs	r3, r3, #16
 80044ba:	041b      	lsls	r3, r3, #16
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d004      	beq.n	80044ca <HAL_GPIO_WritePin+0x2a>
 80044c0:	f240 11e3 	movw	r1, #483	; 0x1e3
 80044c4:	480e      	ldr	r0, [pc, #56]	; (8004500 <HAL_GPIO_WritePin+0x60>)
 80044c6:	f7fd fbf7 	bl	8001cb8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80044ca:	787b      	ldrb	r3, [r7, #1]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <HAL_GPIO_WritePin+0x40>
 80044d0:	787b      	ldrb	r3, [r7, #1]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d004      	beq.n	80044e0 <HAL_GPIO_WritePin+0x40>
 80044d6:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 80044da:	4809      	ldr	r0, [pc, #36]	; (8004500 <HAL_GPIO_WritePin+0x60>)
 80044dc:	f7fd fbec 	bl	8001cb8 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80044e0:	787b      	ldrb	r3, [r7, #1]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044e6:	887a      	ldrh	r2, [r7, #2]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044ec:	e003      	b.n	80044f6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044ee:	887b      	ldrh	r3, [r7, #2]
 80044f0:	041a      	lsls	r2, r3, #16
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	611a      	str	r2, [r3, #16]
}
 80044f6:	bf00      	nop
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	08008ab8 	.word	0x08008ab8

08004504 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	4603      	mov	r3, r0
 800450c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800450e:	4b08      	ldr	r3, [pc, #32]	; (8004530 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004510:	695a      	ldr	r2, [r3, #20]
 8004512:	88fb      	ldrh	r3, [r7, #6]
 8004514:	4013      	ands	r3, r2
 8004516:	2b00      	cmp	r3, #0
 8004518:	d006      	beq.n	8004528 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800451a:	4a05      	ldr	r2, [pc, #20]	; (8004530 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800451c:	88fb      	ldrh	r3, [r7, #6]
 800451e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004520:	88fb      	ldrh	r3, [r7, #6]
 8004522:	4618      	mov	r0, r3
 8004524:	f7fd fb5a 	bl	8001bdc <HAL_GPIO_EXTI_Callback>
  }
}
 8004528:	bf00      	nop
 800452a:	3708      	adds	r7, #8
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	40010400 	.word	0x40010400

08004534 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	460b      	mov	r3, r1
 800453e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  /* No check on Regulator because parameter not used in SLEEP mode */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 8004540:	78fb      	ldrb	r3, [r7, #3]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d007      	beq.n	8004556 <HAL_PWR_EnterSLEEPMode+0x22>
 8004546:	78fb      	ldrb	r3, [r7, #3]
 8004548:	2b02      	cmp	r3, #2
 800454a:	d004      	beq.n	8004556 <HAL_PWR_EnterSLEEPMode+0x22>
 800454c:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8004550:	480a      	ldr	r0, [pc, #40]	; (800457c <HAL_PWR_EnterSLEEPMode+0x48>)
 8004552:	f7fd fbb1 	bl	8001cb8 <assert_failed>

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004556:	4a0a      	ldr	r2, [pc, #40]	; (8004580 <HAL_PWR_EnterSLEEPMode+0x4c>)
 8004558:	4b09      	ldr	r3, [pc, #36]	; (8004580 <HAL_PWR_EnterSLEEPMode+0x4c>)
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	f023 0304 	bic.w	r3, r3, #4
 8004560:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004562:	78fb      	ldrb	r3, [r7, #3]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <HAL_PWR_EnterSLEEPMode+0x38>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8004568:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 800456a:	e002      	b.n	8004572 <HAL_PWR_EnterSLEEPMode+0x3e>
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 800456c:	bf40      	sev
  __ASM volatile ("wfe");
 800456e:	bf20      	wfe
 8004570:	bf20      	wfe
 8004572:	bf00      	nop
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	08008af8 	.word	0x08008af8
 8004580:	e000ed00 	.word	0xe000ed00

08004584 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d104      	bne.n	80045a0 <HAL_RCC_OscConfig+0x1c>
 8004596:	f44f 71b8 	mov.w	r1, #368	; 0x170
 800459a:	489f      	ldr	r0, [pc, #636]	; (8004818 <HAL_RCC_OscConfig+0x294>)
 800459c:	f7fd fb8c 	bl	8001cb8 <assert_failed>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d01c      	beq.n	80045e2 <HAL_RCC_OscConfig+0x5e>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d116      	bne.n	80045e2 <HAL_RCC_OscConfig+0x5e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d110      	bne.n	80045e2 <HAL_RCC_OscConfig+0x5e>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d10a      	bne.n	80045e2 <HAL_RCC_OscConfig+0x5e>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d104      	bne.n	80045e2 <HAL_RCC_OscConfig+0x5e>
 80045d8:	f240 1171 	movw	r1, #369	; 0x171
 80045dc:	488e      	ldr	r0, [pc, #568]	; (8004818 <HAL_RCC_OscConfig+0x294>)
 80045de:	f7fd fb6b 	bl	8001cb8 <assert_failed>
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 809a 	beq.w	8004724 <HAL_RCC_OscConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d00e      	beq.n	8004616 <HAL_RCC_OscConfig+0x92>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004600:	d009      	beq.n	8004616 <HAL_RCC_OscConfig+0x92>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800460a:	d004      	beq.n	8004616 <HAL_RCC_OscConfig+0x92>
 800460c:	f240 1177 	movw	r1, #375	; 0x177
 8004610:	4881      	ldr	r0, [pc, #516]	; (8004818 <HAL_RCC_OscConfig+0x294>)
 8004612:	f7fd fb51 	bl	8001cb8 <assert_failed>
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004616:	4b81      	ldr	r3, [pc, #516]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f003 030c 	and.w	r3, r3, #12
 800461e:	2b04      	cmp	r3, #4
 8004620:	d00c      	beq.n	800463c <HAL_RCC_OscConfig+0xb8>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004622:	4b7e      	ldr	r3, [pc, #504]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f003 030c 	and.w	r3, r3, #12
 800462a:	2b08      	cmp	r3, #8
 800462c:	d112      	bne.n	8004654 <HAL_RCC_OscConfig+0xd0>
 800462e:	4b7b      	ldr	r3, [pc, #492]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004636:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800463a:	d10b      	bne.n	8004654 <HAL_RCC_OscConfig+0xd0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800463c:	4b77      	ldr	r3, [pc, #476]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d06c      	beq.n	8004722 <HAL_RCC_OscConfig+0x19e>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d168      	bne.n	8004722 <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e2e8      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800465c:	d106      	bne.n	800466c <HAL_RCC_OscConfig+0xe8>
 800465e:	4a6f      	ldr	r2, [pc, #444]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004660:	4b6e      	ldr	r3, [pc, #440]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	e02e      	b.n	80046ca <HAL_RCC_OscConfig+0x146>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10c      	bne.n	800468e <HAL_RCC_OscConfig+0x10a>
 8004674:	4a69      	ldr	r2, [pc, #420]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004676:	4b69      	ldr	r3, [pc, #420]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800467e:	6013      	str	r3, [r2, #0]
 8004680:	4a66      	ldr	r2, [pc, #408]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004682:	4b66      	ldr	r3, [pc, #408]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800468a:	6013      	str	r3, [r2, #0]
 800468c:	e01d      	b.n	80046ca <HAL_RCC_OscConfig+0x146>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004696:	d10c      	bne.n	80046b2 <HAL_RCC_OscConfig+0x12e>
 8004698:	4a60      	ldr	r2, [pc, #384]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800469a:	4b60      	ldr	r3, [pc, #384]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	4a5d      	ldr	r2, [pc, #372]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046a6:	4b5d      	ldr	r3, [pc, #372]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ae:	6013      	str	r3, [r2, #0]
 80046b0:	e00b      	b.n	80046ca <HAL_RCC_OscConfig+0x146>
 80046b2:	4a5a      	ldr	r2, [pc, #360]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046b4:	4b59      	ldr	r3, [pc, #356]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	4a57      	ldr	r2, [pc, #348]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046c0:	4b56      	ldr	r3, [pc, #344]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046c8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d013      	beq.n	80046fa <HAL_RCC_OscConfig+0x176>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046d2:	f7fd ff91 	bl	80025f8 <HAL_GetTick>
 80046d6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046d8:	e008      	b.n	80046ec <HAL_RCC_OscConfig+0x168>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046da:	f7fd ff8d 	bl	80025f8 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b64      	cmp	r3, #100	; 0x64
 80046e6:	d901      	bls.n	80046ec <HAL_RCC_OscConfig+0x168>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	e29c      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ec:	4b4b      	ldr	r3, [pc, #300]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d0f0      	beq.n	80046da <HAL_RCC_OscConfig+0x156>
 80046f8:	e014      	b.n	8004724 <HAL_RCC_OscConfig+0x1a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046fa:	f7fd ff7d 	bl	80025f8 <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004700:	e008      	b.n	8004714 <HAL_RCC_OscConfig+0x190>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004702:	f7fd ff79 	bl	80025f8 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b64      	cmp	r3, #100	; 0x64
 800470e:	d901      	bls.n	8004714 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e288      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004714:	4b41      	ldr	r3, [pc, #260]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d1f0      	bne.n	8004702 <HAL_RCC_OscConfig+0x17e>
 8004720:	e000      	b.n	8004724 <HAL_RCC_OscConfig+0x1a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004722:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d07f      	beq.n	8004830 <HAL_RCC_OscConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d008      	beq.n	800474a <HAL_RCC_OscConfig+0x1c6>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d004      	beq.n	800474a <HAL_RCC_OscConfig+0x1c6>
 8004740:	f240 11ab 	movw	r1, #427	; 0x1ab
 8004744:	4834      	ldr	r0, [pc, #208]	; (8004818 <HAL_RCC_OscConfig+0x294>)
 8004746:	f7fd fab7 	bl	8001cb8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	2b1f      	cmp	r3, #31
 8004750:	d904      	bls.n	800475c <HAL_RCC_OscConfig+0x1d8>
 8004752:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8004756:	4830      	ldr	r0, [pc, #192]	; (8004818 <HAL_RCC_OscConfig+0x294>)
 8004758:	f7fd faae 	bl	8001cb8 <assert_failed>
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800475c:	4b2f      	ldr	r3, [pc, #188]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f003 030c 	and.w	r3, r3, #12
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00b      	beq.n	8004780 <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004768:	4b2c      	ldr	r3, [pc, #176]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f003 030c 	and.w	r3, r3, #12
 8004770:	2b08      	cmp	r3, #8
 8004772:	d11c      	bne.n	80047ae <HAL_RCC_OscConfig+0x22a>
 8004774:	4b29      	ldr	r3, [pc, #164]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d116      	bne.n	80047ae <HAL_RCC_OscConfig+0x22a>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004780:	4b26      	ldr	r3, [pc, #152]	; (800481c <HAL_RCC_OscConfig+0x298>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d005      	beq.n	8004798 <HAL_RCC_OscConfig+0x214>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d001      	beq.n	8004798 <HAL_RCC_OscConfig+0x214>
      {
        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e246      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004798:	4920      	ldr	r1, [pc, #128]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800479a:	4b20      	ldr	r3, [pc, #128]	; (800481c <HAL_RCC_OscConfig+0x298>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	4313      	orrs	r3, r2
 80047aa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ac:	e040      	b.n	8004830 <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d020      	beq.n	80047f8 <HAL_RCC_OscConfig+0x274>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047b6:	4b1a      	ldr	r3, [pc, #104]	; (8004820 <HAL_RCC_OscConfig+0x29c>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047bc:	f7fd ff1c 	bl	80025f8 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x252>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047c4:	f7fd ff18 	bl	80025f8 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x252>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e227      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047d6:	4b11      	ldr	r3, [pc, #68]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0f0      	beq.n	80047c4 <HAL_RCC_OscConfig+0x240>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047e2:	490e      	ldr	r1, [pc, #56]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80047e4:	4b0d      	ldr	r3, [pc, #52]	; (800481c <HAL_RCC_OscConfig+0x298>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	00db      	lsls	r3, r3, #3
 80047f2:	4313      	orrs	r3, r2
 80047f4:	600b      	str	r3, [r1, #0]
 80047f6:	e01b      	b.n	8004830 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <HAL_RCC_OscConfig+0x29c>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fe:	f7fd fefb 	bl	80025f8 <HAL_GetTick>
 8004802:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004804:	e00e      	b.n	8004824 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004806:	f7fd fef7 	bl	80025f8 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	2b02      	cmp	r3, #2
 8004812:	d907      	bls.n	8004824 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8004814:	2303      	movs	r3, #3
 8004816:	e206      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
 8004818:	08008b38 	.word	0x08008b38
 800481c:	40021000 	.word	0x40021000
 8004820:	42420000 	.word	0x42420000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004824:	4b7d      	ldr	r3, [pc, #500]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1ea      	bne.n	8004806 <HAL_RCC_OscConfig+0x282>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b00      	cmp	r3, #0
 800483a:	d040      	beq.n	80048be <HAL_RCC_OscConfig+0x33a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d008      	beq.n	8004856 <HAL_RCC_OscConfig+0x2d2>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d004      	beq.n	8004856 <HAL_RCC_OscConfig+0x2d2>
 800484c:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8004850:	4873      	ldr	r0, [pc, #460]	; (8004a20 <HAL_RCC_OscConfig+0x49c>)
 8004852:	f7fd fa31 	bl	8001cb8 <assert_failed>
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d019      	beq.n	8004892 <HAL_RCC_OscConfig+0x30e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800485e:	4b71      	ldr	r3, [pc, #452]	; (8004a24 <HAL_RCC_OscConfig+0x4a0>)
 8004860:	2201      	movs	r2, #1
 8004862:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004864:	f7fd fec8 	bl	80025f8 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800486c:	f7fd fec4 	bl	80025f8 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e1d3      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800487e:	4b67      	ldr	r3, [pc, #412]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d0f0      	beq.n	800486c <HAL_RCC_OscConfig+0x2e8>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 800488a:	2001      	movs	r0, #1
 800488c:	f000 fc0c 	bl	80050a8 <RCC_Delay>
 8004890:	e015      	b.n	80048be <HAL_RCC_OscConfig+0x33a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004892:	4b64      	ldr	r3, [pc, #400]	; (8004a24 <HAL_RCC_OscConfig+0x4a0>)
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004898:	f7fd feae 	bl	80025f8 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800489e:	e008      	b.n	80048b2 <HAL_RCC_OscConfig+0x32e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048a0:	f7fd feaa 	bl	80025f8 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x32e>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e1b9      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048b2:	4b5a      	ldr	r3, [pc, #360]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80048b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1f0      	bne.n	80048a0 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 80bf 	beq.w	8004a4a <HAL_RCC_OscConfig+0x4c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048cc:	2300      	movs	r3, #0
 80048ce:	75fb      	strb	r3, [r7, #23]
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	68db      	ldr	r3, [r3, #12]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00c      	beq.n	80048f2 <HAL_RCC_OscConfig+0x36e>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d008      	beq.n	80048f2 <HAL_RCC_OscConfig+0x36e>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b05      	cmp	r3, #5
 80048e6:	d004      	beq.n	80048f2 <HAL_RCC_OscConfig+0x36e>
 80048e8:	f240 211b 	movw	r1, #539	; 0x21b
 80048ec:	484c      	ldr	r0, [pc, #304]	; (8004a20 <HAL_RCC_OscConfig+0x49c>)
 80048ee:	f7fd f9e3 	bl	8001cb8 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048f2:	4b4a      	ldr	r3, [pc, #296]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80048f4:	69db      	ldr	r3, [r3, #28]
 80048f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10d      	bne.n	800491a <HAL_RCC_OscConfig+0x396>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048fe:	4a47      	ldr	r2, [pc, #284]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004900:	4b46      	ldr	r3, [pc, #280]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004908:	61d3      	str	r3, [r2, #28]
 800490a:	4b44      	ldr	r3, [pc, #272]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004912:	60fb      	str	r3, [r7, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004916:	2301      	movs	r3, #1
 8004918:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800491a:	4b43      	ldr	r3, [pc, #268]	; (8004a28 <HAL_RCC_OscConfig+0x4a4>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004922:	2b00      	cmp	r3, #0
 8004924:	d118      	bne.n	8004958 <HAL_RCC_OscConfig+0x3d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004926:	4a40      	ldr	r2, [pc, #256]	; (8004a28 <HAL_RCC_OscConfig+0x4a4>)
 8004928:	4b3f      	ldr	r3, [pc, #252]	; (8004a28 <HAL_RCC_OscConfig+0x4a4>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004930:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004932:	f7fd fe61 	bl	80025f8 <HAL_GetTick>
 8004936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004938:	e008      	b.n	800494c <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800493a:	f7fd fe5d 	bl	80025f8 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	2b64      	cmp	r3, #100	; 0x64
 8004946:	d901      	bls.n	800494c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e16c      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800494c:	4b36      	ldr	r3, [pc, #216]	; (8004a28 <HAL_RCC_OscConfig+0x4a4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0f0      	beq.n	800493a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d106      	bne.n	800496e <HAL_RCC_OscConfig+0x3ea>
 8004960:	4a2e      	ldr	r2, [pc, #184]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004962:	4b2e      	ldr	r3, [pc, #184]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	f043 0301 	orr.w	r3, r3, #1
 800496a:	6213      	str	r3, [r2, #32]
 800496c:	e02d      	b.n	80049ca <HAL_RCC_OscConfig+0x446>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d10c      	bne.n	8004990 <HAL_RCC_OscConfig+0x40c>
 8004976:	4a29      	ldr	r2, [pc, #164]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004978:	4b28      	ldr	r3, [pc, #160]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	f023 0301 	bic.w	r3, r3, #1
 8004980:	6213      	str	r3, [r2, #32]
 8004982:	4a26      	ldr	r2, [pc, #152]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004984:	4b25      	ldr	r3, [pc, #148]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 8004986:	6a1b      	ldr	r3, [r3, #32]
 8004988:	f023 0304 	bic.w	r3, r3, #4
 800498c:	6213      	str	r3, [r2, #32]
 800498e:	e01c      	b.n	80049ca <HAL_RCC_OscConfig+0x446>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	2b05      	cmp	r3, #5
 8004996:	d10c      	bne.n	80049b2 <HAL_RCC_OscConfig+0x42e>
 8004998:	4a20      	ldr	r2, [pc, #128]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 800499a:	4b20      	ldr	r3, [pc, #128]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 800499c:	6a1b      	ldr	r3, [r3, #32]
 800499e:	f043 0304 	orr.w	r3, r3, #4
 80049a2:	6213      	str	r3, [r2, #32]
 80049a4:	4a1d      	ldr	r2, [pc, #116]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049a6:	4b1d      	ldr	r3, [pc, #116]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049a8:	6a1b      	ldr	r3, [r3, #32]
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	6213      	str	r3, [r2, #32]
 80049b0:	e00b      	b.n	80049ca <HAL_RCC_OscConfig+0x446>
 80049b2:	4a1a      	ldr	r2, [pc, #104]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049b4:	4b19      	ldr	r3, [pc, #100]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049b6:	6a1b      	ldr	r3, [r3, #32]
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	6213      	str	r3, [r2, #32]
 80049be:	4a17      	ldr	r2, [pc, #92]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049c0:	4b16      	ldr	r3, [pc, #88]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f023 0304 	bic.w	r3, r3, #4
 80049c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d015      	beq.n	80049fe <HAL_RCC_OscConfig+0x47a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049d2:	f7fd fe11 	bl	80025f8 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049d8:	e00a      	b.n	80049f0 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049da:	f7fd fe0d 	bl	80025f8 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d901      	bls.n	80049f0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e11a      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f0:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <HAL_RCC_OscConfig+0x498>)
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d0ee      	beq.n	80049da <HAL_RCC_OscConfig+0x456>
 80049fc:	e01c      	b.n	8004a38 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049fe:	f7fd fdfb 	bl	80025f8 <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a04:	e012      	b.n	8004a2c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a06:	f7fd fdf7 	bl	80025f8 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d909      	bls.n	8004a2c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e104      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	08008b38 	.word	0x08008b38
 8004a24:	42420480 	.word	0x42420480
 8004a28:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a2c:	4b80      	ldr	r3, [pc, #512]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f003 0302 	and.w	r3, r3, #2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d1e6      	bne.n	8004a06 <HAL_RCC_OscConfig+0x482>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004a38:	7dfb      	ldrb	r3, [r7, #23]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d105      	bne.n	8004a4a <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a3e:	4a7c      	ldr	r2, [pc, #496]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004a40:	4b7b      	ldr	r3, [pc, #492]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004a42:	69db      	ldr	r3, [r3, #28]
 8004a44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a48:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00c      	beq.n	8004a6c <HAL_RCC_OscConfig+0x4e8>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	69db      	ldr	r3, [r3, #28]
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d008      	beq.n	8004a6c <HAL_RCC_OscConfig+0x4e8>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	69db      	ldr	r3, [r3, #28]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d004      	beq.n	8004a6c <HAL_RCC_OscConfig+0x4e8>
 8004a62:	f240 21b9 	movw	r1, #697	; 0x2b9
 8004a66:	4873      	ldr	r0, [pc, #460]	; (8004c34 <HAL_RCC_OscConfig+0x6b0>)
 8004a68:	f7fd f926 	bl	8001cb8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	f000 80d7 	beq.w	8004c24 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a76:	4b6e      	ldr	r3, [pc, #440]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f003 030c 	and.w	r3, r3, #12
 8004a7e:	2b08      	cmp	r3, #8
 8004a80:	f000 80ce 	beq.w	8004c20 <HAL_RCC_OscConfig+0x69c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	f040 80b2 	bne.w	8004bf2 <HAL_RCC_OscConfig+0x66e>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d009      	beq.n	8004aaa <HAL_RCC_OscConfig+0x526>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a9e:	d004      	beq.n	8004aaa <HAL_RCC_OscConfig+0x526>
 8004aa0:	f240 21c2 	movw	r1, #706	; 0x2c2
 8004aa4:	4863      	ldr	r0, [pc, #396]	; (8004c34 <HAL_RCC_OscConfig+0x6b0>)
 8004aa6:	f7fd f907 	bl	8001cb8 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d04a      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004aba:	d045      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004ac4:	d040      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004ace:	d03b      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ad8:	d036      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004ae2:	d031      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004aec:	d02c      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af2:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004af6:	d027      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b00:	d022      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b06:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004b0a:	d01d      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004b14:	d018      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004b1e:	d013      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b28:	d00e      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2e:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8004b32:	d009      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b38:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8004b3c:	d004      	beq.n	8004b48 <HAL_RCC_OscConfig+0x5c4>
 8004b3e:	f240 21c3 	movw	r1, #707	; 0x2c3
 8004b42:	483c      	ldr	r0, [pc, #240]	; (8004c34 <HAL_RCC_OscConfig+0x6b0>)
 8004b44:	f7fd f8b8 	bl	8001cb8 <assert_failed>
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b48:	4b3b      	ldr	r3, [pc, #236]	; (8004c38 <HAL_RCC_OscConfig+0x6b4>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4e:	f7fd fd53 	bl	80025f8 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b56:	f7fd fd4f 	bl	80025f8 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e05e      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b68:	4b31      	ldr	r3, [pc, #196]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f0      	bne.n	8004b56 <HAL_RCC_OscConfig+0x5d2>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a1b      	ldr	r3, [r3, #32]
 8004b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b7c:	d116      	bne.n	8004bac <HAL_RCC_OscConfig+0x628>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d009      	beq.n	8004b9a <HAL_RCC_OscConfig+0x616>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004b8e:	d004      	beq.n	8004b9a <HAL_RCC_OscConfig+0x616>
 8004b90:	f240 21d9 	movw	r1, #729	; 0x2d9
 8004b94:	4827      	ldr	r0, [pc, #156]	; (8004c34 <HAL_RCC_OscConfig+0x6b0>)
 8004b96:	f7fd f88f 	bl	8001cb8 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b9a:	4925      	ldr	r1, [pc, #148]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004b9c:	4b24      	ldr	r3, [pc, #144]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bac:	4820      	ldr	r0, [pc, #128]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004bae:	4b20      	ldr	r3, [pc, #128]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a19      	ldr	r1, [r3, #32]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbe:	430b      	orrs	r3, r1
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bc4:	4b1c      	ldr	r3, [pc, #112]	; (8004c38 <HAL_RCC_OscConfig+0x6b4>)
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bca:	f7fd fd15 	bl	80025f8 <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bd0:	e008      	b.n	8004be4 <HAL_RCC_OscConfig+0x660>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bd2:	f7fd fd11 	bl	80025f8 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d901      	bls.n	8004be4 <HAL_RCC_OscConfig+0x660>
          {
            return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e020      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004be4:	4b12      	ldr	r3, [pc, #72]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0f0      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x64e>
 8004bf0:	e018      	b.n	8004c24 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bf2:	4b11      	ldr	r3, [pc, #68]	; (8004c38 <HAL_RCC_OscConfig+0x6b4>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf8:	f7fd fcfe 	bl	80025f8 <HAL_GetTick>
 8004bfc:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bfe:	e008      	b.n	8004c12 <HAL_RCC_OscConfig+0x68e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c00:	f7fd fcfa 	bl	80025f8 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d901      	bls.n	8004c12 <HAL_RCC_OscConfig+0x68e>
          {
            return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e009      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c12:	4b07      	ldr	r3, [pc, #28]	; (8004c30 <HAL_RCC_OscConfig+0x6ac>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1f0      	bne.n	8004c00 <HAL_RCC_OscConfig+0x67c>
 8004c1e:	e001      	b.n	8004c24 <HAL_RCC_OscConfig+0x6a0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e000      	b.n	8004c26 <HAL_RCC_OscConfig+0x6a2>
    }
  }
  
  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3718      	adds	r7, #24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	40021000 	.word	0x40021000
 8004c34:	08008b38 	.word	0x08008b38
 8004c38:	42420060 	.word	0x42420060

08004c3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d104      	bne.n	8004c5a <HAL_RCC_ClockConfig+0x1e>
 8004c50:	f240 312e 	movw	r1, #814	; 0x32e
 8004c54:	488b      	ldr	r0, [pc, #556]	; (8004e84 <HAL_RCC_ClockConfig+0x248>)
 8004c56:	f7fd f82f 	bl	8001cb8 <assert_failed>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0301 	and.w	r3, r3, #1
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d116      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x58>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d110      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x58>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x58>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d104      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x58>
 8004c8a:	f240 312f 	movw	r1, #815	; 0x32f
 8004c8e:	487d      	ldr	r0, [pc, #500]	; (8004e84 <HAL_RCC_ClockConfig+0x248>)
 8004c90:	f7fd f812 	bl	8001cb8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00a      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x74>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d007      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x74>
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d004      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x74>
 8004ca6:	f44f 714c 	mov.w	r1, #816	; 0x330
 8004caa:	4876      	ldr	r0, [pc, #472]	; (8004e84 <HAL_RCC_ClockConfig+0x248>)
 8004cac:	f7fd f804 	bl	8001cb8 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004cb0:	4b75      	ldr	r3, [pc, #468]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0207 	and.w	r2, r3, #7
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d210      	bcs.n	8004ce0 <HAL_RCC_ClockConfig+0xa4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cbe:	4972      	ldr	r1, [pc, #456]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004cc0:	4b71      	ldr	r3, [pc, #452]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f023 0207 	bic.w	r2, r3, #7
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004cce:	4b6e      	ldr	r3, [pc, #440]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0207 	and.w	r2, r3, #7
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d001      	beq.n	8004ce0 <HAL_RCC_ClockConfig+0xa4>
    {
      return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e142      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0302 	and.w	r3, r3, #2
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d031      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d024      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	2b80      	cmp	r3, #128	; 0x80
 8004cfa:	d020      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b90      	cmp	r3, #144	; 0x90
 8004d02:	d01c      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	2ba0      	cmp	r3, #160	; 0xa0
 8004d0a:	d018      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	2bb0      	cmp	r3, #176	; 0xb0
 8004d12:	d014      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2bc0      	cmp	r3, #192	; 0xc0
 8004d1a:	d010      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	2bd0      	cmp	r3, #208	; 0xd0
 8004d22:	d00c      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	2be0      	cmp	r3, #224	; 0xe0
 8004d2a:	d008      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	2bf0      	cmp	r3, #240	; 0xf0
 8004d32:	d004      	beq.n	8004d3e <HAL_RCC_ClockConfig+0x102>
 8004d34:	f240 3149 	movw	r1, #841	; 0x349
 8004d38:	4852      	ldr	r0, [pc, #328]	; (8004e84 <HAL_RCC_ClockConfig+0x248>)
 8004d3a:	f7fc ffbd 	bl	8001cb8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d3e:	4953      	ldr	r1, [pc, #332]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004d40:	4b52      	ldr	r3, [pc, #328]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d07b      	beq.n	8004e54 <HAL_RCC_ClockConfig+0x218>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00c      	beq.n	8004d7e <HAL_RCC_ClockConfig+0x142>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d008      	beq.n	8004d7e <HAL_RCC_ClockConfig+0x142>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d004      	beq.n	8004d7e <HAL_RCC_ClockConfig+0x142>
 8004d74:	f44f 7154 	mov.w	r1, #848	; 0x350
 8004d78:	4842      	ldr	r0, [pc, #264]	; (8004e84 <HAL_RCC_ClockConfig+0x248>)
 8004d7a:	f7fc ff9d 	bl	8001cb8 <assert_failed>
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d107      	bne.n	8004d96 <HAL_RCC_ClockConfig+0x15a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d86:	4b41      	ldr	r3, [pc, #260]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d115      	bne.n	8004dbe <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e0e7      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d107      	bne.n	8004dae <HAL_RCC_ClockConfig+0x172>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d9e:	4b3b      	ldr	r3, [pc, #236]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d109      	bne.n	8004dbe <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e0db      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dae:	4b37      	ldr	r3, [pc, #220]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e0d3      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dbe:	4933      	ldr	r1, [pc, #204]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004dc0:	4b32      	ldr	r3, [pc, #200]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f023 0203 	bic.w	r2, r3, #3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dd0:	f7fd fc12 	bl	80025f8 <HAL_GetTick>
 8004dd4:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d112      	bne.n	8004e04 <HAL_RCC_ClockConfig+0x1c8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dde:	e00a      	b.n	8004df6 <HAL_RCC_ClockConfig+0x1ba>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004de0:	f7fd fc0a 	bl	80025f8 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_ClockConfig+0x1ba>
        {
          return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e0b7      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004df6:	4b25      	ldr	r3, [pc, #148]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f003 030c 	and.w	r3, r3, #12
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d1ee      	bne.n	8004de0 <HAL_RCC_ClockConfig+0x1a4>
 8004e02:	e027      	b.n	8004e54 <HAL_RCC_ClockConfig+0x218>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d11d      	bne.n	8004e48 <HAL_RCC_ClockConfig+0x20c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e0c:	e00a      	b.n	8004e24 <HAL_RCC_ClockConfig+0x1e8>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e0e:	f7fd fbf3 	bl	80025f8 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_ClockConfig+0x1e8>
        {
          return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e0a0      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e24:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 030c 	and.w	r3, r3, #12
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d1ee      	bne.n	8004e0e <HAL_RCC_ClockConfig+0x1d2>
 8004e30:	e010      	b.n	8004e54 <HAL_RCC_ClockConfig+0x218>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e32:	f7fd fbe1 	bl	80025f8 <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d901      	bls.n	8004e48 <HAL_RCC_ClockConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	e08e      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e48:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <HAL_RCC_ClockConfig+0x250>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f003 030c 	and.w	r3, r3, #12
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1ee      	bne.n	8004e32 <HAL_RCC_ClockConfig+0x1f6>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004e54:	4b0c      	ldr	r3, [pc, #48]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0207 	and.w	r2, r3, #7
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d916      	bls.n	8004e90 <HAL_RCC_ClockConfig+0x254>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e62:	4909      	ldr	r1, [pc, #36]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004e64:	4b08      	ldr	r3, [pc, #32]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f023 0207 	bic.w	r2, r3, #7
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e72:	4b05      	ldr	r3, [pc, #20]	; (8004e88 <HAL_RCC_ClockConfig+0x24c>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0207 	and.w	r2, r3, #7
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d007      	beq.n	8004e90 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e070      	b.n	8004f66 <HAL_RCC_ClockConfig+0x32a>
 8004e84:	08008b38 	.word	0x08008b38
 8004e88:	40022000 	.word	0x40022000
 8004e8c:	40021000 	.word	0x40021000
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d025      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d018      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x29a>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eac:	d013      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x29a>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004eb6:	d00e      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x29a>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004ec0:	d009      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x29a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68db      	ldr	r3, [r3, #12]
 8004ec6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004eca:	d004      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x29a>
 8004ecc:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8004ed0:	4827      	ldr	r0, [pc, #156]	; (8004f70 <HAL_RCC_ClockConfig+0x334>)
 8004ed2:	f7fc fef1 	bl	8001cb8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ed6:	4927      	ldr	r1, [pc, #156]	; (8004f74 <HAL_RCC_ClockConfig+0x338>)
 8004ed8:	4b26      	ldr	r3, [pc, #152]	; (8004f74 <HAL_RCC_ClockConfig+0x338>)
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d026      	beq.n	8004f42 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d018      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x2f2>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f04:	d013      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x2f2>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004f0e:	d00e      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x2f2>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004f18:	d009      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x2f2>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f22:	d004      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x2f2>
 8004f24:	f240 31ab 	movw	r1, #939	; 0x3ab
 8004f28:	4811      	ldr	r0, [pc, #68]	; (8004f70 <HAL_RCC_ClockConfig+0x334>)
 8004f2a:	f7fc fec5 	bl	8001cb8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f2e:	4911      	ldr	r1, [pc, #68]	; (8004f74 <HAL_RCC_ClockConfig+0x338>)
 8004f30:	4b10      	ldr	r3, [pc, #64]	; (8004f74 <HAL_RCC_ClockConfig+0x338>)
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	691b      	ldr	r3, [r3, #16]
 8004f3c:	00db      	lsls	r3, r3, #3
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004f42:	f000 f81d 	bl	8004f80 <HAL_RCC_GetSysClockFreq>
 8004f46:	4601      	mov	r1, r0
 8004f48:	4b0a      	ldr	r3, [pc, #40]	; (8004f74 <HAL_RCC_ClockConfig+0x338>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	091b      	lsrs	r3, r3, #4
 8004f4e:	f003 030f 	and.w	r3, r3, #15
 8004f52:	4a09      	ldr	r2, [pc, #36]	; (8004f78 <HAL_RCC_ClockConfig+0x33c>)
 8004f54:	5cd3      	ldrb	r3, [r2, r3]
 8004f56:	fa21 f303 	lsr.w	r3, r1, r3
 8004f5a:	4a08      	ldr	r2, [pc, #32]	; (8004f7c <HAL_RCC_ClockConfig+0x340>)
 8004f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004f5e:	2000      	movs	r0, #0
 8004f60:	f7fd fb08 	bl	8002574 <HAL_InitTick>
  
  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	08008b38 	.word	0x08008b38
 8004f74:	40021000 	.word	0x40021000
 8004f78:	08008ca8 	.word	0x08008ca8
 8004f7c:	20000000 	.word	0x20000000

08004f80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f80:	b490      	push	{r4, r7}
 8004f82:	b08a      	sub	sp, #40	; 0x28
 8004f84:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004f86:	4b2a      	ldr	r3, [pc, #168]	; (8005030 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f88:	1d3c      	adds	r4, r7, #4
 8004f8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004f90:	4b28      	ldr	r3, [pc, #160]	; (8005034 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f92:	881b      	ldrh	r3, [r3, #0]
 8004f94:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f96:	2300      	movs	r3, #0
 8004f98:	61fb      	str	r3, [r7, #28]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	61bb      	str	r3, [r7, #24]
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004faa:	4b23      	ldr	r3, [pc, #140]	; (8005038 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	f003 030c 	and.w	r3, r3, #12
 8004fb6:	2b04      	cmp	r3, #4
 8004fb8:	d002      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x40>
 8004fba:	2b08      	cmp	r3, #8
 8004fbc:	d003      	beq.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x46>
 8004fbe:	e02d      	b.n	800501c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004fc0:	4b1e      	ldr	r3, [pc, #120]	; (800503c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fc2:	623b      	str	r3, [r7, #32]
      break;
 8004fc4:	e02d      	b.n	8005022 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	0c9b      	lsrs	r3, r3, #18
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004fd2:	4413      	add	r3, r2
 8004fd4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004fd8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d013      	beq.n	800500c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fe4:	4b14      	ldr	r3, [pc, #80]	; (8005038 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	0c5b      	lsrs	r3, r3, #17
 8004fea:	f003 0301 	and.w	r3, r3, #1
 8004fee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ff8:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	4a0f      	ldr	r2, [pc, #60]	; (800503c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ffe:	fb02 f203 	mul.w	r2, r2, r3
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	fbb2 f3f3 	udiv	r3, r2, r3
 8005008:	627b      	str	r3, [r7, #36]	; 0x24
 800500a:	e004      	b.n	8005016 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	4a0c      	ldr	r2, [pc, #48]	; (8005040 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005010:	fb02 f303 	mul.w	r3, r2, r3
 8005014:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005018:	623b      	str	r3, [r7, #32]
      break;
 800501a:	e002      	b.n	8005022 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800501c:	4b07      	ldr	r3, [pc, #28]	; (800503c <HAL_RCC_GetSysClockFreq+0xbc>)
 800501e:	623b      	str	r3, [r7, #32]
      break;
 8005020:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005022:	6a3b      	ldr	r3, [r7, #32]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3728      	adds	r7, #40	; 0x28
 8005028:	46bd      	mov	sp, r7
 800502a:	bc90      	pop	{r4, r7}
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop
 8005030:	08008b78 	.word	0x08008b78
 8005034:	08008b88 	.word	0x08008b88
 8005038:	40021000 	.word	0x40021000
 800503c:	007a1200 	.word	0x007a1200
 8005040:	003d0900 	.word	0x003d0900

08005044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005048:	4b02      	ldr	r3, [pc, #8]	; (8005054 <HAL_RCC_GetHCLKFreq+0x10>)
 800504a:	681b      	ldr	r3, [r3, #0]
}
 800504c:	4618      	mov	r0, r3
 800504e:	46bd      	mov	sp, r7
 8005050:	bc80      	pop	{r7}
 8005052:	4770      	bx	lr
 8005054:	20000000 	.word	0x20000000

08005058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800505c:	f7ff fff2 	bl	8005044 <HAL_RCC_GetHCLKFreq>
 8005060:	4601      	mov	r1, r0
 8005062:	4b05      	ldr	r3, [pc, #20]	; (8005078 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	0a1b      	lsrs	r3, r3, #8
 8005068:	f003 0307 	and.w	r3, r3, #7
 800506c:	4a03      	ldr	r2, [pc, #12]	; (800507c <HAL_RCC_GetPCLK1Freq+0x24>)
 800506e:	5cd3      	ldrb	r3, [r2, r3]
 8005070:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005074:	4618      	mov	r0, r3
 8005076:	bd80      	pop	{r7, pc}
 8005078:	40021000 	.word	0x40021000
 800507c:	08008cb8 	.word	0x08008cb8

08005080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005084:	f7ff ffde 	bl	8005044 <HAL_RCC_GetHCLKFreq>
 8005088:	4601      	mov	r1, r0
 800508a:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	0adb      	lsrs	r3, r3, #11
 8005090:	f003 0307 	and.w	r3, r3, #7
 8005094:	4a03      	ldr	r2, [pc, #12]	; (80050a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005096:	5cd3      	ldrb	r3, [r2, r3]
 8005098:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800509c:	4618      	mov	r0, r3
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	40021000 	.word	0x40021000
 80050a4:	08008cb8 	.word	0x08008cb8

080050a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80050b0:	4b0a      	ldr	r3, [pc, #40]	; (80050dc <RCC_Delay+0x34>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a0a      	ldr	r2, [pc, #40]	; (80050e0 <RCC_Delay+0x38>)
 80050b6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ba:	0a5b      	lsrs	r3, r3, #9
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	fb02 f303 	mul.w	r3, r2, r3
 80050c2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("nop");
 80050c4:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1e5a      	subs	r2, r3, #1
 80050ca:	60fa      	str	r2, [r7, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1f9      	bne.n	80050c4 <RCC_Delay+0x1c>
}
 80050d0:	bf00      	nop
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bc80      	pop	{r7}
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	20000000 	.word	0x20000000
 80050e0:	10624dd3 	.word	0x10624dd3

080050e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80050ec:	2300      	movs	r3, #0
 80050ee:	613b      	str	r3, [r7, #16]
 80050f0:	2300      	movs	r3, #0
 80050f2:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10f      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d109      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0310 	and.w	r3, r3, #16
 8005114:	2b00      	cmp	r3, #0
 8005116:	d103      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8005118:	217c      	movs	r1, #124	; 0x7c
 800511a:	4873      	ldr	r0, [pc, #460]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800511c:	f7fc fdcc 	bl	8001cb8 <assert_failed>
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0301 	and.w	r3, r3, #1
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 8095 	beq.w	8005258 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d012      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800513e:	d00d      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005148:	d008      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x78>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005152:	d003      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8005154:	2182      	movs	r1, #130	; 0x82
 8005156:	4864      	ldr	r0, [pc, #400]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8005158:	f7fc fdae 	bl	8001cb8 <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 800515c:	2300      	movs	r3, #0
 800515e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005160:	4b62      	ldr	r3, [pc, #392]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10d      	bne.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800516c:	4a5f      	ldr	r2, [pc, #380]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800516e:	4b5f      	ldr	r3, [pc, #380]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005176:	61d3      	str	r3, [r2, #28]
 8005178:	4b5c      	ldr	r3, [pc, #368]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005180:	60bb      	str	r3, [r7, #8]
 8005182:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005184:	2301      	movs	r3, #1
 8005186:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005188:	4b59      	ldr	r3, [pc, #356]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005190:	2b00      	cmp	r3, #0
 8005192:	d118      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005194:	4a56      	ldr	r2, [pc, #344]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005196:	4b56      	ldr	r3, [pc, #344]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800519e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051a0:	f7fd fa2a 	bl	80025f8 <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a6:	e008      	b.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051a8:	f7fd fa26 	bl	80025f8 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b64      	cmp	r3, #100	; 0x64
 80051b4:	d901      	bls.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e092      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ba:	4b4d      	ldr	r3, [pc, #308]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d0f0      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051c6:	4b49      	ldr	r3, [pc, #292]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051ce:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d02e      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x150>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d027      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051e4:	4b41      	ldr	r3, [pc, #260]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051ee:	4b41      	ldr	r3, [pc, #260]	; (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80051f0:	2201      	movs	r2, #1
 80051f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051f4:	4b3f      	ldr	r3, [pc, #252]	; (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80051fa:	4a3c      	ldr	r2, [pc, #240]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d014      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800520a:	f7fd f9f5 	bl	80025f8 <HAL_GetTick>
 800520e:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005210:	e00a      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005212:	f7fd f9f1 	bl	80025f8 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005220:	4293      	cmp	r3, r2
 8005222:	d901      	bls.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e05b      	b.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005228:	4b30      	ldr	r3, [pc, #192]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800522a:	6a1b      	ldr	r3, [r3, #32]
 800522c:	f003 0302 	and.w	r3, r3, #2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d0ee      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005234:	492d      	ldr	r1, [pc, #180]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005236:	4b2d      	ldr	r3, [pc, #180]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	4313      	orrs	r3, r2
 8005244:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005246:	7dfb      	ldrb	r3, [r7, #23]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d105      	bne.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800524c:	4a27      	ldr	r2, [pc, #156]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800524e:	4b27      	ldr	r3, [pc, #156]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005250:	69db      	ldr	r3, [r3, #28]
 8005252:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005256:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01f      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d012      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005274:	d00d      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800527e:	d008      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005288:	d003      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800528a:	21c9      	movs	r1, #201	; 0xc9
 800528c:	4816      	ldr	r0, [pc, #88]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 800528e:	f7fc fd13 	bl	8001cb8 <assert_failed>
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005292:	4916      	ldr	r1, [pc, #88]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005294:	4b15      	ldr	r3, [pc, #84]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0310 	and.w	r3, r3, #16
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d016      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052b8:	d008      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d004      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80052c2:	f240 1125 	movw	r1, #293	; 0x125
 80052c6:	4808      	ldr	r0, [pc, #32]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 80052c8:	f7fc fcf6 	bl	8001cb8 <assert_failed>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052cc:	4907      	ldr	r1, [pc, #28]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80052ce:	4b07      	ldr	r3, [pc, #28]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	4313      	orrs	r3, r2
 80052dc:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3718      	adds	r7, #24
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	08008b8c 	.word	0x08008b8c
 80052ec:	40021000 	.word	0x40021000
 80052f0:	40007000 	.word	0x40007000
 80052f4:	42420440 	.word	0x42420440

080052f8 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e06b      	b.n	80053e2 <HAL_TIM_Base_Init+0xea>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a37      	ldr	r2, [pc, #220]	; (80053ec <HAL_TIM_Base_Init+0xf4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d012      	beq.n	800533a <HAL_TIM_Base_Init+0x42>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800531c:	d00d      	beq.n	800533a <HAL_TIM_Base_Init+0x42>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a33      	ldr	r2, [pc, #204]	; (80053f0 <HAL_TIM_Base_Init+0xf8>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d008      	beq.n	800533a <HAL_TIM_Base_Init+0x42>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a31      	ldr	r2, [pc, #196]	; (80053f4 <HAL_TIM_Base_Init+0xfc>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d003      	beq.n	800533a <HAL_TIM_Base_Init+0x42>
 8005332:	21d5      	movs	r1, #213	; 0xd5
 8005334:	4830      	ldr	r0, [pc, #192]	; (80053f8 <HAL_TIM_Base_Init+0x100>)
 8005336:	f7fc fcbf 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d013      	beq.n	800536a <HAL_TIM_Base_Init+0x72>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	2b10      	cmp	r3, #16
 8005348:	d00f      	beq.n	800536a <HAL_TIM_Base_Init+0x72>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2b20      	cmp	r3, #32
 8005350:	d00b      	beq.n	800536a <HAL_TIM_Base_Init+0x72>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b40      	cmp	r3, #64	; 0x40
 8005358:	d007      	beq.n	800536a <HAL_TIM_Base_Init+0x72>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	2b60      	cmp	r3, #96	; 0x60
 8005360:	d003      	beq.n	800536a <HAL_TIM_Base_Init+0x72>
 8005362:	21d6      	movs	r1, #214	; 0xd6
 8005364:	4824      	ldr	r0, [pc, #144]	; (80053f8 <HAL_TIM_Base_Init+0x100>)
 8005366:	f7fc fca7 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00d      	beq.n	800538e <HAL_TIM_Base_Init+0x96>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800537a:	d008      	beq.n	800538e <HAL_TIM_Base_Init+0x96>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005384:	d003      	beq.n	800538e <HAL_TIM_Base_Init+0x96>
 8005386:	21d7      	movs	r1, #215	; 0xd7
 8005388:	481b      	ldr	r0, [pc, #108]	; (80053f8 <HAL_TIM_Base_Init+0x100>)
 800538a:	f7fc fc95 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <HAL_TIM_Base_Init+0xae>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	2b80      	cmp	r3, #128	; 0x80
 800539c:	d003      	beq.n	80053a6 <HAL_TIM_Base_Init+0xae>
 800539e:	21d8      	movs	r1, #216	; 0xd8
 80053a0:	4815      	ldr	r0, [pc, #84]	; (80053f8 <HAL_TIM_Base_Init+0x100>)
 80053a2:	f7fc fc89 	bl	8001cb8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_TIM_Base_Init+0xc8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fc ff12 	bl	80021e4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3304      	adds	r3, #4
 80053d0:	4619      	mov	r1, r3
 80053d2:	4610      	mov	r0, r2
 80053d4:	f001 fd36 	bl	8006e44 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40012c00 	.word	0x40012c00
 80053f0:	40000400 	.word	0x40000400
 80053f4:	40000800 	.word	0x40000800
 80053f8:	08008be4 	.word	0x08008be4

080053fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a15      	ldr	r2, [pc, #84]	; (8005460 <HAL_TIM_Base_Start_IT+0x64>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d013      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x3a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005416:	d00e      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x3a>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a11      	ldr	r2, [pc, #68]	; (8005464 <HAL_TIM_Base_Start_IT+0x68>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d009      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x3a>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a10      	ldr	r2, [pc, #64]	; (8005468 <HAL_TIM_Base_Start_IT+0x6c>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d004      	beq.n	8005436 <HAL_TIM_Base_Start_IT+0x3a>
 800542c:	f240 115d 	movw	r1, #349	; 0x15d
 8005430:	480e      	ldr	r0, [pc, #56]	; (800546c <HAL_TIM_Base_Start_IT+0x70>)
 8005432:	f7fc fc41 	bl	8001cb8 <assert_failed>

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	6812      	ldr	r2, [r2, #0]
 800543e:	68d2      	ldr	r2, [r2, #12]
 8005440:	f042 0201 	orr.w	r2, r2, #1
 8005444:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	6812      	ldr	r2, [r2, #0]
 800544e:	6812      	ldr	r2, [r2, #0]
 8005450:	f042 0201 	orr.w	r2, r2, #1
 8005454:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3708      	adds	r7, #8
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	40012c00 	.word	0x40012c00
 8005464:	40000400 	.word	0x40000400
 8005468:	40000800 	.word	0x40000800
 800546c:	08008be4 	.word	0x08008be4

08005470 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e06f      	b.n	8005562 <HAL_TIM_PWM_Init+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a39      	ldr	r2, [pc, #228]	; (800556c <HAL_TIM_PWM_Init+0xfc>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d013      	beq.n	80054b4 <HAL_TIM_PWM_Init+0x44>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005494:	d00e      	beq.n	80054b4 <HAL_TIM_PWM_Init+0x44>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a35      	ldr	r2, [pc, #212]	; (8005570 <HAL_TIM_PWM_Init+0x100>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d009      	beq.n	80054b4 <HAL_TIM_PWM_Init+0x44>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a33      	ldr	r2, [pc, #204]	; (8005574 <HAL_TIM_PWM_Init+0x104>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d004      	beq.n	80054b4 <HAL_TIM_PWM_Init+0x44>
 80054aa:	f240 31e2 	movw	r1, #994	; 0x3e2
 80054ae:	4832      	ldr	r0, [pc, #200]	; (8005578 <HAL_TIM_PWM_Init+0x108>)
 80054b0:	f7fc fc02 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d014      	beq.n	80054e6 <HAL_TIM_PWM_Init+0x76>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	2b10      	cmp	r3, #16
 80054c2:	d010      	beq.n	80054e6 <HAL_TIM_PWM_Init+0x76>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	2b20      	cmp	r3, #32
 80054ca:	d00c      	beq.n	80054e6 <HAL_TIM_PWM_Init+0x76>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	2b40      	cmp	r3, #64	; 0x40
 80054d2:	d008      	beq.n	80054e6 <HAL_TIM_PWM_Init+0x76>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b60      	cmp	r3, #96	; 0x60
 80054da:	d004      	beq.n	80054e6 <HAL_TIM_PWM_Init+0x76>
 80054dc:	f240 31e3 	movw	r1, #995	; 0x3e3
 80054e0:	4825      	ldr	r0, [pc, #148]	; (8005578 <HAL_TIM_PWM_Init+0x108>)
 80054e2:	f7fc fbe9 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00e      	beq.n	800550c <HAL_TIM_PWM_Init+0x9c>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054f6:	d009      	beq.n	800550c <HAL_TIM_PWM_Init+0x9c>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005500:	d004      	beq.n	800550c <HAL_TIM_PWM_Init+0x9c>
 8005502:	f44f 7179 	mov.w	r1, #996	; 0x3e4
 8005506:	481c      	ldr	r0, [pc, #112]	; (8005578 <HAL_TIM_PWM_Init+0x108>)
 8005508:	f7fc fbd6 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_TIM_PWM_Init+0xb6>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	2b80      	cmp	r3, #128	; 0x80
 800551a:	d004      	beq.n	8005526 <HAL_TIM_PWM_Init+0xb6>
 800551c:	f240 31e5 	movw	r1, #997	; 0x3e5
 8005520:	4815      	ldr	r0, [pc, #84]	; (8005578 <HAL_TIM_PWM_Init+0x108>)
 8005522:	f7fc fbc9 	bl	8001cb8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d106      	bne.n	8005540 <HAL_TIM_PWM_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f81e 	bl	800557c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	3304      	adds	r3, #4
 8005550:	4619      	mov	r1, r3
 8005552:	4610      	mov	r0, r2
 8005554:	f001 fc76 	bl	8006e44 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	3708      	adds	r7, #8
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	40012c00 	.word	0x40012c00
 8005570:	40000400 	.word	0x40000400
 8005574:	40000800 	.word	0x40000800
 8005578:	08008be4 	.word	0x08008be4

0800557c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	bc80      	pop	{r7}
 800558c:	4770      	bx	lr
	...

08005590 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a34      	ldr	r2, [pc, #208]	; (8005670 <HAL_TIM_PWM_Start+0xe0>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d10b      	bne.n	80055bc <HAL_TIM_PWM_Start+0x2c>
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d040      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d03d      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	2b08      	cmp	r3, #8
 80055b4:	d03a      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	2b0c      	cmp	r3, #12
 80055ba:	d037      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055c4:	d10b      	bne.n	80055de <HAL_TIM_PWM_Start+0x4e>
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d02f      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	2b04      	cmp	r3, #4
 80055d0:	d02c      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b08      	cmp	r3, #8
 80055d6:	d029      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2b0c      	cmp	r3, #12
 80055dc:	d026      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a24      	ldr	r2, [pc, #144]	; (8005674 <HAL_TIM_PWM_Start+0xe4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d10b      	bne.n	8005600 <HAL_TIM_PWM_Start+0x70>
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d01e      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	d01b      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b08      	cmp	r3, #8
 80055f8:	d018      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	2b0c      	cmp	r3, #12
 80055fe:	d015      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a1c      	ldr	r2, [pc, #112]	; (8005678 <HAL_TIM_PWM_Start+0xe8>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d10b      	bne.n	8005622 <HAL_TIM_PWM_Start+0x92>
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00d      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	2b04      	cmp	r3, #4
 8005614:	d00a      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b08      	cmp	r3, #8
 800561a:	d007      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	2b0c      	cmp	r3, #12
 8005620:	d004      	beq.n	800562c <HAL_TIM_PWM_Start+0x9c>
 8005622:	f240 4141 	movw	r1, #1089	; 0x441
 8005626:	4815      	ldr	r0, [pc, #84]	; (800567c <HAL_TIM_PWM_Start+0xec>)
 8005628:	f7fc fb46 	bl	8001cb8 <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2201      	movs	r2, #1
 8005632:	6839      	ldr	r1, [r7, #0]
 8005634:	4618      	mov	r0, r3
 8005636:	f002 fa53 	bl	8007ae0 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a0c      	ldr	r2, [pc, #48]	; (8005670 <HAL_TIM_PWM_Start+0xe0>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d107      	bne.n	8005654 <HAL_TIM_PWM_Start+0xc4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6812      	ldr	r2, [r2, #0]
 800564c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800564e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005652:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6812      	ldr	r2, [r2, #0]
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	f042 0201 	orr.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	40012c00 	.word	0x40012c00
 8005674:	40000400 	.word	0x40000400
 8005678:	40000800 	.word	0x40000800
 800567c:	08008be4 	.word	0x08008be4

08005680 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a46      	ldr	r2, [pc, #280]	; (80057a8 <HAL_TIM_PWM_Stop+0x128>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d10b      	bne.n	80056ac <HAL_TIM_PWM_Stop+0x2c>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d040      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b04      	cmp	r3, #4
 800569e:	d03d      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	2b08      	cmp	r3, #8
 80056a4:	d03a      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b0c      	cmp	r3, #12
 80056aa:	d037      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b4:	d10b      	bne.n	80056ce <HAL_TIM_PWM_Stop+0x4e>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d02f      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d02c      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d029      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	2b0c      	cmp	r3, #12
 80056cc:	d026      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a36      	ldr	r2, [pc, #216]	; (80057ac <HAL_TIM_PWM_Stop+0x12c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d10b      	bne.n	80056f0 <HAL_TIM_PWM_Stop+0x70>
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d01e      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b04      	cmp	r3, #4
 80056e2:	d01b      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d018      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b0c      	cmp	r3, #12
 80056ee:	d015      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a2e      	ldr	r2, [pc, #184]	; (80057b0 <HAL_TIM_PWM_Stop+0x130>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d10b      	bne.n	8005712 <HAL_TIM_PWM_Stop+0x92>
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00d      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	2b04      	cmp	r3, #4
 8005704:	d00a      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	2b08      	cmp	r3, #8
 800570a:	d007      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	2b0c      	cmp	r3, #12
 8005710:	d004      	beq.n	800571c <HAL_TIM_PWM_Stop+0x9c>
 8005712:	f240 4161 	movw	r1, #1121	; 0x461
 8005716:	4827      	ldr	r0, [pc, #156]	; (80057b4 <HAL_TIM_PWM_Stop+0x134>)
 8005718:	f7fc face 	bl	8001cb8 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2200      	movs	r2, #0
 8005722:	6839      	ldr	r1, [r7, #0]
 8005724:	4618      	mov	r0, r3
 8005726:	f002 f9db 	bl	8007ae0 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a1e      	ldr	r2, [pc, #120]	; (80057a8 <HAL_TIM_PWM_Stop+0x128>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d117      	bne.n	8005764 <HAL_TIM_PWM_Stop+0xe4>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6a1a      	ldr	r2, [r3, #32]
 800573a:	f241 1311 	movw	r3, #4369	; 0x1111
 800573e:	4013      	ands	r3, r2
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10f      	bne.n	8005764 <HAL_TIM_PWM_Stop+0xe4>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6a1a      	ldr	r2, [r3, #32]
 800574a:	f240 4344 	movw	r3, #1092	; 0x444
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d107      	bne.n	8005764 <HAL_TIM_PWM_Stop+0xe4>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800575e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005762:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6a1a      	ldr	r2, [r3, #32]
 800576a:	f241 1311 	movw	r3, #4369	; 0x1111
 800576e:	4013      	ands	r3, r2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d10f      	bne.n	8005794 <HAL_TIM_PWM_Stop+0x114>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6a1a      	ldr	r2, [r3, #32]
 800577a:	f240 4344 	movw	r3, #1092	; 0x444
 800577e:	4013      	ands	r3, r2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d107      	bne.n	8005794 <HAL_TIM_PWM_Stop+0x114>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6812      	ldr	r2, [r2, #0]
 800578c:	6812      	ldr	r2, [r2, #0]
 800578e:	f022 0201 	bic.w	r2, r2, #1
 8005792:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40012c00 	.word	0x40012c00
 80057ac:	40000400 	.word	0x40000400
 80057b0:	40000800 	.word	0x40000800
 80057b4:	08008be4 	.word	0x08008be4

080057b8 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e06f      	b.n	80058aa <HAL_TIM_IC_Init+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a39      	ldr	r2, [pc, #228]	; (80058b4 <HAL_TIM_IC_Init+0xfc>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d013      	beq.n	80057fc <HAL_TIM_IC_Init+0x44>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057dc:	d00e      	beq.n	80057fc <HAL_TIM_IC_Init+0x44>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a35      	ldr	r2, [pc, #212]	; (80058b8 <HAL_TIM_IC_Init+0x100>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d009      	beq.n	80057fc <HAL_TIM_IC_Init+0x44>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a33      	ldr	r2, [pc, #204]	; (80058bc <HAL_TIM_IC_Init+0x104>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d004      	beq.n	80057fc <HAL_TIM_IC_Init+0x44>
 80057f2:	f240 51de 	movw	r1, #1502	; 0x5de
 80057f6:	4832      	ldr	r0, [pc, #200]	; (80058c0 <HAL_TIM_IC_Init+0x108>)
 80057f8:	f7fc fa5e 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d014      	beq.n	800582e <HAL_TIM_IC_Init+0x76>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	2b10      	cmp	r3, #16
 800580a:	d010      	beq.n	800582e <HAL_TIM_IC_Init+0x76>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	2b20      	cmp	r3, #32
 8005812:	d00c      	beq.n	800582e <HAL_TIM_IC_Init+0x76>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	2b40      	cmp	r3, #64	; 0x40
 800581a:	d008      	beq.n	800582e <HAL_TIM_IC_Init+0x76>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	2b60      	cmp	r3, #96	; 0x60
 8005822:	d004      	beq.n	800582e <HAL_TIM_IC_Init+0x76>
 8005824:	f240 51df 	movw	r1, #1503	; 0x5df
 8005828:	4825      	ldr	r0, [pc, #148]	; (80058c0 <HAL_TIM_IC_Init+0x108>)
 800582a:	f7fc fa45 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d00e      	beq.n	8005854 <HAL_TIM_IC_Init+0x9c>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800583e:	d009      	beq.n	8005854 <HAL_TIM_IC_Init+0x9c>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005848:	d004      	beq.n	8005854 <HAL_TIM_IC_Init+0x9c>
 800584a:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 800584e:	481c      	ldr	r0, [pc, #112]	; (80058c0 <HAL_TIM_IC_Init+0x108>)
 8005850:	f7fc fa32 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d008      	beq.n	800586e <HAL_TIM_IC_Init+0xb6>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	2b80      	cmp	r3, #128	; 0x80
 8005862:	d004      	beq.n	800586e <HAL_TIM_IC_Init+0xb6>
 8005864:	f240 51e1 	movw	r1, #1505	; 0x5e1
 8005868:	4815      	ldr	r0, [pc, #84]	; (80058c0 <HAL_TIM_IC_Init+0x108>)
 800586a:	f7fc fa25 	bl	8001cb8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <HAL_TIM_IC_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f81e 	bl	80058c4 <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2202      	movs	r2, #2
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	3304      	adds	r3, #4
 8005898:	4619      	mov	r1, r3
 800589a:	4610      	mov	r0, r2
 800589c:	f001 fad2 	bl	8006e44 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	40012c00 	.word	0x40012c00
 80058b8:	40000400 	.word	0x40000400
 80058bc:	40000800 	.word	0x40000800
 80058c0:	08008be4 	.word	0x08008be4

080058c4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80058cc:	bf00      	nop
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bc80      	pop	{r7}
 80058d4:	4770      	bx	lr
	...

080058d8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b082      	sub	sp, #8
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a50      	ldr	r2, [pc, #320]	; (8005a28 <HAL_TIM_IC_Start_IT+0x150>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d10b      	bne.n	8005904 <HAL_TIM_IC_Start_IT+0x2c>
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d040      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	2b04      	cmp	r3, #4
 80058f6:	d03d      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	2b08      	cmp	r3, #8
 80058fc:	d03a      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b0c      	cmp	r3, #12
 8005902:	d037      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800590c:	d10b      	bne.n	8005926 <HAL_TIM_IC_Start_IT+0x4e>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d02f      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	2b04      	cmp	r3, #4
 8005918:	d02c      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	2b08      	cmp	r3, #8
 800591e:	d029      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	2b0c      	cmp	r3, #12
 8005924:	d026      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a40      	ldr	r2, [pc, #256]	; (8005a2c <HAL_TIM_IC_Start_IT+0x154>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10b      	bne.n	8005948 <HAL_TIM_IC_Start_IT+0x70>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01e      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b04      	cmp	r3, #4
 800593a:	d01b      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	2b08      	cmp	r3, #8
 8005940:	d018      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b0c      	cmp	r3, #12
 8005946:	d015      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a38      	ldr	r2, [pc, #224]	; (8005a30 <HAL_TIM_IC_Start_IT+0x158>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d10b      	bne.n	800596a <HAL_TIM_IC_Start_IT+0x92>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d00d      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	2b04      	cmp	r3, #4
 800595c:	d00a      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b08      	cmp	r3, #8
 8005962:	d007      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	2b0c      	cmp	r3, #12
 8005968:	d004      	beq.n	8005974 <HAL_TIM_IC_Start_IT+0x9c>
 800596a:	f240 6171 	movw	r1, #1649	; 0x671
 800596e:	4831      	ldr	r0, [pc, #196]	; (8005a34 <HAL_TIM_IC_Start_IT+0x15c>)
 8005970:	f7fc f9a2 	bl	8001cb8 <assert_failed>

  switch (Channel)
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	2b0c      	cmp	r3, #12
 8005978:	d840      	bhi.n	80059fc <HAL_TIM_IC_Start_IT+0x124>
 800597a:	a201      	add	r2, pc, #4	; (adr r2, 8005980 <HAL_TIM_IC_Start_IT+0xa8>)
 800597c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005980:	080059b5 	.word	0x080059b5
 8005984:	080059fd 	.word	0x080059fd
 8005988:	080059fd 	.word	0x080059fd
 800598c:	080059fd 	.word	0x080059fd
 8005990:	080059c7 	.word	0x080059c7
 8005994:	080059fd 	.word	0x080059fd
 8005998:	080059fd 	.word	0x080059fd
 800599c:	080059fd 	.word	0x080059fd
 80059a0:	080059d9 	.word	0x080059d9
 80059a4:	080059fd 	.word	0x080059fd
 80059a8:	080059fd 	.word	0x080059fd
 80059ac:	080059fd 	.word	0x080059fd
 80059b0:	080059eb 	.word	0x080059eb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	6812      	ldr	r2, [r2, #0]
 80059bc:	68d2      	ldr	r2, [r2, #12]
 80059be:	f042 0202 	orr.w	r2, r2, #2
 80059c2:	60da      	str	r2, [r3, #12]
    }
    break;
 80059c4:	e01b      	b.n	80059fe <HAL_TIM_IC_Start_IT+0x126>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6812      	ldr	r2, [r2, #0]
 80059ce:	68d2      	ldr	r2, [r2, #12]
 80059d0:	f042 0204 	orr.w	r2, r2, #4
 80059d4:	60da      	str	r2, [r3, #12]
    }
    break;
 80059d6:	e012      	b.n	80059fe <HAL_TIM_IC_Start_IT+0x126>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6812      	ldr	r2, [r2, #0]
 80059e0:	68d2      	ldr	r2, [r2, #12]
 80059e2:	f042 0208 	orr.w	r2, r2, #8
 80059e6:	60da      	str	r2, [r3, #12]
    }
    break;
 80059e8:	e009      	b.n	80059fe <HAL_TIM_IC_Start_IT+0x126>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	6812      	ldr	r2, [r2, #0]
 80059f2:	68d2      	ldr	r2, [r2, #12]
 80059f4:	f042 0210 	orr.w	r2, r2, #16
 80059f8:	60da      	str	r2, [r3, #12]
    }
    break;
 80059fa:	e000      	b.n	80059fe <HAL_TIM_IC_Start_IT+0x126>

    default:
    break;
 80059fc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2201      	movs	r2, #1
 8005a04:	6839      	ldr	r1, [r7, #0]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f002 f86a 	bl	8007ae0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6812      	ldr	r2, [r2, #0]
 8005a14:	6812      	ldr	r2, [r2, #0]
 8005a16:	f042 0201 	orr.w	r2, r2, #1
 8005a1a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3708      	adds	r7, #8
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	40012c00 	.word	0x40012c00
 8005a2c:	40000400 	.word	0x40000400
 8005a30:	40000800 	.word	0x40000800
 8005a34:	08008be4 	.word	0x08008be4

08005a38 <HAL_TIM_Encoder_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8005a46:	2300      	movs	r3, #0
 8005a48:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e166      	b.n	8005d26 <HAL_TIM_Encoder_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a73      	ldr	r2, [pc, #460]	; (8005c2c <HAL_TIM_Encoder_Init+0x1f4>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d013      	beq.n	8005a8a <HAL_TIM_Encoder_Init+0x52>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a6a:	d00e      	beq.n	8005a8a <HAL_TIM_Encoder_Init+0x52>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a6f      	ldr	r2, [pc, #444]	; (8005c30 <HAL_TIM_Encoder_Init+0x1f8>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d009      	beq.n	8005a8a <HAL_TIM_Encoder_Init+0x52>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a6e      	ldr	r2, [pc, #440]	; (8005c34 <HAL_TIM_Encoder_Init+0x1fc>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d004      	beq.n	8005a8a <HAL_TIM_Encoder_Init+0x52>
 8005a80:	f640 01d7 	movw	r1, #2263	; 0x8d7
 8005a84:	486c      	ldr	r0, [pc, #432]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005a86:	f7fc f917 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d014      	beq.n	8005abc <HAL_TIM_Encoder_Init+0x84>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	2b10      	cmp	r3, #16
 8005a98:	d010      	beq.n	8005abc <HAL_TIM_Encoder_Init+0x84>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	2b20      	cmp	r3, #32
 8005aa0:	d00c      	beq.n	8005abc <HAL_TIM_Encoder_Init+0x84>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	2b40      	cmp	r3, #64	; 0x40
 8005aa8:	d008      	beq.n	8005abc <HAL_TIM_Encoder_Init+0x84>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	2b60      	cmp	r3, #96	; 0x60
 8005ab0:	d004      	beq.n	8005abc <HAL_TIM_Encoder_Init+0x84>
 8005ab2:	f640 01d8 	movw	r1, #2264	; 0x8d8
 8005ab6:	4860      	ldr	r0, [pc, #384]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005ab8:	f7fc f8fe 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00e      	beq.n	8005ae2 <HAL_TIM_Encoder_Init+0xaa>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005acc:	d009      	beq.n	8005ae2 <HAL_TIM_Encoder_Init+0xaa>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ad6:	d004      	beq.n	8005ae2 <HAL_TIM_Encoder_Init+0xaa>
 8005ad8:	f640 01d9 	movw	r1, #2265	; 0x8d9
 8005adc:	4856      	ldr	r0, [pc, #344]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005ade:	f7fc f8eb 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d008      	beq.n	8005afc <HAL_TIM_Encoder_Init+0xc4>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	2b80      	cmp	r3, #128	; 0x80
 8005af0:	d004      	beq.n	8005afc <HAL_TIM_Encoder_Init+0xc4>
 8005af2:	f640 01da 	movw	r1, #2266	; 0x8da
 8005af6:	4850      	ldr	r0, [pc, #320]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005af8:	f7fc f8de 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d00c      	beq.n	8005b1e <HAL_TIM_Encoder_Init+0xe6>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	2b02      	cmp	r3, #2
 8005b0a:	d008      	beq.n	8005b1e <HAL_TIM_Encoder_Init+0xe6>
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b03      	cmp	r3, #3
 8005b12:	d004      	beq.n	8005b1e <HAL_TIM_Encoder_Init+0xe6>
 8005b14:	f640 01db 	movw	r1, #2267	; 0x8db
 8005b18:	4847      	ldr	r0, [pc, #284]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005b1a:	f7fc f8cd 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d00c      	beq.n	8005b40 <HAL_TIM_Encoder_Init+0x108>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d008      	beq.n	8005b40 <HAL_TIM_Encoder_Init+0x108>
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	2b03      	cmp	r3, #3
 8005b34:	d004      	beq.n	8005b40 <HAL_TIM_Encoder_Init+0x108>
 8005b36:	f640 01dc 	movw	r1, #2268	; 0x8dc
 8005b3a:	483f      	ldr	r0, [pc, #252]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005b3c:	f7fc f8bc 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d00c      	beq.n	8005b62 <HAL_TIM_Encoder_Init+0x12a>
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d008      	beq.n	8005b62 <HAL_TIM_Encoder_Init+0x12a>
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d004      	beq.n	8005b62 <HAL_TIM_Encoder_Init+0x12a>
 8005b58:	f640 01dd 	movw	r1, #2269	; 0x8dd
 8005b5c:	4836      	ldr	r0, [pc, #216]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005b5e:	f7fc f8ab 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d008      	beq.n	8005b7c <HAL_TIM_Encoder_Init+0x144>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d004      	beq.n	8005b7c <HAL_TIM_Encoder_Init+0x144>
 8005b72:	f640 01de 	movw	r1, #2270	; 0x8de
 8005b76:	4830      	ldr	r0, [pc, #192]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005b78:	f7fc f89e 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d008      	beq.n	8005b96 <HAL_TIM_Encoder_Init+0x15e>
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d004      	beq.n	8005b96 <HAL_TIM_Encoder_Init+0x15e>
 8005b8c:	f640 01df 	movw	r1, #2271	; 0x8df
 8005b90:	4829      	ldr	r0, [pc, #164]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005b92:	f7fc f891 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d010      	beq.n	8005bc0 <HAL_TIM_Encoder_Init+0x188>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	68db      	ldr	r3, [r3, #12]
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	d00c      	beq.n	8005bc0 <HAL_TIM_Encoder_Init+0x188>
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	2b08      	cmp	r3, #8
 8005bac:	d008      	beq.n	8005bc0 <HAL_TIM_Encoder_Init+0x188>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	2b0c      	cmp	r3, #12
 8005bb4:	d004      	beq.n	8005bc0 <HAL_TIM_Encoder_Init+0x188>
 8005bb6:	f44f 610e 	mov.w	r1, #2272	; 0x8e0
 8005bba:	481f      	ldr	r0, [pc, #124]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005bbc:	f7fc f87c 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	69db      	ldr	r3, [r3, #28]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d010      	beq.n	8005bea <HAL_TIM_Encoder_Init+0x1b2>
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d00c      	beq.n	8005bea <HAL_TIM_Encoder_Init+0x1b2>
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	69db      	ldr	r3, [r3, #28]
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d008      	beq.n	8005bea <HAL_TIM_Encoder_Init+0x1b2>
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	69db      	ldr	r3, [r3, #28]
 8005bdc:	2b0c      	cmp	r3, #12
 8005bde:	d004      	beq.n	8005bea <HAL_TIM_Encoder_Init+0x1b2>
 8005be0:	f640 01e1 	movw	r1, #2273	; 0x8e1
 8005be4:	4814      	ldr	r0, [pc, #80]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005be6:	f7fc f867 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b0f      	cmp	r3, #15
 8005bf0:	d904      	bls.n	8005bfc <HAL_TIM_Encoder_Init+0x1c4>
 8005bf2:	f640 01e2 	movw	r1, #2274	; 0x8e2
 8005bf6:	4810      	ldr	r0, [pc, #64]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005bf8:	f7fc f85e 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	6a1b      	ldr	r3, [r3, #32]
 8005c00:	2b0f      	cmp	r3, #15
 8005c02:	d904      	bls.n	8005c0e <HAL_TIM_Encoder_Init+0x1d6>
 8005c04:	f640 01e3 	movw	r1, #2275	; 0x8e3
 8005c08:	480b      	ldr	r0, [pc, #44]	; (8005c38 <HAL_TIM_Encoder_Init+0x200>)
 8005c0a:	f7fc f855 	bl	8001cb8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d110      	bne.n	8005c3c <HAL_TIM_Encoder_Init+0x204>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f7fc fb2c 	bl	8002280 <HAL_TIM_Encoder_MspInit>
 8005c28:	e008      	b.n	8005c3c <HAL_TIM_Encoder_Init+0x204>
 8005c2a:	bf00      	nop
 8005c2c:	40012c00 	.word	0x40012c00
 8005c30:	40000400 	.word	0x40000400
 8005c34:	40000800 	.word	0x40000800
 8005c38:	08008be4 	.word	0x08008be4
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6812      	ldr	r2, [r2, #0]
 8005c4c:	6892      	ldr	r2, [r2, #8]
 8005c4e:	f022 0207 	bic.w	r2, r2, #7
 8005c52:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	4610      	mov	r0, r2
 8005c60:	f001 f8f0 	bl	8006e44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c8c:	f023 0303 	bic.w	r3, r3, #3
 8005c90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	689a      	ldr	r2, [r3, #8]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	021b      	lsls	r3, r3, #8
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005caa:	f023 030c 	bic.w	r3, r3, #12
 8005cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	68da      	ldr	r2, [r3, #12]
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	69db      	ldr	r3, [r3, #28]
 8005cc4:	021b      	lsls	r3, r3, #8
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	011a      	lsls	r2, r3, #4
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	031b      	lsls	r3, r3, #12
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005ce8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005cf0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685a      	ldr	r2, [r3, #4]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	011b      	lsls	r3, r3, #4
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3718      	adds	r7, #24
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}
 8005d2e:	bf00      	nop

08005d30 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a24      	ldr	r2, [pc, #144]	; (8005dd0 <HAL_TIM_Encoder_Start+0xa0>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d013      	beq.n	8005d6c <HAL_TIM_Encoder_Start+0x3c>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d4c:	d00e      	beq.n	8005d6c <HAL_TIM_Encoder_Start+0x3c>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a20      	ldr	r2, [pc, #128]	; (8005dd4 <HAL_TIM_Encoder_Start+0xa4>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d009      	beq.n	8005d6c <HAL_TIM_Encoder_Start+0x3c>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a1e      	ldr	r2, [pc, #120]	; (8005dd8 <HAL_TIM_Encoder_Start+0xa8>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d004      	beq.n	8005d6c <HAL_TIM_Encoder_Start+0x3c>
 8005d62:	f640 1166 	movw	r1, #2406	; 0x966
 8005d66:	481d      	ldr	r0, [pc, #116]	; (8005ddc <HAL_TIM_Encoder_Start+0xac>)
 8005d68:	f7fb ffa6 	bl	8001cb8 <assert_failed>

  /* Enable the encoder interface channels */
  switch (Channel)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d002      	beq.n	8005d78 <HAL_TIM_Encoder_Start+0x48>
 8005d72:	2b04      	cmp	r3, #4
 8005d74:	d008      	beq.n	8005d88 <HAL_TIM_Encoder_Start+0x58>
 8005d76:	e00f      	b.n	8005d98 <HAL_TIM_Encoder_Start+0x68>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2100      	movs	r1, #0
 8005d80:	4618      	mov	r0, r3
 8005d82:	f001 fead 	bl	8007ae0 <TIM_CCxChannelCmd>
      break;
 8005d86:	e016      	b.n	8005db6 <HAL_TIM_Encoder_Start+0x86>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	2104      	movs	r1, #4
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 fea5 	bl	8007ae0 <TIM_CCxChannelCmd>
      break;
 8005d96:	e00e      	b.n	8005db6 <HAL_TIM_Encoder_Start+0x86>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	2100      	movs	r1, #0
 8005da0:	4618      	mov	r0, r3
 8005da2:	f001 fe9d 	bl	8007ae0 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2201      	movs	r2, #1
 8005dac:	2104      	movs	r1, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f001 fe96 	bl	8007ae0 <TIM_CCxChannelCmd>
     break;
 8005db4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	6812      	ldr	r2, [r2, #0]
 8005dbe:	6812      	ldr	r2, [r2, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3708      	adds	r7, #8
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}
 8005dd0:	40012c00 	.word	0x40012c00
 8005dd4:	40000400 	.word	0x40000400
 8005dd8:	40000800 	.word	0x40000800
 8005ddc:	08008be4 	.word	0x08008be4

08005de0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	f003 0302 	and.w	r3, r3, #2
 8005df2:	2b02      	cmp	r3, #2
 8005df4:	d122      	bne.n	8005e3c <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	f003 0302 	and.w	r3, r3, #2
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d11b      	bne.n	8005e3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0202 	mvn.w	r2, #2
 8005e0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2201      	movs	r2, #1
 8005e12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	699b      	ldr	r3, [r3, #24]
 8005e1a:	f003 0303 	and.w	r3, r3, #3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f7fb fe9e 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 8005e28:	e005      	b.n	8005e36 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 ffee 	bl	8006e0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 fff4 	bl	8006e1e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	f003 0304 	and.w	r3, r3, #4
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d122      	bne.n	8005e90 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	f003 0304 	and.w	r3, r3, #4
 8005e54:	2b04      	cmp	r3, #4
 8005e56:	d11b      	bne.n	8005e90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f06f 0204 	mvn.w	r2, #4
 8005e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2202      	movs	r2, #2
 8005e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d003      	beq.n	8005e7e <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f7fb fe74 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 8005e7c:	e005      	b.n	8005e8a <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 ffc4 	bl	8006e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 ffca 	bl	8006e1e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	f003 0308 	and.w	r3, r3, #8
 8005e9a:	2b08      	cmp	r3, #8
 8005e9c:	d122      	bne.n	8005ee4 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	f003 0308 	and.w	r3, r3, #8
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d11b      	bne.n	8005ee4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0208 	mvn.w	r2, #8
 8005eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2204      	movs	r2, #4
 8005eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	f003 0303 	and.w	r3, r3, #3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7fb fe4a 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 8005ed0:	e005      	b.n	8005ede <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 ff9a 	bl	8006e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 ffa0 	bl	8006e1e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	f003 0310 	and.w	r3, r3, #16
 8005eee:	2b10      	cmp	r3, #16
 8005ef0:	d122      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	f003 0310 	and.w	r3, r3, #16
 8005efc:	2b10      	cmp	r3, #16
 8005efe:	d11b      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f06f 0210 	mvn.w	r2, #16
 8005f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2208      	movs	r2, #8
 8005f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f7fb fe20 	bl	8001b64 <HAL_TIM_IC_CaptureCallback>
 8005f24:	e005      	b.n	8005f32 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 ff70 	bl	8006e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 ff76 	bl	8006e1e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d10e      	bne.n	8005f64 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68db      	ldr	r3, [r3, #12]
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d107      	bne.n	8005f64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f06f 0201 	mvn.w	r2, #1
 8005f5c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f7fb fd82 	bl	8001a68 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f6e:	2b80      	cmp	r3, #128	; 0x80
 8005f70:	d10e      	bne.n	8005f90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f7c:	2b80      	cmp	r3, #128	; 0x80
 8005f7e:	d107      	bne.n	8005f90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005f88:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f001 ff65 	bl	8007e5a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f9a:	2b40      	cmp	r3, #64	; 0x40
 8005f9c:	d10e      	bne.n	8005fbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68db      	ldr	r3, [r3, #12]
 8005fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fa8:	2b40      	cmp	r3, #64	; 0x40
 8005faa:	d107      	bne.n	8005fbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005fb4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 ff3a 	bl	8006e30 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	691b      	ldr	r3, [r3, #16]
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b20      	cmp	r3, #32
 8005fc8:	d10e      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	f003 0320 	and.w	r3, r3, #32
 8005fd4:	2b20      	cmp	r3, #32
 8005fd6:	d107      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f06f 0220 	mvn.w	r2, #32
 8005fe0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f001 ff30 	bl	8007e48 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8005fe8:	bf00      	nop
 8005fea:	3708      	adds	r7, #8
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a78      	ldr	r2, [pc, #480]	; (80061e4 <HAL_TIM_IC_ConfigChannel+0x1f4>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d013      	beq.n	800602e <HAL_TIM_IC_ConfigChannel+0x3e>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800600e:	d00e      	beq.n	800602e <HAL_TIM_IC_ConfigChannel+0x3e>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a74      	ldr	r2, [pc, #464]	; (80061e8 <HAL_TIM_IC_ConfigChannel+0x1f8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d009      	beq.n	800602e <HAL_TIM_IC_ConfigChannel+0x3e>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a73      	ldr	r2, [pc, #460]	; (80061ec <HAL_TIM_IC_ConfigChannel+0x1fc>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d004      	beq.n	800602e <HAL_TIM_IC_ConfigChannel+0x3e>
 8006024:	f640 31bd 	movw	r1, #3005	; 0xbbd
 8006028:	4871      	ldr	r0, [pc, #452]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 800602a:	f7fb fe45 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d008      	beq.n	8006048 <HAL_TIM_IC_ConfigChannel+0x58>
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2b02      	cmp	r3, #2
 800603c:	d004      	beq.n	8006048 <HAL_TIM_IC_ConfigChannel+0x58>
 800603e:	f640 31be 	movw	r1, #3006	; 0xbbe
 8006042:	486b      	ldr	r0, [pc, #428]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 8006044:	f7fb fe38 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	2b01      	cmp	r3, #1
 800604e:	d00c      	beq.n	800606a <HAL_TIM_IC_ConfigChannel+0x7a>
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	2b02      	cmp	r3, #2
 8006056:	d008      	beq.n	800606a <HAL_TIM_IC_ConfigChannel+0x7a>
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2b03      	cmp	r3, #3
 800605e:	d004      	beq.n	800606a <HAL_TIM_IC_ConfigChannel+0x7a>
 8006060:	f640 31bf 	movw	r1, #3007	; 0xbbf
 8006064:	4862      	ldr	r0, [pc, #392]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 8006066:	f7fb fe27 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d010      	beq.n	8006094 <HAL_TIM_IC_ConfigChannel+0xa4>
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	2b04      	cmp	r3, #4
 8006078:	d00c      	beq.n	8006094 <HAL_TIM_IC_ConfigChannel+0xa4>
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	2b08      	cmp	r3, #8
 8006080:	d008      	beq.n	8006094 <HAL_TIM_IC_ConfigChannel+0xa4>
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	2b0c      	cmp	r3, #12
 8006088:	d004      	beq.n	8006094 <HAL_TIM_IC_ConfigChannel+0xa4>
 800608a:	f44f 613c 	mov.w	r1, #3008	; 0xbc0
 800608e:	4858      	ldr	r0, [pc, #352]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 8006090:	f7fb fe12 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	2b0f      	cmp	r3, #15
 800609a:	d904      	bls.n	80060a6 <HAL_TIM_IC_ConfigChannel+0xb6>
 800609c:	f640 31c1 	movw	r1, #3009	; 0xbc1
 80060a0:	4853      	ldr	r0, [pc, #332]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 80060a2:	f7fb fe09 	bl	8001cb8 <assert_failed>

  __HAL_LOCK(htim);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_TIM_IC_ConfigChannel+0xc4>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e0dd      	b.n	8006270 <HAL_TIM_IC_ConfigChannel+0x280>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2202      	movs	r2, #2
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d11b      	bne.n	8006102 <HAL_TIM_IC_ConfigChannel+0x112>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6818      	ldr	r0, [r3, #0]
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	6819      	ldr	r1, [r3, #0]
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f001 fb3f 	bl	800775c <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	6992      	ldr	r2, [r2, #24]
 80060e8:	f022 020c 	bic.w	r2, r2, #12
 80060ec:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	6812      	ldr	r2, [r2, #0]
 80060f6:	6991      	ldr	r1, [r2, #24]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	6892      	ldr	r2, [r2, #8]
 80060fc:	430a      	orrs	r2, r1
 80060fe:	619a      	str	r2, [r3, #24]
 8006100:	e0ad      	b.n	800625e <HAL_TIM_IC_ConfigChannel+0x26e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2b04      	cmp	r3, #4
 8006106:	d135      	bne.n	8006174 <HAL_TIM_IC_ConfigChannel+0x184>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a35      	ldr	r2, [pc, #212]	; (80061e4 <HAL_TIM_IC_ConfigChannel+0x1f4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d013      	beq.n	800613a <HAL_TIM_IC_ConfigChannel+0x14a>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800611a:	d00e      	beq.n	800613a <HAL_TIM_IC_ConfigChannel+0x14a>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a31      	ldr	r2, [pc, #196]	; (80061e8 <HAL_TIM_IC_ConfigChannel+0x1f8>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d009      	beq.n	800613a <HAL_TIM_IC_ConfigChannel+0x14a>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a30      	ldr	r2, [pc, #192]	; (80061ec <HAL_TIM_IC_ConfigChannel+0x1fc>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d004      	beq.n	800613a <HAL_TIM_IC_ConfigChannel+0x14a>
 8006130:	f640 31d8 	movw	r1, #3032	; 0xbd8
 8006134:	482e      	ldr	r0, [pc, #184]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 8006136:	f7fb fdbf 	bl	8001cb8 <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6818      	ldr	r0, [r3, #0]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	6819      	ldr	r1, [r3, #0]
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	f001 fb97 	bl	800787c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	6812      	ldr	r2, [r2, #0]
 8006156:	6992      	ldr	r2, [r2, #24]
 8006158:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800615c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	6812      	ldr	r2, [r2, #0]
 8006166:	6991      	ldr	r1, [r2, #24]
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	6892      	ldr	r2, [r2, #8]
 800616c:	0212      	lsls	r2, r2, #8
 800616e:	430a      	orrs	r2, r1
 8006170:	619a      	str	r2, [r3, #24]
 8006172:	e074      	b.n	800625e <HAL_TIM_IC_ConfigChannel+0x26e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b08      	cmp	r3, #8
 8006178:	d13c      	bne.n	80061f4 <HAL_TIM_IC_ConfigChannel+0x204>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a19      	ldr	r2, [pc, #100]	; (80061e4 <HAL_TIM_IC_ConfigChannel+0x1f4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d013      	beq.n	80061ac <HAL_TIM_IC_ConfigChannel+0x1bc>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800618c:	d00e      	beq.n	80061ac <HAL_TIM_IC_ConfigChannel+0x1bc>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a15      	ldr	r2, [pc, #84]	; (80061e8 <HAL_TIM_IC_ConfigChannel+0x1f8>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d009      	beq.n	80061ac <HAL_TIM_IC_ConfigChannel+0x1bc>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a13      	ldr	r2, [pc, #76]	; (80061ec <HAL_TIM_IC_ConfigChannel+0x1fc>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d004      	beq.n	80061ac <HAL_TIM_IC_ConfigChannel+0x1bc>
 80061a2:	f640 31e8 	movw	r1, #3048	; 0xbe8
 80061a6:	4812      	ldr	r0, [pc, #72]	; (80061f0 <HAL_TIM_IC_ConfigChannel+0x200>)
 80061a8:	f7fb fd86 	bl	8001cb8 <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6818      	ldr	r0, [r3, #0]
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	6819      	ldr	r1, [r3, #0]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	f001 fbd1 	bl	8007962 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	6812      	ldr	r2, [r2, #0]
 80061c8:	69d2      	ldr	r2, [r2, #28]
 80061ca:	f022 020c 	bic.w	r2, r2, #12
 80061ce:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	6812      	ldr	r2, [r2, #0]
 80061d8:	69d1      	ldr	r1, [r2, #28]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	6892      	ldr	r2, [r2, #8]
 80061de:	430a      	orrs	r2, r1
 80061e0:	61da      	str	r2, [r3, #28]
 80061e2:	e03c      	b.n	800625e <HAL_TIM_IC_ConfigChannel+0x26e>
 80061e4:	40012c00 	.word	0x40012c00
 80061e8:	40000400 	.word	0x40000400
 80061ec:	40000800 	.word	0x40000800
 80061f0:	08008be4 	.word	0x08008be4
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a1f      	ldr	r2, [pc, #124]	; (8006278 <HAL_TIM_IC_ConfigChannel+0x288>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d013      	beq.n	8006226 <HAL_TIM_IC_ConfigChannel+0x236>
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006206:	d00e      	beq.n	8006226 <HAL_TIM_IC_ConfigChannel+0x236>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a1b      	ldr	r2, [pc, #108]	; (800627c <HAL_TIM_IC_ConfigChannel+0x28c>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d009      	beq.n	8006226 <HAL_TIM_IC_ConfigChannel+0x236>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a1a      	ldr	r2, [pc, #104]	; (8006280 <HAL_TIM_IC_ConfigChannel+0x290>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d004      	beq.n	8006226 <HAL_TIM_IC_ConfigChannel+0x236>
 800621c:	f640 31f8 	movw	r1, #3064	; 0xbf8
 8006220:	4818      	ldr	r0, [pc, #96]	; (8006284 <HAL_TIM_IC_ConfigChannel+0x294>)
 8006222:	f7fb fd49 	bl	8001cb8 <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6818      	ldr	r0, [r3, #0]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	6819      	ldr	r1, [r3, #0]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	685a      	ldr	r2, [r3, #4]
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	f001 fbd3 	bl	80079e0 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	6812      	ldr	r2, [r2, #0]
 8006242:	69d2      	ldr	r2, [r2, #28]
 8006244:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006248:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	6812      	ldr	r2, [r2, #0]
 8006252:	69d1      	ldr	r1, [r2, #28]
 8006254:	68ba      	ldr	r2, [r7, #8]
 8006256:	6892      	ldr	r2, [r2, #8]
 8006258:	0212      	lsls	r2, r2, #8
 800625a:	430a      	orrs	r2, r1
 800625c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	40012c00 	.word	0x40012c00
 800627c:	40000400 	.word	0x40000400
 8006280:	40000800 	.word	0x40000800
 8006284:	08008be4 	.word	0x08008be4

08006288 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800629a:	2b01      	cmp	r3, #1
 800629c:	d101      	bne.n	80062a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800629e:	2302      	movs	r3, #2
 80062a0:	e15c      	b.n	800655c <HAL_TIM_PWM_ConfigChannel+0x2d4>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2201      	movs	r2, #1
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d010      	beq.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d00d      	beq.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b08      	cmp	r3, #8
 80062ba:	d00a      	beq.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b0c      	cmp	r3, #12
 80062c0:	d007      	beq.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2b18      	cmp	r3, #24
 80062c6:	d004      	beq.n	80062d2 <HAL_TIM_PWM_ConfigChannel+0x4a>
 80062c8:	f640 411f 	movw	r1, #3103	; 0xc1f
 80062cc:	489a      	ldr	r0, [pc, #616]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80062ce:	f7fb fcf3 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b60      	cmp	r3, #96	; 0x60
 80062d8:	d008      	beq.n	80062ec <HAL_TIM_PWM_ConfigChannel+0x64>
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2b70      	cmp	r3, #112	; 0x70
 80062e0:	d004      	beq.n	80062ec <HAL_TIM_PWM_ConfigChannel+0x64>
 80062e2:	f44f 6142 	mov.w	r1, #3104	; 0xc20
 80062e6:	4894      	ldr	r0, [pc, #592]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80062e8:	f7fb fce6 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d008      	beq.n	8006306 <HAL_TIM_PWM_ConfigChannel+0x7e>
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d004      	beq.n	8006306 <HAL_TIM_PWM_ConfigChannel+0x7e>
 80062fc:	f640 4121 	movw	r1, #3105	; 0xc21
 8006300:	488d      	ldr	r0, [pc, #564]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006302:	f7fb fcd9 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d008      	beq.n	8006320 <HAL_TIM_PWM_ConfigChannel+0x98>
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	2b04      	cmp	r3, #4
 8006314:	d004      	beq.n	8006320 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006316:	f640 4122 	movw	r1, #3106	; 0xc22
 800631a:	4887      	ldr	r0, [pc, #540]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800631c:	f7fb fccc 	bl	8001cb8 <assert_failed>

  htim->State = HAL_TIM_STATE_BUSY;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b0c      	cmp	r3, #12
 800632c:	f200 810c 	bhi.w	8006548 <HAL_TIM_PWM_ConfigChannel+0x2c0>
 8006330:	a201      	add	r2, pc, #4	; (adr r2, 8006338 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 8006332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006336:	bf00      	nop
 8006338:	0800636d 	.word	0x0800636d
 800633c:	08006549 	.word	0x08006549
 8006340:	08006549 	.word	0x08006549
 8006344:	08006549 	.word	0x08006549
 8006348:	080063df 	.word	0x080063df
 800634c:	08006549 	.word	0x08006549
 8006350:	08006549 	.word	0x08006549
 8006354:	08006549 	.word	0x08006549
 8006358:	08006453 	.word	0x08006453
 800635c:	08006549 	.word	0x08006549
 8006360:	08006549 	.word	0x08006549
 8006364:	08006549 	.word	0x08006549
 8006368:	080064c5 	.word	0x080064c5
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a72      	ldr	r2, [pc, #456]	; (800653c <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d013      	beq.n	800639e <HAL_TIM_PWM_ConfigChannel+0x116>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800637e:	d00e      	beq.n	800639e <HAL_TIM_PWM_ConfigChannel+0x116>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a6e      	ldr	r2, [pc, #440]	; (8006540 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d009      	beq.n	800639e <HAL_TIM_PWM_ConfigChannel+0x116>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a6d      	ldr	r2, [pc, #436]	; (8006544 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d004      	beq.n	800639e <HAL_TIM_PWM_ConfigChannel+0x116>
 8006394:	f640 412a 	movw	r1, #3114	; 0xc2a
 8006398:	4867      	ldr	r0, [pc, #412]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800639a:	f7fb fc8d 	bl	8001cb8 <assert_failed>
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	68b9      	ldr	r1, [r7, #8]
 80063a4:	4618      	mov	r0, r3
 80063a6:	f000 fdb3 	bl	8006f10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	6812      	ldr	r2, [r2, #0]
 80063b2:	6992      	ldr	r2, [r2, #24]
 80063b4:	f042 0208 	orr.w	r2, r2, #8
 80063b8:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	6812      	ldr	r2, [r2, #0]
 80063c2:	6992      	ldr	r2, [r2, #24]
 80063c4:	f022 0204 	bic.w	r2, r2, #4
 80063c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	6812      	ldr	r2, [r2, #0]
 80063d2:	6991      	ldr	r1, [r2, #24]
 80063d4:	68ba      	ldr	r2, [r7, #8]
 80063d6:	6912      	ldr	r2, [r2, #16]
 80063d8:	430a      	orrs	r2, r1
 80063da:	619a      	str	r2, [r3, #24]
    }
    break;
 80063dc:	e0b5      	b.n	800654a <HAL_TIM_PWM_ConfigChannel+0x2c2>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a56      	ldr	r2, [pc, #344]	; (800653c <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d013      	beq.n	8006410 <HAL_TIM_PWM_ConfigChannel+0x188>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f0:	d00e      	beq.n	8006410 <HAL_TIM_PWM_ConfigChannel+0x188>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a52      	ldr	r2, [pc, #328]	; (8006540 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d009      	beq.n	8006410 <HAL_TIM_PWM_ConfigChannel+0x188>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a50      	ldr	r2, [pc, #320]	; (8006544 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d004      	beq.n	8006410 <HAL_TIM_PWM_ConfigChannel+0x188>
 8006406:	f640 4139 	movw	r1, #3129	; 0xc39
 800640a:	484b      	ldr	r0, [pc, #300]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800640c:	f7fb fc54 	bl	8001cb8 <assert_failed>
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68b9      	ldr	r1, [r7, #8]
 8006416:	4618      	mov	r0, r3
 8006418:	f000 fe10 	bl	800703c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	6812      	ldr	r2, [r2, #0]
 8006424:	6992      	ldr	r2, [r2, #24]
 8006426:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800642a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	68fa      	ldr	r2, [r7, #12]
 8006432:	6812      	ldr	r2, [r2, #0]
 8006434:	6992      	ldr	r2, [r2, #24]
 8006436:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800643a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	6812      	ldr	r2, [r2, #0]
 8006444:	6991      	ldr	r1, [r2, #24]
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	6912      	ldr	r2, [r2, #16]
 800644a:	0212      	lsls	r2, r2, #8
 800644c:	430a      	orrs	r2, r1
 800644e:	619a      	str	r2, [r3, #24]
    }
    break;
 8006450:	e07b      	b.n	800654a <HAL_TIM_PWM_ConfigChannel+0x2c2>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a39      	ldr	r2, [pc, #228]	; (800653c <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d013      	beq.n	8006484 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006464:	d00e      	beq.n	8006484 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a35      	ldr	r2, [pc, #212]	; (8006540 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d009      	beq.n	8006484 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a33      	ldr	r2, [pc, #204]	; (8006544 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d004      	beq.n	8006484 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 800647a:	f640 4148 	movw	r1, #3144	; 0xc48
 800647e:	482e      	ldr	r0, [pc, #184]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006480:	f7fb fc1a 	bl	8001cb8 <assert_failed>
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68b9      	ldr	r1, [r7, #8]
 800648a:	4618      	mov	r0, r3
 800648c:	f000 fe70 	bl	8007170 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	6812      	ldr	r2, [r2, #0]
 8006498:	69d2      	ldr	r2, [r2, #28]
 800649a:	f042 0208 	orr.w	r2, r2, #8
 800649e:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	6812      	ldr	r2, [r2, #0]
 80064a8:	69d2      	ldr	r2, [r2, #28]
 80064aa:	f022 0204 	bic.w	r2, r2, #4
 80064ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	6812      	ldr	r2, [r2, #0]
 80064b8:	69d1      	ldr	r1, [r2, #28]
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	6912      	ldr	r2, [r2, #16]
 80064be:	430a      	orrs	r2, r1
 80064c0:	61da      	str	r2, [r3, #28]
    }
    break;
 80064c2:	e042      	b.n	800654a <HAL_TIM_PWM_ConfigChannel+0x2c2>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a1c      	ldr	r2, [pc, #112]	; (800653c <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d013      	beq.n	80064f6 <HAL_TIM_PWM_ConfigChannel+0x26e>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064d6:	d00e      	beq.n	80064f6 <HAL_TIM_PWM_ConfigChannel+0x26e>
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a18      	ldr	r2, [pc, #96]	; (8006540 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d009      	beq.n	80064f6 <HAL_TIM_PWM_ConfigChannel+0x26e>
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a17      	ldr	r2, [pc, #92]	; (8006544 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d004      	beq.n	80064f6 <HAL_TIM_PWM_ConfigChannel+0x26e>
 80064ec:	f640 4157 	movw	r1, #3159	; 0xc57
 80064f0:	4811      	ldr	r0, [pc, #68]	; (8006538 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80064f2:	f7fb fbe1 	bl	8001cb8 <assert_failed>
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68b9      	ldr	r1, [r7, #8]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 fed1 	bl	80072a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	6812      	ldr	r2, [r2, #0]
 800650a:	69d2      	ldr	r2, [r2, #28]
 800650c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006510:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	6812      	ldr	r2, [r2, #0]
 800651a:	69d2      	ldr	r2, [r2, #28]
 800651c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006520:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	6812      	ldr	r2, [r2, #0]
 800652a:	69d1      	ldr	r1, [r2, #28]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	6912      	ldr	r2, [r2, #16]
 8006530:	0212      	lsls	r2, r2, #8
 8006532:	430a      	orrs	r2, r1
 8006534:	61da      	str	r2, [r3, #28]
    }
    break;
 8006536:	e008      	b.n	800654a <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8006538:	08008be4 	.word	0x08008be4
 800653c:	40012c00 	.word	0x40012c00
 8006540:	40000400 	.word	0x40000400
 8006544:	40000800 	.word	0x40000800

    default:
    break;
 8006548:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_TIM_ConfigClockSource+0x1c>
 800657c:	2302      	movs	r3, #2
 800657e:	e2e6      	b.n	8006b4e <HAL_TIM_ConfigClockSource+0x5ea>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2202      	movs	r2, #2
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006598:	d029      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065a2:	d024      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d020      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b10      	cmp	r3, #16
 80065b2:	d01c      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	d018      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2b30      	cmp	r3, #48	; 0x30
 80065c2:	d014      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b40      	cmp	r3, #64	; 0x40
 80065ca:	d010      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b50      	cmp	r3, #80	; 0x50
 80065d2:	d00c      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b60      	cmp	r3, #96	; 0x60
 80065da:	d008      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b70      	cmp	r3, #112	; 0x70
 80065e2:	d004      	beq.n	80065ee <HAL_TIM_ConfigClockSource+0x8a>
 80065e4:	f640 7159 	movw	r1, #3929	; 0xf59
 80065e8:	489a      	ldr	r0, [pc, #616]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 80065ea:	f7fb fb65 	bl	8001cb8 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80065fc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006604:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2b40      	cmp	r3, #64	; 0x40
 8006614:	f000 81be 	beq.w	8006994 <HAL_TIM_ConfigClockSource+0x430>
 8006618:	2b40      	cmp	r3, #64	; 0x40
 800661a:	d80f      	bhi.n	800663c <HAL_TIM_ConfigClockSource+0xd8>
 800661c:	2b10      	cmp	r3, #16
 800661e:	f000 8225 	beq.w	8006a6c <HAL_TIM_ConfigClockSource+0x508>
 8006622:	2b10      	cmp	r3, #16
 8006624:	d803      	bhi.n	800662e <HAL_TIM_ConfigClockSource+0xca>
 8006626:	2b00      	cmp	r3, #0
 8006628:	f000 8200 	beq.w	8006a2c <HAL_TIM_ConfigClockSource+0x4c8>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800662c:	e286      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
  switch (sClockSourceConfig->ClockSource)
 800662e:	2b20      	cmp	r3, #32
 8006630:	f000 8244 	beq.w	8006abc <HAL_TIM_ConfigClockSource+0x558>
 8006634:	2b30      	cmp	r3, #48	; 0x30
 8006636:	f000 8261 	beq.w	8006afc <HAL_TIM_ConfigClockSource+0x598>
    break;
 800663a:	e27f      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
  switch (sClockSourceConfig->ClockSource)
 800663c:	2b70      	cmp	r3, #112	; 0x70
 800663e:	d032      	beq.n	80066a6 <HAL_TIM_ConfigClockSource+0x142>
 8006640:	2b70      	cmp	r3, #112	; 0x70
 8006642:	d806      	bhi.n	8006652 <HAL_TIM_ConfigClockSource+0xee>
 8006644:	2b50      	cmp	r3, #80	; 0x50
 8006646:	f000 810d 	beq.w	8006864 <HAL_TIM_ConfigClockSource+0x300>
 800664a:	2b60      	cmp	r3, #96	; 0x60
 800664c:	f000 8156 	beq.w	80068fc <HAL_TIM_ConfigClockSource+0x398>
    break;
 8006650:	e274      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
  switch (sClockSourceConfig->ClockSource)
 8006652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006656:	d004      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0xfe>
 8006658:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800665c:	f000 8092 	beq.w	8006784 <HAL_TIM_ConfigClockSource+0x220>
    break;
 8006660:	e26c      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a7c      	ldr	r2, [pc, #496]	; (8006858 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d013      	beq.n	8006694 <HAL_TIM_ConfigClockSource+0x130>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006674:	d00e      	beq.n	8006694 <HAL_TIM_ConfigClockSource+0x130>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a78      	ldr	r2, [pc, #480]	; (800685c <HAL_TIM_ConfigClockSource+0x2f8>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d009      	beq.n	8006694 <HAL_TIM_ConfigClockSource+0x130>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a76      	ldr	r2, [pc, #472]	; (8006860 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d004      	beq.n	8006694 <HAL_TIM_ConfigClockSource+0x130>
 800668a:	f640 7165 	movw	r1, #3941	; 0xf65
 800668e:	4871      	ldr	r0, [pc, #452]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006690:	f7fb fb12 	bl	8001cb8 <assert_failed>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	6892      	ldr	r2, [r2, #8]
 800669e:	f022 0207 	bic.w	r2, r2, #7
 80066a2:	609a      	str	r2, [r3, #8]
    break;
 80066a4:	e24a      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a6b      	ldr	r2, [pc, #428]	; (8006858 <HAL_TIM_ConfigClockSource+0x2f4>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d013      	beq.n	80066d8 <HAL_TIM_ConfigClockSource+0x174>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b8:	d00e      	beq.n	80066d8 <HAL_TIM_ConfigClockSource+0x174>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a67      	ldr	r2, [pc, #412]	; (800685c <HAL_TIM_ConfigClockSource+0x2f8>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d009      	beq.n	80066d8 <HAL_TIM_ConfigClockSource+0x174>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a65      	ldr	r2, [pc, #404]	; (8006860 <HAL_TIM_ConfigClockSource+0x2fc>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d004      	beq.n	80066d8 <HAL_TIM_ConfigClockSource+0x174>
 80066ce:	f640 716e 	movw	r1, #3950	; 0xf6e
 80066d2:	4860      	ldr	r0, [pc, #384]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 80066d4:	f7fb faf0 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d013      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x1a4>
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066e8:	d00e      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x1a4>
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066f2:	d009      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x1a4>
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80066fc:	d004      	beq.n	8006708 <HAL_TIM_ConfigClockSource+0x1a4>
 80066fe:	f640 7171 	movw	r1, #3953	; 0xf71
 8006702:	4854      	ldr	r0, [pc, #336]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006704:	f7fb fad8 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006710:	d014      	beq.n	800673c <HAL_TIM_ConfigClockSource+0x1d8>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d010      	beq.n	800673c <HAL_TIM_ConfigClockSource+0x1d8>
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00c      	beq.n	800673c <HAL_TIM_ConfigClockSource+0x1d8>
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	2b02      	cmp	r3, #2
 8006728:	d008      	beq.n	800673c <HAL_TIM_ConfigClockSource+0x1d8>
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	2b0a      	cmp	r3, #10
 8006730:	d004      	beq.n	800673c <HAL_TIM_ConfigClockSource+0x1d8>
 8006732:	f640 7172 	movw	r1, #3954	; 0xf72
 8006736:	4847      	ldr	r0, [pc, #284]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006738:	f7fb fabe 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	2b0f      	cmp	r3, #15
 8006742:	d904      	bls.n	800674e <HAL_TIM_ConfigClockSource+0x1ea>
 8006744:	f640 7173 	movw	r1, #3955	; 0xf73
 8006748:	4842      	ldr	r0, [pc, #264]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 800674a:	f7fb fab5 	bl	8001cb8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6818      	ldr	r0, [r3, #0]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	6899      	ldr	r1, [r3, #8]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	685a      	ldr	r2, [r3, #4]
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f001 f99e 	bl	8007a9e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006770:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006778:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68fa      	ldr	r2, [r7, #12]
 8006780:	609a      	str	r2, [r3, #8]
    break;
 8006782:	e1db      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a33      	ldr	r2, [pc, #204]	; (8006858 <HAL_TIM_ConfigClockSource+0x2f4>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d013      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x252>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006796:	d00e      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x252>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a2f      	ldr	r2, [pc, #188]	; (800685c <HAL_TIM_ConfigClockSource+0x2f8>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d009      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x252>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a2e      	ldr	r2, [pc, #184]	; (8006860 <HAL_TIM_ConfigClockSource+0x2fc>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d004      	beq.n	80067b6 <HAL_TIM_ConfigClockSource+0x252>
 80067ac:	f640 7188 	movw	r1, #3976	; 0xf88
 80067b0:	4828      	ldr	r0, [pc, #160]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 80067b2:	f7fb fa81 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d013      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x282>
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067c6:	d00e      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x282>
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067d0:	d009      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x282>
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80067da:	d004      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x282>
 80067dc:	f640 718b 	movw	r1, #3979	; 0xf8b
 80067e0:	481c      	ldr	r0, [pc, #112]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 80067e2:	f7fb fa69 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ee:	d014      	beq.n	800681a <HAL_TIM_ConfigClockSource+0x2b6>
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d010      	beq.n	800681a <HAL_TIM_ConfigClockSource+0x2b6>
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d00c      	beq.n	800681a <HAL_TIM_ConfigClockSource+0x2b6>
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	2b02      	cmp	r3, #2
 8006806:	d008      	beq.n	800681a <HAL_TIM_ConfigClockSource+0x2b6>
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	2b0a      	cmp	r3, #10
 800680e:	d004      	beq.n	800681a <HAL_TIM_ConfigClockSource+0x2b6>
 8006810:	f640 718c 	movw	r1, #3980	; 0xf8c
 8006814:	480f      	ldr	r0, [pc, #60]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006816:	f7fb fa4f 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	2b0f      	cmp	r3, #15
 8006820:	d904      	bls.n	800682c <HAL_TIM_ConfigClockSource+0x2c8>
 8006822:	f640 718d 	movw	r1, #3981	; 0xf8d
 8006826:	480b      	ldr	r0, [pc, #44]	; (8006854 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006828:	f7fb fa46 	bl	8001cb8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6818      	ldr	r0, [r3, #0]
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	6899      	ldr	r1, [r3, #8]
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	685a      	ldr	r2, [r3, #4]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f001 f92f 	bl	8007a9e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	6812      	ldr	r2, [r2, #0]
 8006848:	6892      	ldr	r2, [r2, #8]
 800684a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800684e:	609a      	str	r2, [r3, #8]
    break;
 8006850:	e174      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
 8006852:	bf00      	nop
 8006854:	08008be4 	.word	0x08008be4
 8006858:	40012c00 	.word	0x40012c00
 800685c:	40000400 	.word	0x40000400
 8006860:	40000800 	.word	0x40000800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a90      	ldr	r2, [pc, #576]	; (8006aac <HAL_TIM_ConfigClockSource+0x548>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d013      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x332>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006876:	d00e      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x332>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a8c      	ldr	r2, [pc, #560]	; (8006ab0 <HAL_TIM_ConfigClockSource+0x54c>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d009      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x332>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a8b      	ldr	r2, [pc, #556]	; (8006ab4 <HAL_TIM_ConfigClockSource+0x550>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d004      	beq.n	8006896 <HAL_TIM_ConfigClockSource+0x332>
 800688c:	f640 719c 	movw	r1, #3996	; 0xf9c
 8006890:	4889      	ldr	r0, [pc, #548]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 8006892:	f7fb fa11 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800689e:	d014      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x366>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d010      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x366>
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d00c      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x366>
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d008      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x366>
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	2b0a      	cmp	r3, #10
 80068be:	d004      	beq.n	80068ca <HAL_TIM_ConfigClockSource+0x366>
 80068c0:	f640 719f 	movw	r1, #3999	; 0xf9f
 80068c4:	487c      	ldr	r0, [pc, #496]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 80068c6:	f7fb f9f7 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	2b0f      	cmp	r3, #15
 80068d0:	d904      	bls.n	80068dc <HAL_TIM_ConfigClockSource+0x378>
 80068d2:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80068d6:	4878      	ldr	r0, [pc, #480]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 80068d8:	f7fb f9ee 	bl	8001cb8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6818      	ldr	r0, [r3, #0]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	6859      	ldr	r1, [r3, #4]
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	461a      	mov	r2, r3
 80068ea:	f000 ff95 	bl	8007818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2150      	movs	r1, #80	; 0x50
 80068f4:	4618      	mov	r0, r3
 80068f6:	f001 f8b3 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 80068fa:	e11f      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a6a      	ldr	r2, [pc, #424]	; (8006aac <HAL_TIM_ConfigClockSource+0x548>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d013      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x3ca>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800690e:	d00e      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x3ca>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a66      	ldr	r2, [pc, #408]	; (8006ab0 <HAL_TIM_ConfigClockSource+0x54c>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d009      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x3ca>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a65      	ldr	r2, [pc, #404]	; (8006ab4 <HAL_TIM_ConfigClockSource+0x550>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d004      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x3ca>
 8006924:	f640 71ab 	movw	r1, #4011	; 0xfab
 8006928:	4863      	ldr	r0, [pc, #396]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 800692a:	f7fb f9c5 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006936:	d014      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x3fe>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d010      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x3fe>
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00c      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x3fe>
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	2b02      	cmp	r3, #2
 800694e:	d008      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x3fe>
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	2b0a      	cmp	r3, #10
 8006956:	d004      	beq.n	8006962 <HAL_TIM_ConfigClockSource+0x3fe>
 8006958:	f640 71ae 	movw	r1, #4014	; 0xfae
 800695c:	4856      	ldr	r0, [pc, #344]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 800695e:	f7fb f9ab 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	2b0f      	cmp	r3, #15
 8006968:	d904      	bls.n	8006974 <HAL_TIM_ConfigClockSource+0x410>
 800696a:	f640 71af 	movw	r1, #4015	; 0xfaf
 800696e:	4852      	ldr	r0, [pc, #328]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 8006970:	f7fb f9a2 	bl	8001cb8 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6818      	ldr	r0, [r3, #0]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	6859      	ldr	r1, [r3, #4]
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	461a      	mov	r2, r3
 8006982:	f000 ffbb 	bl	80078fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2160      	movs	r1, #96	; 0x60
 800698c:	4618      	mov	r0, r3
 800698e:	f001 f867 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 8006992:	e0d3      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a44      	ldr	r2, [pc, #272]	; (8006aac <HAL_TIM_ConfigClockSource+0x548>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d013      	beq.n	80069c6 <HAL_TIM_ConfigClockSource+0x462>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069a6:	d00e      	beq.n	80069c6 <HAL_TIM_ConfigClockSource+0x462>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a40      	ldr	r2, [pc, #256]	; (8006ab0 <HAL_TIM_ConfigClockSource+0x54c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d009      	beq.n	80069c6 <HAL_TIM_ConfigClockSource+0x462>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a3f      	ldr	r2, [pc, #252]	; (8006ab4 <HAL_TIM_ConfigClockSource+0x550>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d004      	beq.n	80069c6 <HAL_TIM_ConfigClockSource+0x462>
 80069bc:	f640 71ba 	movw	r1, #4026	; 0xfba
 80069c0:	483d      	ldr	r0, [pc, #244]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 80069c2:	f7fb f979 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069ce:	d014      	beq.n	80069fa <HAL_TIM_ConfigClockSource+0x496>
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d010      	beq.n	80069fa <HAL_TIM_ConfigClockSource+0x496>
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00c      	beq.n	80069fa <HAL_TIM_ConfigClockSource+0x496>
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	d008      	beq.n	80069fa <HAL_TIM_ConfigClockSource+0x496>
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	2b0a      	cmp	r3, #10
 80069ee:	d004      	beq.n	80069fa <HAL_TIM_ConfigClockSource+0x496>
 80069f0:	f640 71bd 	movw	r1, #4029	; 0xfbd
 80069f4:	4830      	ldr	r0, [pc, #192]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 80069f6:	f7fb f95f 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	2b0f      	cmp	r3, #15
 8006a00:	d904      	bls.n	8006a0c <HAL_TIM_ConfigClockSource+0x4a8>
 8006a02:	f640 71be 	movw	r1, #4030	; 0xfbe
 8006a06:	482c      	ldr	r0, [pc, #176]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 8006a08:	f7fb f956 	bl	8001cb8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	6859      	ldr	r1, [r3, #4]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	461a      	mov	r2, r3
 8006a1a:	f000 fefd 	bl	8007818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	2140      	movs	r1, #64	; 0x40
 8006a24:	4618      	mov	r0, r3
 8006a26:	f001 f81b 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 8006a2a:	e087      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1e      	ldr	r2, [pc, #120]	; (8006aac <HAL_TIM_ConfigClockSource+0x548>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d013      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x4fa>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a3e:	d00e      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x4fa>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a1a      	ldr	r2, [pc, #104]	; (8006ab0 <HAL_TIM_ConfigClockSource+0x54c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d009      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x4fa>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a19      	ldr	r2, [pc, #100]	; (8006ab4 <HAL_TIM_ConfigClockSource+0x550>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d004      	beq.n	8006a5e <HAL_TIM_ConfigClockSource+0x4fa>
 8006a54:	f640 71c9 	movw	r1, #4041	; 0xfc9
 8006a58:	4817      	ldr	r0, [pc, #92]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 8006a5a:	f7fb f92d 	bl	8001cb8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	2100      	movs	r1, #0
 8006a64:	4618      	mov	r0, r3
 8006a66:	f000 fffb 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 8006a6a:	e067      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a0e      	ldr	r2, [pc, #56]	; (8006aac <HAL_TIM_ConfigClockSource+0x548>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d013      	beq.n	8006a9e <HAL_TIM_ConfigClockSource+0x53a>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a7e:	d00e      	beq.n	8006a9e <HAL_TIM_ConfigClockSource+0x53a>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a0a      	ldr	r2, [pc, #40]	; (8006ab0 <HAL_TIM_ConfigClockSource+0x54c>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d009      	beq.n	8006a9e <HAL_TIM_ConfigClockSource+0x53a>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a09      	ldr	r2, [pc, #36]	; (8006ab4 <HAL_TIM_ConfigClockSource+0x550>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d004      	beq.n	8006a9e <HAL_TIM_ConfigClockSource+0x53a>
 8006a94:	f640 71d1 	movw	r1, #4049	; 0xfd1
 8006a98:	4807      	ldr	r0, [pc, #28]	; (8006ab8 <HAL_TIM_ConfigClockSource+0x554>)
 8006a9a:	f7fb f90d 	bl	8001cb8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2110      	movs	r1, #16
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f000 ffdb 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 8006aaa:	e047      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
 8006aac:	40012c00 	.word	0x40012c00
 8006ab0:	40000400 	.word	0x40000400
 8006ab4:	40000800 	.word	0x40000800
 8006ab8:	08008be4 	.word	0x08008be4
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a25      	ldr	r2, [pc, #148]	; (8006b58 <HAL_TIM_ConfigClockSource+0x5f4>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d013      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0x58a>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ace:	d00e      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0x58a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a21      	ldr	r2, [pc, #132]	; (8006b5c <HAL_TIM_ConfigClockSource+0x5f8>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d009      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0x58a>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a20      	ldr	r2, [pc, #128]	; (8006b60 <HAL_TIM_ConfigClockSource+0x5fc>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d004      	beq.n	8006aee <HAL_TIM_ConfigClockSource+0x58a>
 8006ae4:	f640 71d9 	movw	r1, #4057	; 0xfd9
 8006ae8:	481e      	ldr	r0, [pc, #120]	; (8006b64 <HAL_TIM_ConfigClockSource+0x600>)
 8006aea:	f7fb f8e5 	bl	8001cb8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	2120      	movs	r1, #32
 8006af4:	4618      	mov	r0, r3
 8006af6:	f000 ffb3 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 8006afa:	e01f      	b.n	8006b3c <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a15      	ldr	r2, [pc, #84]	; (8006b58 <HAL_TIM_ConfigClockSource+0x5f4>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d013      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x5ca>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b0e:	d00e      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x5ca>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a11      	ldr	r2, [pc, #68]	; (8006b5c <HAL_TIM_ConfigClockSource+0x5f8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d009      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x5ca>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a10      	ldr	r2, [pc, #64]	; (8006b60 <HAL_TIM_ConfigClockSource+0x5fc>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d004      	beq.n	8006b2e <HAL_TIM_ConfigClockSource+0x5ca>
 8006b24:	f640 71e1 	movw	r1, #4065	; 0xfe1
 8006b28:	480e      	ldr	r0, [pc, #56]	; (8006b64 <HAL_TIM_ConfigClockSource+0x600>)
 8006b2a:	f7fb f8c5 	bl	8001cb8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2130      	movs	r1, #48	; 0x30
 8006b34:	4618      	mov	r0, r3
 8006b36:	f000 ff93 	bl	8007a60 <TIM_ITRx_SetConfig>
    break;
 8006b3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3710      	adds	r7, #16
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	40012c00 	.word	0x40012c00
 8006b5c:	40000400 	.word	0x40000400
 8006b60:	40000800 	.word	0x40000800
 8006b64:	08008be4 	.word	0x08008be4

08006b68 <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b082      	sub	sp, #8
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a42      	ldr	r2, [pc, #264]	; (8006c80 <HAL_TIM_SlaveConfigSynchronization+0x118>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d013      	beq.n	8006ba4 <HAL_TIM_SlaveConfigSynchronization+0x3c>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b84:	d00e      	beq.n	8006ba4 <HAL_TIM_SlaveConfigSynchronization+0x3c>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a3e      	ldr	r2, [pc, #248]	; (8006c84 <HAL_TIM_SlaveConfigSynchronization+0x11c>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d009      	beq.n	8006ba4 <HAL_TIM_SlaveConfigSynchronization+0x3c>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a3c      	ldr	r2, [pc, #240]	; (8006c88 <HAL_TIM_SlaveConfigSynchronization+0x120>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d004      	beq.n	8006ba4 <HAL_TIM_SlaveConfigSynchronization+0x3c>
 8006b9a:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8006b9e:	483b      	ldr	r0, [pc, #236]	; (8006c8c <HAL_TIM_SlaveConfigSynchronization+0x124>)
 8006ba0:	f7fb f88a 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d014      	beq.n	8006bd6 <HAL_TIM_SlaveConfigSynchronization+0x6e>
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b05      	cmp	r3, #5
 8006bb2:	d010      	beq.n	8006bd6 <HAL_TIM_SlaveConfigSynchronization+0x6e>
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b04      	cmp	r3, #4
 8006bba:	d00c      	beq.n	8006bd6 <HAL_TIM_SlaveConfigSynchronization+0x6e>
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b06      	cmp	r3, #6
 8006bc2:	d008      	beq.n	8006bd6 <HAL_TIM_SlaveConfigSynchronization+0x6e>
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2b07      	cmp	r3, #7
 8006bca:	d004      	beq.n	8006bd6 <HAL_TIM_SlaveConfigSynchronization+0x6e>
 8006bcc:	f241 0121 	movw	r1, #4129	; 0x1021
 8006bd0:	482e      	ldr	r0, [pc, #184]	; (8006c8c <HAL_TIM_SlaveConfigSynchronization+0x124>)
 8006bd2:	f7fb f871 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d020      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	2b10      	cmp	r3, #16
 8006be4:	d01c      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	2b20      	cmp	r3, #32
 8006bec:	d018      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	685b      	ldr	r3, [r3, #4]
 8006bf2:	2b30      	cmp	r3, #48	; 0x30
 8006bf4:	d014      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2b40      	cmp	r3, #64	; 0x40
 8006bfc:	d010      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	2b50      	cmp	r3, #80	; 0x50
 8006c04:	d00c      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	2b60      	cmp	r3, #96	; 0x60
 8006c0c:	d008      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	2b70      	cmp	r3, #112	; 0x70
 8006c14:	d004      	beq.n	8006c20 <HAL_TIM_SlaveConfigSynchronization+0xb8>
 8006c16:	f241 0122 	movw	r1, #4130	; 0x1022
 8006c1a:	481c      	ldr	r0, [pc, #112]	; (8006c8c <HAL_TIM_SlaveConfigSynchronization+0x124>)
 8006c1c:	f7fb f84c 	bl	8001cb8 <assert_failed>

  __HAL_LOCK(htim);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d101      	bne.n	8006c2e <HAL_TIM_SlaveConfigSynchronization+0xc6>
 8006c2a:	2302      	movs	r3, #2
 8006c2c:	e024      	b.n	8006c78 <HAL_TIM_SlaveConfigSynchronization+0x110>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2201      	movs	r2, #1
 8006c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2202      	movs	r2, #2
 8006c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8006c3e:	6839      	ldr	r1, [r7, #0]
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fb93 	bl	800736c <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	6812      	ldr	r2, [r2, #0]
 8006c4e:	68d2      	ldr	r2, [r2, #12]
 8006c50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c54:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	6812      	ldr	r2, [r2, #0]
 8006c5e:	68d2      	ldr	r2, [r2, #12]
 8006c60:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006c64:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
    }
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3708      	adds	r7, #8
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	40012c00 	.word	0x40012c00
 8006c84:	40000400 	.word	0x40000400
 8006c88:	40000800 	.word	0x40000800
 8006c8c:	08008be4 	.word	0x08008be4

08006c90 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HAL_TIM_ReadCapturedValue+0x1c>
 8006ca8:	2302      	movs	r3, #2
 8006caa:	e0a3      	b.n	8006df4 <HAL_TIM_ReadCapturedValue+0x164>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	2b0c      	cmp	r3, #12
 8006cb8:	f200 8096 	bhi.w	8006de8 <HAL_TIM_ReadCapturedValue+0x158>
 8006cbc:	a201      	add	r2, pc, #4	; (adr r2, 8006cc4 <HAL_TIM_ReadCapturedValue+0x34>)
 8006cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cc2:	bf00      	nop
 8006cc4:	08006cf9 	.word	0x08006cf9
 8006cc8:	08006de9 	.word	0x08006de9
 8006ccc:	08006de9 	.word	0x08006de9
 8006cd0:	08006de9 	.word	0x08006de9
 8006cd4:	08006d35 	.word	0x08006d35
 8006cd8:	08006de9 	.word	0x08006de9
 8006cdc:	08006de9 	.word	0x08006de9
 8006ce0:	08006de9 	.word	0x08006de9
 8006ce4:	08006d71 	.word	0x08006d71
 8006ce8:	08006de9 	.word	0x08006de9
 8006cec:	08006de9 	.word	0x08006de9
 8006cf0:	08006de9 	.word	0x08006de9
 8006cf4:	08006dad 	.word	0x08006dad
  {
  case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a3f      	ldr	r2, [pc, #252]	; (8006dfc <HAL_TIM_ReadCapturedValue+0x16c>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d013      	beq.n	8006d2a <HAL_TIM_ReadCapturedValue+0x9a>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d0a:	d00e      	beq.n	8006d2a <HAL_TIM_ReadCapturedValue+0x9a>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a3b      	ldr	r2, [pc, #236]	; (8006e00 <HAL_TIM_ReadCapturedValue+0x170>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d009      	beq.n	8006d2a <HAL_TIM_ReadCapturedValue+0x9a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a3a      	ldr	r2, [pc, #232]	; (8006e04 <HAL_TIM_ReadCapturedValue+0x174>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d004      	beq.n	8006d2a <HAL_TIM_ReadCapturedValue+0x9a>
 8006d20:	f241 0171 	movw	r1, #4209	; 0x1071
 8006d24:	4838      	ldr	r0, [pc, #224]	; (8006e08 <HAL_TIM_ReadCapturedValue+0x178>)
 8006d26:	f7fa ffc7 	bl	8001cb8 <assert_failed>

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d30:	60fb      	str	r3, [r7, #12]

      break;
 8006d32:	e05a      	b.n	8006dea <HAL_TIM_ReadCapturedValue+0x15a>
    }
  case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a30      	ldr	r2, [pc, #192]	; (8006dfc <HAL_TIM_ReadCapturedValue+0x16c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d013      	beq.n	8006d66 <HAL_TIM_ReadCapturedValue+0xd6>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d46:	d00e      	beq.n	8006d66 <HAL_TIM_ReadCapturedValue+0xd6>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a2c      	ldr	r2, [pc, #176]	; (8006e00 <HAL_TIM_ReadCapturedValue+0x170>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d009      	beq.n	8006d66 <HAL_TIM_ReadCapturedValue+0xd6>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a2b      	ldr	r2, [pc, #172]	; (8006e04 <HAL_TIM_ReadCapturedValue+0x174>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d004      	beq.n	8006d66 <HAL_TIM_ReadCapturedValue+0xd6>
 8006d5c:	f241 017b 	movw	r1, #4219	; 0x107b
 8006d60:	4829      	ldr	r0, [pc, #164]	; (8006e08 <HAL_TIM_ReadCapturedValue+0x178>)
 8006d62:	f7fa ffa9 	bl	8001cb8 <assert_failed>

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6c:	60fb      	str	r3, [r7, #12]

      break;
 8006d6e:	e03c      	b.n	8006dea <HAL_TIM_ReadCapturedValue+0x15a>
    }

  case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a21      	ldr	r2, [pc, #132]	; (8006dfc <HAL_TIM_ReadCapturedValue+0x16c>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d013      	beq.n	8006da2 <HAL_TIM_ReadCapturedValue+0x112>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d82:	d00e      	beq.n	8006da2 <HAL_TIM_ReadCapturedValue+0x112>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a1d      	ldr	r2, [pc, #116]	; (8006e00 <HAL_TIM_ReadCapturedValue+0x170>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d009      	beq.n	8006da2 <HAL_TIM_ReadCapturedValue+0x112>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a1c      	ldr	r2, [pc, #112]	; (8006e04 <HAL_TIM_ReadCapturedValue+0x174>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d004      	beq.n	8006da2 <HAL_TIM_ReadCapturedValue+0x112>
 8006d98:	f241 0186 	movw	r1, #4230	; 0x1086
 8006d9c:	481a      	ldr	r0, [pc, #104]	; (8006e08 <HAL_TIM_ReadCapturedValue+0x178>)
 8006d9e:	f7fa ff8b 	bl	8001cb8 <assert_failed>

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da8:	60fb      	str	r3, [r7, #12]

      break;
 8006daa:	e01e      	b.n	8006dea <HAL_TIM_ReadCapturedValue+0x15a>
    }

  case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a12      	ldr	r2, [pc, #72]	; (8006dfc <HAL_TIM_ReadCapturedValue+0x16c>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d013      	beq.n	8006dde <HAL_TIM_ReadCapturedValue+0x14e>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dbe:	d00e      	beq.n	8006dde <HAL_TIM_ReadCapturedValue+0x14e>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a0e      	ldr	r2, [pc, #56]	; (8006e00 <HAL_TIM_ReadCapturedValue+0x170>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d009      	beq.n	8006dde <HAL_TIM_ReadCapturedValue+0x14e>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4a0d      	ldr	r2, [pc, #52]	; (8006e04 <HAL_TIM_ReadCapturedValue+0x174>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d004      	beq.n	8006dde <HAL_TIM_ReadCapturedValue+0x14e>
 8006dd4:	f241 0191 	movw	r1, #4241	; 0x1091
 8006dd8:	480b      	ldr	r0, [pc, #44]	; (8006e08 <HAL_TIM_ReadCapturedValue+0x178>)
 8006dda:	f7fa ff6d 	bl	8001cb8 <assert_failed>

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de4:	60fb      	str	r3, [r7, #12]

      break;
 8006de6:	e000      	b.n	8006dea <HAL_TIM_ReadCapturedValue+0x15a>
    }

  default:
    break;
 8006de8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 8006df2:	68fb      	ldr	r3, [r7, #12]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	40012c00 	.word	0x40012c00
 8006e00:	40000400 	.word	0x40000400
 8006e04:	40000800 	.word	0x40000800
 8006e08:	08008be4 	.word	0x08008be4

08006e0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e14:	bf00      	nop
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bc80      	pop	{r7}
 8006e1c:	4770      	bx	lr

08006e1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b083      	sub	sp, #12
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e26:	bf00      	nop
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr

08006e30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e38:	bf00      	nop
 8006e3a:	370c      	adds	r7, #12
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr
	...

08006e44 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a2a      	ldr	r2, [pc, #168]	; (8006f04 <TIM_Base_SetConfig+0xc0>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d00b      	beq.n	8006e78 <TIM_Base_SetConfig+0x34>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e66:	d007      	beq.n	8006e78 <TIM_Base_SetConfig+0x34>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a27      	ldr	r2, [pc, #156]	; (8006f08 <TIM_Base_SetConfig+0xc4>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d003      	beq.n	8006e78 <TIM_Base_SetConfig+0x34>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a26      	ldr	r2, [pc, #152]	; (8006f0c <TIM_Base_SetConfig+0xc8>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d108      	bne.n	8006e8a <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a1d      	ldr	r2, [pc, #116]	; (8006f04 <TIM_Base_SetConfig+0xc0>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d00b      	beq.n	8006eaa <TIM_Base_SetConfig+0x66>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e98:	d007      	beq.n	8006eaa <TIM_Base_SetConfig+0x66>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a1a      	ldr	r2, [pc, #104]	; (8006f08 <TIM_Base_SetConfig+0xc4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d003      	beq.n	8006eaa <TIM_Base_SetConfig+0x66>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a19      	ldr	r2, [pc, #100]	; (8006f0c <TIM_Base_SetConfig+0xc8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d108      	bne.n	8006ebc <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ec2:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	695b      	ldr	r3, [r3, #20]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a07      	ldr	r2, [pc, #28]	; (8006f04 <TIM_Base_SetConfig+0xc0>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d103      	bne.n	8006ef4 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	691a      	ldr	r2, [r3, #16]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	615a      	str	r2, [r3, #20]
}
 8006efa:	bf00      	nop
 8006efc:	3714      	adds	r7, #20
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bc80      	pop	{r7}
 8006f02:	4770      	bx	lr
 8006f04:	40012c00 	.word	0x40012c00
 8006f08:	40000400 	.word	0x40000400
 8006f0c:	40000800 	.word	0x40000800

08006f10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8006f22:	2300      	movs	r3, #0
 8006f24:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	f023 0201 	bic.w	r2, r3, #1
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f023 0303 	bic.w	r3, r3, #3
 8006f52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	f023 0302 	bic.w	r3, r3, #2
 8006f64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a30      	ldr	r2, [pc, #192]	; (8007034 <TIM_OC1_SetConfig+0x124>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d119      	bne.n	8006fac <TIM_OC1_SetConfig+0x9c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d008      	beq.n	8006f92 <TIM_OC1_SetConfig+0x82>
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	2b08      	cmp	r3, #8
 8006f86:	d004      	beq.n	8006f92 <TIM_OC1_SetConfig+0x82>
 8006f88:	f241 2127 	movw	r1, #4647	; 0x1227
 8006f8c:	482a      	ldr	r0, [pc, #168]	; (8007038 <TIM_OC1_SetConfig+0x128>)
 8006f8e:	f7fa fe93 	bl	8001cb8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f023 0308 	bic.w	r3, r3, #8
 8006f98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f023 0304 	bic.w	r3, r3, #4
 8006faa:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a21      	ldr	r2, [pc, #132]	; (8007034 <TIM_OC1_SetConfig+0x124>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d12d      	bne.n	8007010 <TIM_OC1_SetConfig+0x100>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	699b      	ldr	r3, [r3, #24]
 8006fb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fbc:	d008      	beq.n	8006fd0 <TIM_OC1_SetConfig+0xc0>
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	699b      	ldr	r3, [r3, #24]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d004      	beq.n	8006fd0 <TIM_OC1_SetConfig+0xc0>
 8006fc6:	f241 2134 	movw	r1, #4660	; 0x1234
 8006fca:	481b      	ldr	r0, [pc, #108]	; (8007038 <TIM_OC1_SetConfig+0x128>)
 8006fcc:	f7fa fe74 	bl	8001cb8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	695b      	ldr	r3, [r3, #20]
 8006fd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fd8:	d008      	beq.n	8006fec <TIM_OC1_SetConfig+0xdc>
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d004      	beq.n	8006fec <TIM_OC1_SetConfig+0xdc>
 8006fe2:	f241 2135 	movw	r1, #4661	; 0x1235
 8006fe6:	4814      	ldr	r0, [pc, #80]	; (8007038 <TIM_OC1_SetConfig+0x128>)
 8006fe8:	f7fa fe66 	bl	8001cb8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ff2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	695b      	ldr	r3, [r3, #20]
 8007000:	693a      	ldr	r2, [r7, #16]
 8007002:	4313      	orrs	r3, r2
 8007004:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	699b      	ldr	r3, [r3, #24]
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	4313      	orrs	r3, r2
 800700e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	697a      	ldr	r2, [r7, #20]
 8007028:	621a      	str	r2, [r3, #32]
}
 800702a:	bf00      	nop
 800702c:	3718      	adds	r7, #24
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	40012c00 	.word	0x40012c00
 8007038:	08008be4 	.word	0x08008be4

0800703c <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b086      	sub	sp, #24
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8007046:	2300      	movs	r3, #0
 8007048:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800704e:	2300      	movs	r3, #0
 8007050:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a1b      	ldr	r3, [r3, #32]
 8007056:	f023 0210 	bic.w	r2, r3, #16
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6a1b      	ldr	r3, [r3, #32]
 8007062:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800707e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	021b      	lsls	r3, r3, #8
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	4313      	orrs	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	f023 0320 	bic.w	r3, r3, #32
 8007092:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	011b      	lsls	r3, r3, #4
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	4313      	orrs	r3, r2
 800709e:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	4a31      	ldr	r2, [pc, #196]	; (8007168 <TIM_OC2_SetConfig+0x12c>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d11a      	bne.n	80070de <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d008      	beq.n	80070c2 <TIM_OC2_SetConfig+0x86>
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	2b08      	cmp	r3, #8
 80070b6:	d004      	beq.n	80070c2 <TIM_OC2_SetConfig+0x86>
 80070b8:	f241 2171 	movw	r1, #4721	; 0x1271
 80070bc:	482b      	ldr	r0, [pc, #172]	; (800716c <TIM_OC2_SetConfig+0x130>)
 80070be:	f7fa fdfb 	bl	8001cb8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	68db      	ldr	r3, [r3, #12]
 80070ce:	011b      	lsls	r3, r3, #4
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070dc:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a21      	ldr	r2, [pc, #132]	; (8007168 <TIM_OC2_SetConfig+0x12c>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d12f      	bne.n	8007146 <TIM_OC2_SetConfig+0x10a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ee:	d008      	beq.n	8007102 <TIM_OC2_SetConfig+0xc6>
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d004      	beq.n	8007102 <TIM_OC2_SetConfig+0xc6>
 80070f8:	f241 217f 	movw	r1, #4735	; 0x127f
 80070fc:	481b      	ldr	r0, [pc, #108]	; (800716c <TIM_OC2_SetConfig+0x130>)
 80070fe:	f7fa fddb 	bl	8001cb8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	695b      	ldr	r3, [r3, #20]
 8007106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800710a:	d008      	beq.n	800711e <TIM_OC2_SetConfig+0xe2>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d004      	beq.n	800711e <TIM_OC2_SetConfig+0xe2>
 8007114:	f44f 5194 	mov.w	r1, #4736	; 0x1280
 8007118:	4814      	ldr	r0, [pc, #80]	; (800716c <TIM_OC2_SetConfig+0x130>)
 800711a:	f7fa fdcd 	bl	8001cb8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007124:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800712c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	693a      	ldr	r2, [r7, #16]
 8007136:	4313      	orrs	r3, r2
 8007138:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	699b      	ldr	r3, [r3, #24]
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	4313      	orrs	r3, r2
 8007144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	68fa      	ldr	r2, [r7, #12]
 8007150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	697a      	ldr	r2, [r7, #20]
 800715e:	621a      	str	r2, [r3, #32]
}
 8007160:	bf00      	nop
 8007162:	3718      	adds	r7, #24
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	40012c00 	.word	0x40012c00
 800716c:	08008be4 	.word	0x08008be4

08007170 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8007182:	2300      	movs	r3, #0
 8007184:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a1b      	ldr	r3, [r3, #32]
 8007196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 0303 	bic.w	r3, r3, #3
 80071b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	021b      	lsls	r3, r3, #8
 80071cc:	697a      	ldr	r2, [r7, #20]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a31      	ldr	r2, [pc, #196]	; (800729c <TIM_OC3_SetConfig+0x12c>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d11a      	bne.n	8007210 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d008      	beq.n	80071f4 <TIM_OC3_SetConfig+0x84>
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	2b08      	cmp	r3, #8
 80071e8:	d004      	beq.n	80071f4 <TIM_OC3_SetConfig+0x84>
 80071ea:	f241 21bc 	movw	r1, #4796	; 0x12bc
 80071ee:	482c      	ldr	r0, [pc, #176]	; (80072a0 <TIM_OC3_SetConfig+0x130>)
 80071f0:	f7fa fd62 	bl	8001cb8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	021b      	lsls	r3, r3, #8
 8007202:	697a      	ldr	r2, [r7, #20]
 8007204:	4313      	orrs	r3, r2
 8007206:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800720e:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a22      	ldr	r2, [pc, #136]	; (800729c <TIM_OC3_SetConfig+0x12c>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d12f      	bne.n	8007278 <TIM_OC3_SetConfig+0x108>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	699b      	ldr	r3, [r3, #24]
 800721c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007220:	d008      	beq.n	8007234 <TIM_OC3_SetConfig+0xc4>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	699b      	ldr	r3, [r3, #24]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d004      	beq.n	8007234 <TIM_OC3_SetConfig+0xc4>
 800722a:	f241 21c9 	movw	r1, #4809	; 0x12c9
 800722e:	481c      	ldr	r0, [pc, #112]	; (80072a0 <TIM_OC3_SetConfig+0x130>)
 8007230:	f7fa fd42 	bl	8001cb8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	695b      	ldr	r3, [r3, #20]
 8007238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800723c:	d008      	beq.n	8007250 <TIM_OC3_SetConfig+0xe0>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d004      	beq.n	8007250 <TIM_OC3_SetConfig+0xe0>
 8007246:	f241 21ca 	movw	r1, #4810	; 0x12ca
 800724a:	4815      	ldr	r0, [pc, #84]	; (80072a0 <TIM_OC3_SetConfig+0x130>)
 800724c:	f7fa fd34 	bl	8001cb8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007256:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800725e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	695b      	ldr	r3, [r3, #20]
 8007264:	011b      	lsls	r3, r3, #4
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	4313      	orrs	r3, r2
 800726a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	011b      	lsls	r3, r3, #4
 8007272:	693a      	ldr	r2, [r7, #16]
 8007274:	4313      	orrs	r3, r2
 8007276:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	693a      	ldr	r2, [r7, #16]
 800727c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	697a      	ldr	r2, [r7, #20]
 8007290:	621a      	str	r2, [r3, #32]
}
 8007292:	bf00      	nop
 8007294:	3718      	adds	r7, #24
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	40012c00 	.word	0x40012c00
 80072a0:	08008be4 	.word	0x08008be4

080072a4 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b086      	sub	sp, #24
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
 80072ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80072ae:	2300      	movs	r3, #0
 80072b0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80072b2:	2300      	movs	r3, #0
 80072b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6a1b      	ldr	r3, [r3, #32]
 80072ca:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072de:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072e6:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	021b      	lsls	r3, r3, #8
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072fa:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	031b      	lsls	r3, r3, #12
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	4313      	orrs	r3, r2
 8007306:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a16      	ldr	r2, [pc, #88]	; (8007364 <TIM_OC4_SetConfig+0xc0>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d117      	bne.n	8007340 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	695b      	ldr	r3, [r3, #20]
 8007314:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007318:	d008      	beq.n	800732c <TIM_OC4_SetConfig+0x88>
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d004      	beq.n	800732c <TIM_OC4_SetConfig+0x88>
 8007322:	f241 3107 	movw	r1, #4871	; 0x1307
 8007326:	4810      	ldr	r0, [pc, #64]	; (8007368 <TIM_OC4_SetConfig+0xc4>)
 8007328:	f7fa fcc6 	bl	8001cb8 <assert_failed>

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007332:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	695b      	ldr	r3, [r3, #20]
 8007338:	019b      	lsls	r3, r3, #6
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	4313      	orrs	r3, r2
 800733e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	693a      	ldr	r2, [r7, #16]
 800734a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	621a      	str	r2, [r3, #32]
}
 800735a:	bf00      	nop
 800735c:	3718      	adds	r7, #24
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	40012c00 	.word	0x40012c00
 8007368:	08008be4 	.word	0x08008be4

0800736c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8007376:	2300      	movs	r3, #0
 8007378:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 800737a:	2300      	movs	r3, #0
 800737c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800737e:	2300      	movs	r3, #0
 8007380:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007390:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	697a      	ldr	r2, [r7, #20]
 8007398:	4313      	orrs	r3, r2
 800739a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800739c:	697b      	ldr	r3, [r7, #20]
 800739e:	f023 0307 	bic.w	r3, r3, #7
 80073a2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	697a      	ldr	r2, [r7, #20]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	697a      	ldr	r2, [r7, #20]
 80073b4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	2b30      	cmp	r3, #48	; 0x30
 80073bc:	f000 81a0 	beq.w	8007700 <TIM_SlaveTimer_SetConfig+0x394>
 80073c0:	2b30      	cmp	r3, #48	; 0x30
 80073c2:	d809      	bhi.n	80073d8 <TIM_SlaveTimer_SetConfig+0x6c>
 80073c4:	2b10      	cmp	r3, #16
 80073c6:	f000 8167 	beq.w	8007698 <TIM_SlaveTimer_SetConfig+0x32c>
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	f000 817e 	beq.w	80076cc <TIM_SlaveTimer_SetConfig+0x360>
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 8147 	beq.w	8007664 <TIM_SlaveTimer_SetConfig+0x2f8>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 80073d6:	e1b4      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
  switch (sSlaveConfig->InputTrigger)
 80073d8:	2b50      	cmp	r3, #80	; 0x50
 80073da:	f000 80af 	beq.w	800753c <TIM_SlaveTimer_SetConfig+0x1d0>
 80073de:	2b50      	cmp	r3, #80	; 0x50
 80073e0:	d802      	bhi.n	80073e8 <TIM_SlaveTimer_SetConfig+0x7c>
 80073e2:	2b40      	cmp	r3, #64	; 0x40
 80073e4:	d065      	beq.n	80074b2 <TIM_SlaveTimer_SetConfig+0x146>
    break;
 80073e6:	e1ac      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
  switch (sSlaveConfig->InputTrigger)
 80073e8:	2b60      	cmp	r3, #96	; 0x60
 80073ea:	f000 80ed 	beq.w	80075c8 <TIM_SlaveTimer_SetConfig+0x25c>
 80073ee:	2b70      	cmp	r3, #112	; 0x70
 80073f0:	d000      	beq.n	80073f4 <TIM_SlaveTimer_SetConfig+0x88>
    break;
 80073f2:	e1a6      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a96      	ldr	r2, [pc, #600]	; (8007654 <TIM_SlaveTimer_SetConfig+0x2e8>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d013      	beq.n	8007426 <TIM_SlaveTimer_SetConfig+0xba>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007406:	d00e      	beq.n	8007426 <TIM_SlaveTimer_SetConfig+0xba>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a92      	ldr	r2, [pc, #584]	; (8007658 <TIM_SlaveTimer_SetConfig+0x2ec>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d009      	beq.n	8007426 <TIM_SlaveTimer_SetConfig+0xba>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a91      	ldr	r2, [pc, #580]	; (800765c <TIM_SlaveTimer_SetConfig+0x2f0>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d004      	beq.n	8007426 <TIM_SlaveTimer_SetConfig+0xba>
 800741c:	f241 3141 	movw	r1, #4929	; 0x1341
 8007420:	488f      	ldr	r0, [pc, #572]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 8007422:	f7fa fc49 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	68db      	ldr	r3, [r3, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d013      	beq.n	8007456 <TIM_SlaveTimer_SetConfig+0xea>
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007436:	d00e      	beq.n	8007456 <TIM_SlaveTimer_SetConfig+0xea>
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007440:	d009      	beq.n	8007456 <TIM_SlaveTimer_SetConfig+0xea>
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800744a:	d004      	beq.n	8007456 <TIM_SlaveTimer_SetConfig+0xea>
 800744c:	f241 3142 	movw	r1, #4930	; 0x1342
 8007450:	4883      	ldr	r0, [pc, #524]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 8007452:	f7fa fc31 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800745e:	d014      	beq.n	800748a <TIM_SlaveTimer_SetConfig+0x11e>
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d010      	beq.n	800748a <TIM_SlaveTimer_SetConfig+0x11e>
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	689b      	ldr	r3, [r3, #8]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00c      	beq.n	800748a <TIM_SlaveTimer_SetConfig+0x11e>
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	2b02      	cmp	r3, #2
 8007476:	d008      	beq.n	800748a <TIM_SlaveTimer_SetConfig+0x11e>
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	2b0a      	cmp	r3, #10
 800747e:	d004      	beq.n	800748a <TIM_SlaveTimer_SetConfig+0x11e>
 8007480:	f241 3143 	movw	r1, #4931	; 0x1343
 8007484:	4876      	ldr	r0, [pc, #472]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 8007486:	f7fa fc17 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	2b0f      	cmp	r3, #15
 8007490:	d904      	bls.n	800749c <TIM_SlaveTimer_SetConfig+0x130>
 8007492:	f241 3144 	movw	r1, #4932	; 0x1344
 8007496:	4872      	ldr	r0, [pc, #456]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 8007498:	f7fa fc0e 	bl	8001cb8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6818      	ldr	r0, [r3, #0]
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68d9      	ldr	r1, [r3, #12]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	f000 faf7 	bl	8007a9e <TIM_ETR_SetConfig>
    break;
 80074b0:	e147      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a67      	ldr	r2, [pc, #412]	; (8007654 <TIM_SlaveTimer_SetConfig+0x2e8>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d013      	beq.n	80074e4 <TIM_SlaveTimer_SetConfig+0x178>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074c4:	d00e      	beq.n	80074e4 <TIM_SlaveTimer_SetConfig+0x178>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a63      	ldr	r2, [pc, #396]	; (8007658 <TIM_SlaveTimer_SetConfig+0x2ec>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d009      	beq.n	80074e4 <TIM_SlaveTimer_SetConfig+0x178>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a61      	ldr	r2, [pc, #388]	; (800765c <TIM_SlaveTimer_SetConfig+0x2f0>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d004      	beq.n	80074e4 <TIM_SlaveTimer_SetConfig+0x178>
 80074da:	f241 3150 	movw	r1, #4944	; 0x1350
 80074de:	4860      	ldr	r0, [pc, #384]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 80074e0:	f7fa fbea 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	2b0f      	cmp	r3, #15
 80074ea:	d904      	bls.n	80074f6 <TIM_SlaveTimer_SetConfig+0x18a>
 80074ec:	f241 3151 	movw	r1, #4945	; 0x1351
 80074f0:	485b      	ldr	r0, [pc, #364]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 80074f2:	f7fa fbe1 	bl	8001cb8 <assert_failed>
      tmpccer = htim->Instance->CCER;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6a1b      	ldr	r3, [r3, #32]
 80074fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6812      	ldr	r2, [r2, #0]
 8007506:	6a12      	ldr	r2, [r2, #32]
 8007508:	f022 0201 	bic.w	r2, r2, #1
 800750c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	699b      	ldr	r3, [r3, #24]
 8007514:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800751c:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	691b      	ldr	r3, [r3, #16]
 8007522:	011b      	lsls	r3, r3, #4
 8007524:	693a      	ldr	r2, [r7, #16]
 8007526:	4313      	orrs	r3, r2
 8007528:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68fa      	ldr	r2, [r7, #12]
 8007538:	621a      	str	r2, [r3, #32]
    break;
 800753a:	e102      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a44      	ldr	r2, [pc, #272]	; (8007654 <TIM_SlaveTimer_SetConfig+0x2e8>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d013      	beq.n	800756e <TIM_SlaveTimer_SetConfig+0x202>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800754e:	d00e      	beq.n	800756e <TIM_SlaveTimer_SetConfig+0x202>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a40      	ldr	r2, [pc, #256]	; (8007658 <TIM_SlaveTimer_SetConfig+0x2ec>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d009      	beq.n	800756e <TIM_SlaveTimer_SetConfig+0x202>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a3f      	ldr	r2, [pc, #252]	; (800765c <TIM_SlaveTimer_SetConfig+0x2f0>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d004      	beq.n	800756e <TIM_SlaveTimer_SetConfig+0x202>
 8007564:	f241 3166 	movw	r1, #4966	; 0x1366
 8007568:	483d      	ldr	r0, [pc, #244]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 800756a:	f7fa fba5 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	689b      	ldr	r3, [r3, #8]
 8007572:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007576:	d014      	beq.n	80075a2 <TIM_SlaveTimer_SetConfig+0x236>
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d010      	beq.n	80075a2 <TIM_SlaveTimer_SetConfig+0x236>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d00c      	beq.n	80075a2 <TIM_SlaveTimer_SetConfig+0x236>
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	2b02      	cmp	r3, #2
 800758e:	d008      	beq.n	80075a2 <TIM_SlaveTimer_SetConfig+0x236>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	2b0a      	cmp	r3, #10
 8007596:	d004      	beq.n	80075a2 <TIM_SlaveTimer_SetConfig+0x236>
 8007598:	f241 3167 	movw	r1, #4967	; 0x1367
 800759c:	4830      	ldr	r0, [pc, #192]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 800759e:	f7fa fb8b 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	691b      	ldr	r3, [r3, #16]
 80075a6:	2b0f      	cmp	r3, #15
 80075a8:	d904      	bls.n	80075b4 <TIM_SlaveTimer_SetConfig+0x248>
 80075aa:	f241 3168 	movw	r1, #4968	; 0x1368
 80075ae:	482c      	ldr	r0, [pc, #176]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 80075b0:	f7fa fb82 	bl	8001cb8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6818      	ldr	r0, [r3, #0]
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	6899      	ldr	r1, [r3, #8]
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	461a      	mov	r2, r3
 80075c2:	f000 f929 	bl	8007818 <TIM_TI1_ConfigInputStage>
    break;
 80075c6:	e0bc      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a21      	ldr	r2, [pc, #132]	; (8007654 <TIM_SlaveTimer_SetConfig+0x2e8>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d013      	beq.n	80075fa <TIM_SlaveTimer_SetConfig+0x28e>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075da:	d00e      	beq.n	80075fa <TIM_SlaveTimer_SetConfig+0x28e>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a1d      	ldr	r2, [pc, #116]	; (8007658 <TIM_SlaveTimer_SetConfig+0x2ec>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d009      	beq.n	80075fa <TIM_SlaveTimer_SetConfig+0x28e>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a1c      	ldr	r2, [pc, #112]	; (800765c <TIM_SlaveTimer_SetConfig+0x2f0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d004      	beq.n	80075fa <TIM_SlaveTimer_SetConfig+0x28e>
 80075f0:	f241 3174 	movw	r1, #4980	; 0x1374
 80075f4:	481a      	ldr	r0, [pc, #104]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 80075f6:	f7fa fb5f 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007602:	d014      	beq.n	800762e <TIM_SlaveTimer_SetConfig+0x2c2>
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d010      	beq.n	800762e <TIM_SlaveTimer_SetConfig+0x2c2>
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00c      	beq.n	800762e <TIM_SlaveTimer_SetConfig+0x2c2>
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	2b02      	cmp	r3, #2
 800761a:	d008      	beq.n	800762e <TIM_SlaveTimer_SetConfig+0x2c2>
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	2b0a      	cmp	r3, #10
 8007622:	d004      	beq.n	800762e <TIM_SlaveTimer_SetConfig+0x2c2>
 8007624:	f241 3175 	movw	r1, #4981	; 0x1375
 8007628:	480d      	ldr	r0, [pc, #52]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 800762a:	f7fa fb45 	bl	8001cb8 <assert_failed>
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	691b      	ldr	r3, [r3, #16]
 8007632:	2b0f      	cmp	r3, #15
 8007634:	d904      	bls.n	8007640 <TIM_SlaveTimer_SetConfig+0x2d4>
 8007636:	f241 3176 	movw	r1, #4982	; 0x1376
 800763a:	4809      	ldr	r0, [pc, #36]	; (8007660 <TIM_SlaveTimer_SetConfig+0x2f4>)
 800763c:	f7fa fb3c 	bl	8001cb8 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6818      	ldr	r0, [r3, #0]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	6899      	ldr	r1, [r3, #8]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	691b      	ldr	r3, [r3, #16]
 800764c:	461a      	mov	r2, r3
 800764e:	f000 f955 	bl	80078fc <TIM_TI2_ConfigInputStage>
    break;
 8007652:	e076      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
 8007654:	40012c00 	.word	0x40012c00
 8007658:	40000400 	.word	0x40000400
 800765c:	40000800 	.word	0x40000800
 8007660:	08008be4 	.word	0x08008be4
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a38      	ldr	r2, [pc, #224]	; (800774c <TIM_SlaveTimer_SetConfig+0x3e0>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d062      	beq.n	8007734 <TIM_SlaveTimer_SetConfig+0x3c8>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007676:	d05d      	beq.n	8007734 <TIM_SlaveTimer_SetConfig+0x3c8>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a34      	ldr	r2, [pc, #208]	; (8007750 <TIM_SlaveTimer_SetConfig+0x3e4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d058      	beq.n	8007734 <TIM_SlaveTimer_SetConfig+0x3c8>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a33      	ldr	r2, [pc, #204]	; (8007754 <TIM_SlaveTimer_SetConfig+0x3e8>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d053      	beq.n	8007734 <TIM_SlaveTimer_SetConfig+0x3c8>
 800768c:	f241 3182 	movw	r1, #4994	; 0x1382
 8007690:	4831      	ldr	r0, [pc, #196]	; (8007758 <TIM_SlaveTimer_SetConfig+0x3ec>)
 8007692:	f7fa fb11 	bl	8001cb8 <assert_failed>
    break;
 8007696:	e04d      	b.n	8007734 <TIM_SlaveTimer_SetConfig+0x3c8>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a2b      	ldr	r2, [pc, #172]	; (800774c <TIM_SlaveTimer_SetConfig+0x3e0>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d04a      	beq.n	8007738 <TIM_SlaveTimer_SetConfig+0x3cc>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076aa:	d045      	beq.n	8007738 <TIM_SlaveTimer_SetConfig+0x3cc>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a27      	ldr	r2, [pc, #156]	; (8007750 <TIM_SlaveTimer_SetConfig+0x3e4>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d040      	beq.n	8007738 <TIM_SlaveTimer_SetConfig+0x3cc>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a26      	ldr	r2, [pc, #152]	; (8007754 <TIM_SlaveTimer_SetConfig+0x3e8>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d03b      	beq.n	8007738 <TIM_SlaveTimer_SetConfig+0x3cc>
 80076c0:	f241 3189 	movw	r1, #5001	; 0x1389
 80076c4:	4824      	ldr	r0, [pc, #144]	; (8007758 <TIM_SlaveTimer_SetConfig+0x3ec>)
 80076c6:	f7fa faf7 	bl	8001cb8 <assert_failed>
    break;
 80076ca:	e035      	b.n	8007738 <TIM_SlaveTimer_SetConfig+0x3cc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a1e      	ldr	r2, [pc, #120]	; (800774c <TIM_SlaveTimer_SetConfig+0x3e0>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d032      	beq.n	800773c <TIM_SlaveTimer_SetConfig+0x3d0>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076de:	d02d      	beq.n	800773c <TIM_SlaveTimer_SetConfig+0x3d0>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a1a      	ldr	r2, [pc, #104]	; (8007750 <TIM_SlaveTimer_SetConfig+0x3e4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d028      	beq.n	800773c <TIM_SlaveTimer_SetConfig+0x3d0>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a19      	ldr	r2, [pc, #100]	; (8007754 <TIM_SlaveTimer_SetConfig+0x3e8>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d023      	beq.n	800773c <TIM_SlaveTimer_SetConfig+0x3d0>
 80076f4:	f241 3190 	movw	r1, #5008	; 0x1390
 80076f8:	4817      	ldr	r0, [pc, #92]	; (8007758 <TIM_SlaveTimer_SetConfig+0x3ec>)
 80076fa:	f7fa fadd 	bl	8001cb8 <assert_failed>
    break;
 80076fe:	e01d      	b.n	800773c <TIM_SlaveTimer_SetConfig+0x3d0>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a11      	ldr	r2, [pc, #68]	; (800774c <TIM_SlaveTimer_SetConfig+0x3e0>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d01a      	beq.n	8007740 <TIM_SlaveTimer_SetConfig+0x3d4>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007712:	d015      	beq.n	8007740 <TIM_SlaveTimer_SetConfig+0x3d4>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4a0d      	ldr	r2, [pc, #52]	; (8007750 <TIM_SlaveTimer_SetConfig+0x3e4>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d010      	beq.n	8007740 <TIM_SlaveTimer_SetConfig+0x3d4>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a0c      	ldr	r2, [pc, #48]	; (8007754 <TIM_SlaveTimer_SetConfig+0x3e8>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d00b      	beq.n	8007740 <TIM_SlaveTimer_SetConfig+0x3d4>
 8007728:	f241 3197 	movw	r1, #5015	; 0x1397
 800772c:	480a      	ldr	r0, [pc, #40]	; (8007758 <TIM_SlaveTimer_SetConfig+0x3ec>)
 800772e:	f7fa fac3 	bl	8001cb8 <assert_failed>
    break;
 8007732:	e005      	b.n	8007740 <TIM_SlaveTimer_SetConfig+0x3d4>
    break;
 8007734:	bf00      	nop
 8007736:	e004      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
    break;
 8007738:	bf00      	nop
 800773a:	e002      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
    break;
 800773c:	bf00      	nop
 800773e:	e000      	b.n	8007742 <TIM_SlaveTimer_SetConfig+0x3d6>
    break;
 8007740:	bf00      	nop
  }
}
 8007742:	bf00      	nop
 8007744:	3718      	adds	r7, #24
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	40012c00 	.word	0x40012c00
 8007750:	40000400 	.word	0x40000400
 8007754:	40000800 	.word	0x40000800
 8007758:	08008be4 	.word	0x08008be4

0800775c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800775c:	b480      	push	{r7}
 800775e:	b087      	sub	sp, #28
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	60b9      	str	r1, [r7, #8]
 8007766:	607a      	str	r2, [r7, #4]
 8007768:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800776a:	2300      	movs	r3, #0
 800776c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800776e:	2300      	movs	r3, #0
 8007770:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6a1b      	ldr	r3, [r3, #32]
 8007776:	f023 0201 	bic.w	r2, r3, #1
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6a1b      	ldr	r3, [r3, #32]
 8007788:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	4a1f      	ldr	r2, [pc, #124]	; (800780c <TIM_TI1_SetConfig+0xb0>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d00b      	beq.n	80077aa <TIM_TI1_SetConfig+0x4e>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007798:	d007      	beq.n	80077aa <TIM_TI1_SetConfig+0x4e>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	4a1c      	ldr	r2, [pc, #112]	; (8007810 <TIM_TI1_SetConfig+0xb4>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d003      	beq.n	80077aa <TIM_TI1_SetConfig+0x4e>
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4a1b      	ldr	r2, [pc, #108]	; (8007814 <TIM_TI1_SetConfig+0xb8>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d101      	bne.n	80077ae <TIM_TI1_SetConfig+0x52>
 80077aa:	2301      	movs	r3, #1
 80077ac:	e000      	b.n	80077b0 <TIM_TI1_SetConfig+0x54>
 80077ae:	2300      	movs	r3, #0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d008      	beq.n	80077c6 <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	f023 0303 	bic.w	r3, r3, #3
 80077ba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80077bc:	697a      	ldr	r2, [r7, #20]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	617b      	str	r3, [r7, #20]
 80077c4:	e003      	b.n	80077ce <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	f043 0301 	orr.w	r3, r3, #1
 80077cc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80077d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	011b      	lsls	r3, r3, #4
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	697a      	ldr	r2, [r7, #20]
 80077de:	4313      	orrs	r3, r2
 80077e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	f023 030a 	bic.w	r3, r3, #10
 80077e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	f003 030a 	and.w	r3, r3, #10
 80077f0:	693a      	ldr	r2, [r7, #16]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	621a      	str	r2, [r3, #32]
}
 8007802:	bf00      	nop
 8007804:	371c      	adds	r7, #28
 8007806:	46bd      	mov	sp, r7
 8007808:	bc80      	pop	{r7}
 800780a:	4770      	bx	lr
 800780c:	40012c00 	.word	0x40012c00
 8007810:	40000400 	.word	0x40000400
 8007814:	40000800 	.word	0x40000800

08007818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007818:	b480      	push	{r7}
 800781a:	b087      	sub	sp, #28
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8007824:	2300      	movs	r3, #0
 8007826:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	f023 0201 	bic.w	r2, r3, #1
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800784a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	011b      	lsls	r3, r3, #4
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	4313      	orrs	r3, r2
 8007854:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f023 030a 	bic.w	r3, r3, #10
 800785c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	4313      	orrs	r3, r2
 8007864:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	697a      	ldr	r2, [r7, #20]
 800786a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	621a      	str	r2, [r3, #32]
}
 8007872:	bf00      	nop
 8007874:	371c      	adds	r7, #28
 8007876:	46bd      	mov	sp, r7
 8007878:	bc80      	pop	{r7}
 800787a:	4770      	bx	lr

0800787c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800787c:	b480      	push	{r7}
 800787e:	b087      	sub	sp, #28
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
 8007888:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 800788a:	2300      	movs	r3, #0
 800788c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800788e:	2300      	movs	r3, #0
 8007890:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6a1b      	ldr	r3, [r3, #32]
 8007896:	f023 0210 	bic.w	r2, r3, #16
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	699b      	ldr	r3, [r3, #24]
 80078a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6a1b      	ldr	r3, [r3, #32]
 80078a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	021b      	lsls	r3, r3, #8
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	031b      	lsls	r3, r3, #12
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	697a      	ldr	r2, [r7, #20]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	011b      	lsls	r3, r3, #4
 80078dc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80078e0:	693a      	ldr	r2, [r7, #16]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	697a      	ldr	r2, [r7, #20]
 80078ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	621a      	str	r2, [r3, #32]
}
 80078f2:	bf00      	nop
 80078f4:	371c      	adds	r7, #28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bc80      	pop	{r7}
 80078fa:	4770      	bx	lr

080078fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8007908:	2300      	movs	r3, #0
 800790a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800790c:	2300      	movs	r3, #0
 800790e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	f023 0210 	bic.w	r2, r3, #16
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800792e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	031b      	lsls	r3, r3, #12
 8007934:	697a      	ldr	r2, [r7, #20]
 8007936:	4313      	orrs	r3, r2
 8007938:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007940:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	011b      	lsls	r3, r3, #4
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	4313      	orrs	r3, r2
 800794a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	697a      	ldr	r2, [r7, #20]
 8007950:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	693a      	ldr	r2, [r7, #16]
 8007956:	621a      	str	r2, [r3, #32]
}
 8007958:	bf00      	nop
 800795a:	371c      	adds	r7, #28
 800795c:	46bd      	mov	sp, r7
 800795e:	bc80      	pop	{r7}
 8007960:	4770      	bx	lr

08007962 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007962:	b480      	push	{r7}
 8007964:	b087      	sub	sp, #28
 8007966:	af00      	add	r7, sp, #0
 8007968:	60f8      	str	r0, [r7, #12]
 800796a:	60b9      	str	r1, [r7, #8]
 800796c:	607a      	str	r2, [r7, #4]
 800796e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8007970:	2300      	movs	r3, #0
 8007972:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	69db      	ldr	r3, [r3, #28]
 8007988:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	6a1b      	ldr	r3, [r3, #32]
 800798e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	f023 0303 	bic.w	r3, r3, #3
 8007996:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007998:	697a      	ldr	r2, [r7, #20]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	4313      	orrs	r3, r2
 800799e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079a6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	697a      	ldr	r2, [r7, #20]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80079ba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	021b      	lsls	r3, r3, #8
 80079c0:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	621a      	str	r2, [r3, #32]
}
 80079d6:	bf00      	nop
 80079d8:	371c      	adds	r7, #28
 80079da:	46bd      	mov	sp, r7
 80079dc:	bc80      	pop	{r7}
 80079de:	4770      	bx	lr

080079e0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b087      	sub	sp, #28
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
 80079ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 80079ee:	2300      	movs	r3, #0
 80079f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80079f2:	2300      	movs	r3, #0
 80079f4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6a1b      	ldr	r3, [r3, #32]
 80079fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6a1b      	ldr	r3, [r3, #32]
 8007a0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a14:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	021b      	lsls	r3, r3, #8
 8007a1a:	697a      	ldr	r2, [r7, #20]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a26:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	031b      	lsls	r3, r3, #12
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a3a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	031b      	lsls	r3, r3, #12
 8007a40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	621a      	str	r2, [r3, #32]
}
 8007a56:	bf00      	nop
 8007a58:	371c      	adds	r7, #28
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bc80      	pop	{r7}
 8007a5e:	4770      	bx	lr

08007a60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a7c:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8007a7e:	887b      	ldrh	r3, [r7, #2]
 8007a80:	f043 0307 	orr.w	r3, r3, #7
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	461a      	mov	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	609a      	str	r2, [r3, #8]
}
 8007a94:	bf00      	nop
 8007a96:	3714      	adds	r7, #20
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bc80      	pop	{r7}
 8007a9c:	4770      	bx	lr

08007a9e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a9e:	b480      	push	{r7}
 8007aa0:	b087      	sub	sp, #28
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	60f8      	str	r0, [r7, #12]
 8007aa6:	60b9      	str	r1, [r7, #8]
 8007aa8:	607a      	str	r2, [r7, #4]
 8007aaa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8007aac:	2300      	movs	r3, #0
 8007aae:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007abc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	021a      	lsls	r2, r3, #8
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	431a      	orrs	r2, r3
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	697a      	ldr	r2, [r7, #20]
 8007ad4:	609a      	str	r2, [r3, #8]
}
 8007ad6:	bf00      	nop
 8007ad8:	371c      	adds	r7, #28
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bc80      	pop	{r7}
 8007ade:	4770      	bx	lr

08007ae0 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	4a20      	ldr	r2, [pc, #128]	; (8007b74 <TIM_CCxChannelCmd+0x94>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d010      	beq.n	8007b1a <TIM_CCxChannelCmd+0x3a>
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007afe:	d00c      	beq.n	8007b1a <TIM_CCxChannelCmd+0x3a>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	4a1d      	ldr	r2, [pc, #116]	; (8007b78 <TIM_CCxChannelCmd+0x98>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d008      	beq.n	8007b1a <TIM_CCxChannelCmd+0x3a>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4a1c      	ldr	r2, [pc, #112]	; (8007b7c <TIM_CCxChannelCmd+0x9c>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d004      	beq.n	8007b1a <TIM_CCxChannelCmd+0x3a>
 8007b10:	f241 41f7 	movw	r1, #5367	; 0x14f7
 8007b14:	481a      	ldr	r0, [pc, #104]	; (8007b80 <TIM_CCxChannelCmd+0xa0>)
 8007b16:	f7fa f8cf 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d010      	beq.n	8007b42 <TIM_CCxChannelCmd+0x62>
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	2b04      	cmp	r3, #4
 8007b24:	d00d      	beq.n	8007b42 <TIM_CCxChannelCmd+0x62>
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	2b08      	cmp	r3, #8
 8007b2a:	d00a      	beq.n	8007b42 <TIM_CCxChannelCmd+0x62>
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	2b0c      	cmp	r3, #12
 8007b30:	d007      	beq.n	8007b42 <TIM_CCxChannelCmd+0x62>
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	2b18      	cmp	r3, #24
 8007b36:	d004      	beq.n	8007b42 <TIM_CCxChannelCmd+0x62>
 8007b38:	f241 41f8 	movw	r1, #5368	; 0x14f8
 8007b3c:	4810      	ldr	r0, [pc, #64]	; (8007b80 <TIM_CCxChannelCmd+0xa0>)
 8007b3e:	f7fa f8bb 	bl	8001cb8 <assert_failed>

  tmp = TIM_CCER_CC1E << Channel;
 8007b42:	2201      	movs	r2, #1
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a1a      	ldr	r2, [r3, #32]
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	43db      	mvns	r3, r3
 8007b54:	401a      	ands	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6a1a      	ldr	r2, [r3, #32]
 8007b5e:	6879      	ldr	r1, [r7, #4]
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	fa01 f303 	lsl.w	r3, r1, r3
 8007b66:	431a      	orrs	r2, r3
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	621a      	str	r2, [r3, #32]
}
 8007b6c:	bf00      	nop
 8007b6e:	3718      	adds	r7, #24
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	40012c00 	.word	0x40012c00
 8007b78:	40000400 	.word	0x40000400
 8007b7c:	40000800 	.word	0x40000800
 8007b80:	08008be4 	.word	0x08008be4

08007b84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a5f      	ldr	r2, [pc, #380]	; (8007d14 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d004      	beq.n	8007ba6 <HAL_TIMEx_ConfigBreakDeadTime+0x22>
 8007b9c:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 8007ba0:	485d      	ldr	r0, [pc, #372]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007ba2:	f7fa f889 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bae:	d008      	beq.n	8007bc2 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d004      	beq.n	8007bc2 <HAL_TIMEx_ConfigBreakDeadTime+0x3e>
 8007bb8:	f240 6109 	movw	r1, #1545	; 0x609
 8007bbc:	4856      	ldr	r0, [pc, #344]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007bbe:	f7fa f87b 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bca:	d008      	beq.n	8007bde <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d004      	beq.n	8007bde <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 8007bd4:	f240 610a 	movw	r1, #1546	; 0x60a
 8007bd8:	484f      	ldr	r0, [pc, #316]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007bda:	f7fa f86d 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d013      	beq.n	8007c0e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007bee:	d00e      	beq.n	8007c0e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	689b      	ldr	r3, [r3, #8]
 8007bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bf8:	d009      	beq.n	8007c0e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c02:	d004      	beq.n	8007c0e <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
 8007c04:	f240 610b 	movw	r1, #1547	; 0x60b
 8007c08:	4843      	ldr	r0, [pc, #268]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007c0a:	f7fa f855 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	2bff      	cmp	r3, #255	; 0xff
 8007c14:	d904      	bls.n	8007c20 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>
 8007c16:	f240 610c 	movw	r1, #1548	; 0x60c
 8007c1a:	483f      	ldr	r0, [pc, #252]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007c1c:	f7fa f84c 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	691b      	ldr	r3, [r3, #16]
 8007c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c28:	d008      	beq.n	8007c3c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d004      	beq.n	8007c3c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007c32:	f240 610d 	movw	r1, #1549	; 0x60d
 8007c36:	4838      	ldr	r0, [pc, #224]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007c38:	f7fa f83e 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	695b      	ldr	r3, [r3, #20]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d009      	beq.n	8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c4c:	d004      	beq.n	8007c58 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
 8007c4e:	f240 610e 	movw	r1, #1550	; 0x60e
 8007c52:	4831      	ldr	r0, [pc, #196]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007c54:	f7fa f830 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	699b      	ldr	r3, [r3, #24]
 8007c5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c60:	d008      	beq.n	8007c74 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d004      	beq.n	8007c74 <HAL_TIMEx_ConfigBreakDeadTime+0xf0>
 8007c6a:	f240 610f 	movw	r1, #1551	; 0x60f
 8007c6e:	482a      	ldr	r0, [pc, #168]	; (8007d18 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8007c70:	f7fa f822 	bl	8001cb8 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d101      	bne.n	8007c82 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
 8007c7e:	2302      	movs	r3, #2
 8007c80:	e044      	b.n	8007d0c <HAL_TIMEx_ConfigBreakDeadTime+0x188>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	695b      	ldr	r3, [r3, #20]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	699b      	ldr	r3, [r3, #24]
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}
 8007d14:	40012c00 	.word	0x40012c00
 8007d18:	08008c24 	.word	0x08008c24

08007d1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a43      	ldr	r2, [pc, #268]	; (8007e38 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d013      	beq.n	8007d58 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d38:	d00e      	beq.n	8007d58 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a3f      	ldr	r2, [pc, #252]	; (8007e3c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d009      	beq.n	8007d58 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a3d      	ldr	r2, [pc, #244]	; (8007e40 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d004      	beq.n	8007d58 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8007d4e:	f44f 61c7 	mov.w	r1, #1592	; 0x638
 8007d52:	483c      	ldr	r0, [pc, #240]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007d54:	f7f9 ffb0 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d020      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2b10      	cmp	r3, #16
 8007d66:	d01c      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b20      	cmp	r3, #32
 8007d6e:	d018      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b30      	cmp	r3, #48	; 0x30
 8007d76:	d014      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2b40      	cmp	r3, #64	; 0x40
 8007d7e:	d010      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2b50      	cmp	r3, #80	; 0x50
 8007d86:	d00c      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2b60      	cmp	r3, #96	; 0x60
 8007d8e:	d008      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2b70      	cmp	r3, #112	; 0x70
 8007d96:	d004      	beq.n	8007da2 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007d98:	f240 6139 	movw	r1, #1593	; 0x639
 8007d9c:	4829      	ldr	r0, [pc, #164]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007d9e:	f7f9 ff8b 	bl	8001cb8 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	2b80      	cmp	r3, #128	; 0x80
 8007da8:	d008      	beq.n	8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d004      	beq.n	8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8007db2:	f240 613a 	movw	r1, #1594	; 0x63a
 8007db6:	4823      	ldr	r0, [pc, #140]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007db8:	f7f9 ff7e 	bl	8001cb8 <assert_failed>

  __HAL_LOCK(htim);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d101      	bne.n	8007dca <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	e032      	b.n	8007e30 <HAL_TIMEx_MasterConfigSynchronization+0x114>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2202      	movs	r2, #2
 8007dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	6812      	ldr	r2, [r2, #0]
 8007de2:	6852      	ldr	r2, [r2, #4]
 8007de4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007de8:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	6812      	ldr	r2, [r2, #0]
 8007df2:	6851      	ldr	r1, [r2, #4]
 8007df4:	683a      	ldr	r2, [r7, #0]
 8007df6:	6812      	ldr	r2, [r2, #0]
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	6812      	ldr	r2, [r2, #0]
 8007e04:	6892      	ldr	r2, [r2, #8]
 8007e06:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e0a:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	6812      	ldr	r2, [r2, #0]
 8007e14:	6891      	ldr	r1, [r2, #8]
 8007e16:	683a      	ldr	r2, [r7, #0]
 8007e18:	6852      	ldr	r2, [r2, #4]
 8007e1a:	430a      	orrs	r2, r1
 8007e1c:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2201      	movs	r2, #1
 8007e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	40012c00 	.word	0x40012c00
 8007e3c:	40000400 	.word	0x40000400
 8007e40:	40000800 	.word	0x40000800
 8007e44:	08008c24 	.word	0x08008c24

08007e48 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8007e50:	bf00      	nop
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bc80      	pop	{r7}
 8007e58:	4770      	bx	lr

08007e5a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e5a:	b480      	push	{r7}
 8007e5c:	b083      	sub	sp, #12
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e62:	bf00      	nop
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bc80      	pop	{r7}
 8007e6a:	4770      	bx	lr

08007e6c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d101      	bne.n	8007e7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e092      	b.n	8007fa4 <HAL_UART_Init+0x138>
  }

  /* Check the parameters */
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	699b      	ldr	r3, [r3, #24]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d02c      	beq.n	8007ee0 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a48      	ldr	r2, [pc, #288]	; (8007fac <HAL_UART_Init+0x140>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d00e      	beq.n	8007eae <HAL_UART_Init+0x42>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a46      	ldr	r2, [pc, #280]	; (8007fb0 <HAL_UART_Init+0x144>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d009      	beq.n	8007eae <HAL_UART_Init+0x42>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a45      	ldr	r2, [pc, #276]	; (8007fb4 <HAL_UART_Init+0x148>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d004      	beq.n	8007eae <HAL_UART_Init+0x42>
 8007ea4:	f240 110f 	movw	r1, #271	; 0x10f
 8007ea8:	4843      	ldr	r0, [pc, #268]	; (8007fb8 <HAL_UART_Init+0x14c>)
 8007eaa:	f7f9 ff05 	bl	8001cb8 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	699b      	ldr	r3, [r3, #24]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d028      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ebe:	d023      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	699b      	ldr	r3, [r3, #24]
 8007ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ec8:	d01e      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ed2:	d019      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007ed4:	f44f 7188 	mov.w	r1, #272	; 0x110
 8007ed8:	4837      	ldr	r0, [pc, #220]	; (8007fb8 <HAL_UART_Init+0x14c>)
 8007eda:	f7f9 feed 	bl	8001cb8 <assert_failed>
 8007ede:	e013      	b.n	8007f08 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a31      	ldr	r2, [pc, #196]	; (8007fac <HAL_UART_Init+0x140>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d00e      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a30      	ldr	r2, [pc, #192]	; (8007fb0 <HAL_UART_Init+0x144>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d009      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a2e      	ldr	r2, [pc, #184]	; (8007fb4 <HAL_UART_Init+0x148>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d004      	beq.n	8007f08 <HAL_UART_Init+0x9c>
 8007efe:	f44f 718a 	mov.w	r1, #276	; 0x114
 8007f02:	482d      	ldr	r0, [pc, #180]	; (8007fb8 <HAL_UART_Init+0x14c>)
 8007f04:	f7f9 fed8 	bl	8001cb8 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d009      	beq.n	8007f24 <HAL_UART_Init+0xb8>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f18:	d004      	beq.n	8007f24 <HAL_UART_Init+0xb8>
 8007f1a:	f44f 718b 	mov.w	r1, #278	; 0x116
 8007f1e:	4826      	ldr	r0, [pc, #152]	; (8007fb8 <HAL_UART_Init+0x14c>)
 8007f20:	f7f9 feca 	bl	8001cb8 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d106      	bne.n	8007f3e <HAL_UART_Init+0xd2>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f7fa fa83 	bl	8002444 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2224      	movs	r2, #36	; 0x24
 8007f42:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	6812      	ldr	r2, [r2, #0]
 8007f4e:	68d2      	ldr	r2, [r2, #12]
 8007f50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f54:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fb92 	bl	8008680 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	687a      	ldr	r2, [r7, #4]
 8007f62:	6812      	ldr	r2, [r2, #0]
 8007f64:	6912      	ldr	r2, [r2, #16]
 8007f66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	6812      	ldr	r2, [r2, #0]
 8007f74:	6952      	ldr	r2, [r2, #20]
 8007f76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f7a:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	6812      	ldr	r2, [r2, #0]
 8007f84:	68d2      	ldr	r2, [r2, #12]
 8007f86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f8a:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2220      	movs	r2, #32
 8007f96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2220      	movs	r2, #32
 8007f9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3708      	adds	r7, #8
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}
 8007fac:	40013800 	.word	0x40013800
 8007fb0:	40004400 	.word	0x40004400
 8007fb4:	40004800 	.word	0x40004800
 8007fb8:	08008c68 	.word	0x08008c68

08007fbc <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b088      	sub	sp, #32
 8007fc0:	af02      	add	r7, sp, #8
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	603b      	str	r3, [r7, #0]
 8007fc8:	4613      	mov	r3, r2
 8007fca:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	2b20      	cmp	r3, #32
 8007fda:	f040 8082 	bne.w	80080e2 <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d002      	beq.n	8007fea <HAL_UART_Transmit+0x2e>
 8007fe4:	88fb      	ldrh	r3, [r7, #6]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e07a      	b.n	80080e4 <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d101      	bne.n	8007ffc <HAL_UART_Transmit+0x40>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	e073      	b.n	80080e4 <HAL_UART_Transmit+0x128>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2201      	movs	r2, #1
 8008000:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2221      	movs	r2, #33	; 0x21
 800800e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008012:	f7fa faf1 	bl	80025f8 <HAL_GetTick>
 8008016:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	88fa      	ldrh	r2, [r7, #6]
 800801c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	88fa      	ldrh	r2, [r7, #6]
 8008022:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8008024:	e041      	b.n	80080aa <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800802a:	b29b      	uxth	r3, r3
 800802c:	3b01      	subs	r3, #1
 800802e:	b29a      	uxth	r2, r3
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800803c:	d121      	bne.n	8008082 <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	9300      	str	r3, [sp, #0]
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	2200      	movs	r2, #0
 8008046:	2180      	movs	r1, #128	; 0x80
 8008048:	68f8      	ldr	r0, [r7, #12]
 800804a:	f000 f9b1 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 800804e:	4603      	mov	r3, r0
 8008050:	2b00      	cmp	r3, #0
 8008052:	d001      	beq.n	8008058 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8008054:	2303      	movs	r3, #3
 8008056:	e045      	b.n	80080e4 <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	8812      	ldrh	r2, [r2, #0]
 8008064:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008068:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	691b      	ldr	r3, [r3, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d103      	bne.n	800807a <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	3302      	adds	r3, #2
 8008076:	60bb      	str	r3, [r7, #8]
 8008078:	e017      	b.n	80080aa <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	3301      	adds	r3, #1
 800807e:	60bb      	str	r3, [r7, #8]
 8008080:	e013      	b.n	80080aa <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2200      	movs	r2, #0
 800808a:	2180      	movs	r1, #128	; 0x80
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 f98f 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d001      	beq.n	800809c <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8008098:	2303      	movs	r3, #3
 800809a:	e023      	b.n	80080e4 <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	1c59      	adds	r1, r3, #1
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1b8      	bne.n	8008026 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	9300      	str	r3, [sp, #0]
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	2200      	movs	r2, #0
 80080bc:	2140      	movs	r1, #64	; 0x40
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f000 f976 	bl	80083b0 <UART_WaitOnFlagUntilTimeout>
 80080c4:	4603      	mov	r3, r0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d001      	beq.n	80080ce <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80080ca:	2303      	movs	r3, #3
 80080cc:	e00a      	b.n	80080e4 <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2220      	movs	r2, #32
 80080d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80080de:	2300      	movs	r3, #0
 80080e0:	e000      	b.n	80080e4 <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80080e2:	2302      	movs	r3, #2
  }
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3718      	adds	r7, #24
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	4613      	mov	r3, r2
 80080f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b20      	cmp	r3, #32
 8008104:	d140      	bne.n	8008188 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d002      	beq.n	8008112 <HAL_UART_Receive_IT+0x26>
 800810c:	88fb      	ldrh	r3, [r7, #6]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d101      	bne.n	8008116 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e039      	b.n	800818a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800811c:	2b01      	cmp	r3, #1
 800811e:	d101      	bne.n	8008124 <HAL_UART_Receive_IT+0x38>
 8008120:	2302      	movs	r3, #2
 8008122:	e032      	b.n	800818a <HAL_UART_Receive_IT+0x9e>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	68ba      	ldr	r2, [r7, #8]
 8008130:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	88fa      	ldrh	r2, [r7, #6]
 8008136:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	88fa      	ldrh	r2, [r7, #6]
 800813c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2200      	movs	r2, #0
 8008142:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2222      	movs	r2, #34	; 0x22
 8008148:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	68fa      	ldr	r2, [r7, #12]
 800815a:	6812      	ldr	r2, [r2, #0]
 800815c:	68d2      	ldr	r2, [r2, #12]
 800815e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008162:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	68fa      	ldr	r2, [r7, #12]
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	6952      	ldr	r2, [r2, #20]
 800816e:	f042 0201 	orr.w	r2, r2, #1
 8008172:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	68fa      	ldr	r2, [r7, #12]
 800817a:	6812      	ldr	r2, [r2, #0]
 800817c:	68d2      	ldr	r2, [r2, #12]
 800817e:	f042 0220 	orr.w	r2, r2, #32
 8008182:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8008184:	2300      	movs	r3, #0
 8008186:	e000      	b.n	800818a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8008188:	2302      	movs	r3, #2
  }
}
 800818a:	4618      	mov	r0, r3
 800818c:	3714      	adds	r7, #20
 800818e:	46bd      	mov	sp, r7
 8008190:	bc80      	pop	{r7}
 8008192:	4770      	bx	lr

08008194 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b088      	sub	sp, #32
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	695b      	ldr	r3, [r3, #20]
 80081b2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80081b4:	2300      	movs	r3, #0
 80081b6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80081b8:	2300      	movs	r3, #0
 80081ba:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081bc:	69fb      	ldr	r3, [r7, #28]
 80081be:	f003 030f 	and.w	r3, r3, #15
 80081c2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10d      	bne.n	80081e6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	f003 0320 	and.w	r3, r3, #32
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d008      	beq.n	80081e6 <HAL_UART_IRQHandler+0x52>
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	f003 0320 	and.w	r3, r3, #32
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 f9cd 	bl	800857e <UART_Receive_IT>
      return;
 80081e4:	e0cc      	b.n	8008380 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 80ab 	beq.w	8008344 <HAL_UART_IRQHandler+0x1b0>
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	f003 0301 	and.w	r3, r3, #1
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d105      	bne.n	8008204 <HAL_UART_IRQHandler+0x70>
 80081f8:	69bb      	ldr	r3, [r7, #24]
 80081fa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f000 80a0 	beq.w	8008344 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00a      	beq.n	8008224 <HAL_UART_IRQHandler+0x90>
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008214:	2b00      	cmp	r3, #0
 8008216:	d005      	beq.n	8008224 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800821c:	f043 0201 	orr.w	r2, r3, #1
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	f003 0304 	and.w	r3, r3, #4
 800822a:	2b00      	cmp	r3, #0
 800822c:	d00a      	beq.n	8008244 <HAL_UART_IRQHandler+0xb0>
 800822e:	697b      	ldr	r3, [r7, #20]
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	2b00      	cmp	r3, #0
 8008236:	d005      	beq.n	8008244 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800823c:	f043 0202 	orr.w	r2, r3, #2
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	f003 0302 	and.w	r3, r3, #2
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00a      	beq.n	8008264 <HAL_UART_IRQHandler+0xd0>
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f003 0301 	and.w	r3, r3, #1
 8008254:	2b00      	cmp	r3, #0
 8008256:	d005      	beq.n	8008264 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800825c:	f043 0204 	orr.w	r2, r3, #4
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	f003 0308 	and.w	r3, r3, #8
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00a      	beq.n	8008284 <HAL_UART_IRQHandler+0xf0>
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	2b00      	cmp	r3, #0
 8008276:	d005      	beq.n	8008284 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800827c:	f043 0208 	orr.w	r2, r3, #8
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008288:	2b00      	cmp	r3, #0
 800828a:	d078      	beq.n	800837e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	f003 0320 	and.w	r3, r3, #32
 8008292:	2b00      	cmp	r3, #0
 8008294:	d007      	beq.n	80082a6 <HAL_UART_IRQHandler+0x112>
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	f003 0320 	and.w	r3, r3, #32
 800829c:	2b00      	cmp	r3, #0
 800829e:	d002      	beq.n	80082a6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f96c 	bl	800857e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	695b      	ldr	r3, [r3, #20]
 80082ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	bf14      	ite	ne
 80082b4:	2301      	movne	r3, #1
 80082b6:	2300      	moveq	r3, #0
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082c0:	f003 0308 	and.w	r3, r3, #8
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d102      	bne.n	80082ce <HAL_UART_IRQHandler+0x13a>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d031      	beq.n	8008332 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 f8b8 	bl	8008444 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d023      	beq.n	800832a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	6812      	ldr	r2, [r2, #0]
 80082ea:	6952      	ldr	r2, [r2, #20]
 80082ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082f0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d013      	beq.n	8008322 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082fe:	4a22      	ldr	r2, [pc, #136]	; (8008388 <HAL_UART_IRQHandler+0x1f4>)
 8008300:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008306:	4618      	mov	r0, r3
 8008308:	f7fb fcda 	bl	8003cc0 <HAL_DMA_Abort_IT>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d016      	beq.n	8008340 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800831c:	4610      	mov	r0, r2
 800831e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008320:	e00e      	b.n	8008340 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 f83b 	bl	800839e <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008328:	e00a      	b.n	8008340 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 f837 	bl	800839e <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008330:	e006      	b.n	8008340 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f833 	bl	800839e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2200      	movs	r2, #0
 800833c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800833e:	e01e      	b.n	800837e <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008340:	bf00      	nop
    return;
 8008342:	e01c      	b.n	800837e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800834a:	2b00      	cmp	r3, #0
 800834c:	d008      	beq.n	8008360 <HAL_UART_IRQHandler+0x1cc>
 800834e:	69bb      	ldr	r3, [r7, #24]
 8008350:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008354:	2b00      	cmp	r3, #0
 8008356:	d003      	beq.n	8008360 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f000 f8a4 	bl	80084a6 <UART_Transmit_IT>
    return;
 800835e:	e00f      	b.n	8008380 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008366:	2b00      	cmp	r3, #0
 8008368:	d00a      	beq.n	8008380 <HAL_UART_IRQHandler+0x1ec>
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008370:	2b00      	cmp	r3, #0
 8008372:	d005      	beq.n	8008380 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f8ea 	bl	800854e <UART_EndTransmit_IT>
    return;
 800837a:	bf00      	nop
 800837c:	e000      	b.n	8008380 <HAL_UART_IRQHandler+0x1ec>
    return;
 800837e:	bf00      	nop
  }
}
 8008380:	3720      	adds	r7, #32
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	0800847f 	.word	0x0800847f

0800838c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	bc80      	pop	{r7}
 800839c:	4770      	bx	lr

0800839e <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800839e:	b480      	push	{r7}
 80083a0:	b083      	sub	sp, #12
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80083a6:	bf00      	nop
 80083a8:	370c      	adds	r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bc80      	pop	{r7}
 80083ae:	4770      	bx	lr

080083b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b084      	sub	sp, #16
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	603b      	str	r3, [r7, #0]
 80083bc:	4613      	mov	r3, r2
 80083be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80083c0:	e02c      	b.n	800841c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c8:	d028      	beq.n	800841c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80083ca:	69bb      	ldr	r3, [r7, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d007      	beq.n	80083e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80083d0:	f7fa f912 	bl	80025f8 <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	1ad2      	subs	r2, r2, r3
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d91d      	bls.n	800841c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68fa      	ldr	r2, [r7, #12]
 80083e6:	6812      	ldr	r2, [r2, #0]
 80083e8:	68d2      	ldr	r2, [r2, #12]
 80083ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80083ee:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	6812      	ldr	r2, [r2, #0]
 80083f8:	6952      	ldr	r2, [r2, #20]
 80083fa:	f022 0201 	bic.w	r2, r2, #1
 80083fe:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2220      	movs	r2, #32
 8008404:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2220      	movs	r2, #32
 800840c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8008418:	2303      	movs	r3, #3
 800841a:	e00f      	b.n	800843c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	681a      	ldr	r2, [r3, #0]
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	401a      	ands	r2, r3
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	429a      	cmp	r2, r3
 800842a:	bf0c      	ite	eq
 800842c:	2301      	moveq	r3, #1
 800842e:	2300      	movne	r3, #0
 8008430:	b2db      	uxtb	r3, r3
 8008432:	461a      	mov	r2, r3
 8008434:	79fb      	ldrb	r3, [r7, #7]
 8008436:	429a      	cmp	r2, r3
 8008438:	d0c3      	beq.n	80083c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3710      	adds	r7, #16
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	6812      	ldr	r2, [r2, #0]
 8008454:	68d2      	ldr	r2, [r2, #12]
 8008456:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800845a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	6812      	ldr	r2, [r2, #0]
 8008464:	6952      	ldr	r2, [r2, #20]
 8008466:	f022 0201 	bic.w	r2, r2, #1
 800846a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2220      	movs	r2, #32
 8008470:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	bc80      	pop	{r7}
 800847c:	4770      	bx	lr

0800847e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800847e:	b580      	push	{r7, lr}
 8008480:	b084      	sub	sp, #16
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8008498:	68f8      	ldr	r0, [r7, #12]
 800849a:	f7ff ff80 	bl	800839e <HAL_UART_ErrorCallback>
}
 800849e:	bf00      	nop
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084a6:	b480      	push	{r7}
 80084a8:	b085      	sub	sp, #20
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b21      	cmp	r3, #33	; 0x21
 80084b8:	d143      	bne.n	8008542 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084c2:	d119      	bne.n	80084f8 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6a1b      	ldr	r3, [r3, #32]
 80084c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	8812      	ldrh	r2, [r2, #0]
 80084d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084d6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d105      	bne.n	80084ec <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6a1b      	ldr	r3, [r3, #32]
 80084e4:	1c9a      	adds	r2, r3, #2
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	621a      	str	r2, [r3, #32]
 80084ea:	e00e      	b.n	800850a <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6a1b      	ldr	r3, [r3, #32]
 80084f0:	1c5a      	adds	r2, r3, #1
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	621a      	str	r2, [r3, #32]
 80084f6:	e008      	b.n	800850a <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6a1b      	ldr	r3, [r3, #32]
 8008500:	1c58      	adds	r0, r3, #1
 8008502:	6879      	ldr	r1, [r7, #4]
 8008504:	6208      	str	r0, [r1, #32]
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800850e:	b29b      	uxth	r3, r3
 8008510:	3b01      	subs	r3, #1
 8008512:	b29b      	uxth	r3, r3
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	4619      	mov	r1, r3
 8008518:	84d1      	strh	r1, [r2, #38]	; 0x26
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10f      	bne.n	800853e <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6812      	ldr	r2, [r2, #0]
 8008526:	68d2      	ldr	r2, [r2, #12]
 8008528:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800852c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	6812      	ldr	r2, [r2, #0]
 8008536:	68d2      	ldr	r2, [r2, #12]
 8008538:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800853c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800853e:	2300      	movs	r3, #0
 8008540:	e000      	b.n	8008544 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8008542:	2302      	movs	r3, #2
  }
}
 8008544:	4618      	mov	r0, r3
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	bc80      	pop	{r7}
 800854c:	4770      	bx	lr

0800854e <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800854e:	b580      	push	{r7, lr}
 8008550:	b082      	sub	sp, #8
 8008552:	af00      	add	r7, sp, #0
 8008554:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	6812      	ldr	r2, [r2, #0]
 800855e:	68d2      	ldr	r2, [r2, #12]
 8008560:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008564:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2220      	movs	r2, #32
 800856a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7ff ff0c 	bl	800838c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008574:	2300      	movs	r3, #0
}
 8008576:	4618      	mov	r0, r3
 8008578:	3708      	adds	r7, #8
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}

0800857e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b084      	sub	sp, #16
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800858c:	b2db      	uxtb	r3, r3
 800858e:	2b22      	cmp	r3, #34	; 0x22
 8008590:	d171      	bne.n	8008676 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800859a:	d123      	bne.n	80085e4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a0:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d10e      	bne.n	80085c8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085b6:	b29a      	uxth	r2, r3
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c0:	1c9a      	adds	r2, r3, #2
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	629a      	str	r2, [r3, #40]	; 0x28
 80085c6:	e029      	b.n	800861c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	b29a      	uxth	r2, r3
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085dc:	1c5a      	adds	r2, r3, #1
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	629a      	str	r2, [r3, #40]	; 0x28
 80085e2:	e01b      	b.n	800861c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	691b      	ldr	r3, [r3, #16]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10a      	bne.n	8008602 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f0:	1c59      	adds	r1, r3, #1
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	6291      	str	r1, [r2, #40]	; 0x28
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6812      	ldr	r2, [r2, #0]
 80085fa:	6852      	ldr	r2, [r2, #4]
 80085fc:	b2d2      	uxtb	r2, r2
 80085fe:	701a      	strb	r2, [r3, #0]
 8008600:	e00c      	b.n	800861c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008606:	1c59      	adds	r1, r3, #1
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	6291      	str	r1, [r2, #40]	; 0x28
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	6812      	ldr	r2, [r2, #0]
 8008610:	6852      	ldr	r2, [r2, #4]
 8008612:	b2d2      	uxtb	r2, r2
 8008614:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008618:	b2d2      	uxtb	r2, r2
 800861a:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008620:	b29b      	uxth	r3, r3
 8008622:	3b01      	subs	r3, #1
 8008624:	b29b      	uxth	r3, r3
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	4619      	mov	r1, r3
 800862a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800862c:	2b00      	cmp	r3, #0
 800862e:	d120      	bne.n	8008672 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	687a      	ldr	r2, [r7, #4]
 8008636:	6812      	ldr	r2, [r2, #0]
 8008638:	68d2      	ldr	r2, [r2, #12]
 800863a:	f022 0220 	bic.w	r2, r2, #32
 800863e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	6812      	ldr	r2, [r2, #0]
 8008648:	68d2      	ldr	r2, [r2, #12]
 800864a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800864e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	6812      	ldr	r2, [r2, #0]
 8008658:	6952      	ldr	r2, [r2, #20]
 800865a:	f022 0201 	bic.w	r2, r2, #1
 800865e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2220      	movs	r2, #32
 8008664:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7f9 f8f5 	bl	8001858 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800866e:	2300      	movs	r3, #0
 8008670:	e002      	b.n	8008678 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008672:	2300      	movs	r3, #0
 8008674:	e000      	b.n	8008678 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008676:	2302      	movs	r3, #2
  }
}
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}

08008680 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008682:	b085      	sub	sp, #20
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008688:	2300      	movs	r3, #0
 800868a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	4aa2      	ldr	r2, [pc, #648]	; (800891c <UART_SetConfig+0x29c>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d904      	bls.n	80086a0 <UART_SetConfig+0x20>
 8008696:	f640 11a7 	movw	r1, #2471	; 0x9a7
 800869a:	48a1      	ldr	r0, [pc, #644]	; (8008920 <UART_SetConfig+0x2a0>)
 800869c:	f7f9 fb0c 	bl	8001cb8 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	68db      	ldr	r3, [r3, #12]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d009      	beq.n	80086bc <UART_SetConfig+0x3c>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086b0:	d004      	beq.n	80086bc <UART_SetConfig+0x3c>
 80086b2:	f640 11a8 	movw	r1, #2472	; 0x9a8
 80086b6:	489a      	ldr	r0, [pc, #616]	; (8008920 <UART_SetConfig+0x2a0>)
 80086b8:	f7f9 fafe 	bl	8001cb8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	691b      	ldr	r3, [r3, #16]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00e      	beq.n	80086e2 <UART_SetConfig+0x62>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	691b      	ldr	r3, [r3, #16]
 80086c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086cc:	d009      	beq.n	80086e2 <UART_SetConfig+0x62>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80086d6:	d004      	beq.n	80086e2 <UART_SetConfig+0x62>
 80086d8:	f640 11a9 	movw	r1, #2473	; 0x9a9
 80086dc:	4890      	ldr	r0, [pc, #576]	; (8008920 <UART_SetConfig+0x2a0>)
 80086de:	f7f9 faeb 	bl	8001cb8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	695a      	ldr	r2, [r3, #20]
 80086e6:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 80086ea:	4013      	ands	r3, r2
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d103      	bne.n	80086f8 <UART_SetConfig+0x78>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	695b      	ldr	r3, [r3, #20]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d104      	bne.n	8008702 <UART_SetConfig+0x82>
 80086f8:	f640 11aa 	movw	r1, #2474	; 0x9aa
 80086fc:	4888      	ldr	r0, [pc, #544]	; (8008920 <UART_SetConfig+0x2a0>)
 80086fe:	f7f9 fadb 	bl	8001cb8 <assert_failed>

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	6812      	ldr	r2, [r2, #0]
 800870a:	6912      	ldr	r2, [r2, #16]
 800870c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	68d2      	ldr	r2, [r2, #12]
 8008714:	430a      	orrs	r2, r1
 8008716:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	689a      	ldr	r2, [r3, #8]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	691b      	ldr	r3, [r3, #16]
 8008720:	431a      	orrs	r2, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	695b      	ldr	r3, [r3, #20]
 8008726:	4313      	orrs	r3, r2
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	4313      	orrs	r3, r2
 800872c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	68db      	ldr	r3, [r3, #12]
 8008738:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800873c:	f023 030c 	bic.w	r3, r3, #12
 8008740:	68f9      	ldr	r1, [r7, #12]
 8008742:	430b      	orrs	r3, r1
 8008744:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	687a      	ldr	r2, [r7, #4]
 800874c:	6812      	ldr	r2, [r2, #0]
 800874e:	6952      	ldr	r2, [r2, #20]
 8008750:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	6992      	ldr	r2, [r2, #24]
 8008758:	430a      	orrs	r2, r1
 800875a:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a70      	ldr	r2, [pc, #448]	; (8008924 <UART_SetConfig+0x2a4>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d16b      	bne.n	800883e <UART_SetConfig+0x1be>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681c      	ldr	r4, [r3, #0]
 800876a:	f7fc fc89 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 800876e:	4602      	mov	r2, r0
 8008770:	4613      	mov	r3, r2
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	4413      	add	r3, r2
 8008776:	009a      	lsls	r2, r3, #2
 8008778:	441a      	add	r2, r3
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	fbb2 f3f3 	udiv	r3, r2, r3
 8008784:	4a68      	ldr	r2, [pc, #416]	; (8008928 <UART_SetConfig+0x2a8>)
 8008786:	fba2 2303 	umull	r2, r3, r2, r3
 800878a:	095b      	lsrs	r3, r3, #5
 800878c:	011d      	lsls	r5, r3, #4
 800878e:	f7fc fc77 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 8008792:	4602      	mov	r2, r0
 8008794:	4613      	mov	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4413      	add	r3, r2
 800879a:	009a      	lsls	r2, r3, #2
 800879c:	441a      	add	r2, r3
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	009b      	lsls	r3, r3, #2
 80087a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80087a8:	f7fc fc6a 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 80087ac:	4602      	mov	r2, r0
 80087ae:	4613      	mov	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4413      	add	r3, r2
 80087b4:	009a      	lsls	r2, r3, #2
 80087b6:	441a      	add	r2, r3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c2:	4a59      	ldr	r2, [pc, #356]	; (8008928 <UART_SetConfig+0x2a8>)
 80087c4:	fba2 2303 	umull	r2, r3, r2, r3
 80087c8:	095b      	lsrs	r3, r3, #5
 80087ca:	2264      	movs	r2, #100	; 0x64
 80087cc:	fb02 f303 	mul.w	r3, r2, r3
 80087d0:	1af3      	subs	r3, r6, r3
 80087d2:	011b      	lsls	r3, r3, #4
 80087d4:	3332      	adds	r3, #50	; 0x32
 80087d6:	4a54      	ldr	r2, [pc, #336]	; (8008928 <UART_SetConfig+0x2a8>)
 80087d8:	fba2 2303 	umull	r2, r3, r2, r3
 80087dc:	095b      	lsrs	r3, r3, #5
 80087de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80087e2:	441d      	add	r5, r3
 80087e4:	f7fc fc4c 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 80087e8:	4602      	mov	r2, r0
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	009a      	lsls	r2, r3, #2
 80087f2:	441a      	add	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80087fe:	f7fc fc3f 	bl	8005080 <HAL_RCC_GetPCLK2Freq>
 8008802:	4602      	mov	r2, r0
 8008804:	4613      	mov	r3, r2
 8008806:	009b      	lsls	r3, r3, #2
 8008808:	4413      	add	r3, r2
 800880a:	009a      	lsls	r2, r3, #2
 800880c:	441a      	add	r2, r3
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	009b      	lsls	r3, r3, #2
 8008814:	fbb2 f3f3 	udiv	r3, r2, r3
 8008818:	4a43      	ldr	r2, [pc, #268]	; (8008928 <UART_SetConfig+0x2a8>)
 800881a:	fba2 2303 	umull	r2, r3, r2, r3
 800881e:	095b      	lsrs	r3, r3, #5
 8008820:	2264      	movs	r2, #100	; 0x64
 8008822:	fb02 f303 	mul.w	r3, r2, r3
 8008826:	1af3      	subs	r3, r6, r3
 8008828:	011b      	lsls	r3, r3, #4
 800882a:	3332      	adds	r3, #50	; 0x32
 800882c:	4a3e      	ldr	r2, [pc, #248]	; (8008928 <UART_SetConfig+0x2a8>)
 800882e:	fba2 2303 	umull	r2, r3, r2, r3
 8008832:	095b      	lsrs	r3, r3, #5
 8008834:	f003 030f 	and.w	r3, r3, #15
 8008838:	442b      	add	r3, r5
 800883a:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800883c:	e06a      	b.n	8008914 <UART_SetConfig+0x294>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681c      	ldr	r4, [r3, #0]
 8008842:	f7fc fc09 	bl	8005058 <HAL_RCC_GetPCLK1Freq>
 8008846:	4602      	mov	r2, r0
 8008848:	4613      	mov	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	009a      	lsls	r2, r3, #2
 8008850:	441a      	add	r2, r3
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	fbb2 f3f3 	udiv	r3, r2, r3
 800885c:	4a32      	ldr	r2, [pc, #200]	; (8008928 <UART_SetConfig+0x2a8>)
 800885e:	fba2 2303 	umull	r2, r3, r2, r3
 8008862:	095b      	lsrs	r3, r3, #5
 8008864:	011d      	lsls	r5, r3, #4
 8008866:	f7fc fbf7 	bl	8005058 <HAL_RCC_GetPCLK1Freq>
 800886a:	4602      	mov	r2, r0
 800886c:	4613      	mov	r3, r2
 800886e:	009b      	lsls	r3, r3, #2
 8008870:	4413      	add	r3, r2
 8008872:	009a      	lsls	r2, r3, #2
 8008874:	441a      	add	r2, r3
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008880:	f7fc fbea 	bl	8005058 <HAL_RCC_GetPCLK1Freq>
 8008884:	4602      	mov	r2, r0
 8008886:	4613      	mov	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	009a      	lsls	r2, r3, #2
 800888e:	441a      	add	r2, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	fbb2 f3f3 	udiv	r3, r2, r3
 800889a:	4a23      	ldr	r2, [pc, #140]	; (8008928 <UART_SetConfig+0x2a8>)
 800889c:	fba2 2303 	umull	r2, r3, r2, r3
 80088a0:	095b      	lsrs	r3, r3, #5
 80088a2:	2264      	movs	r2, #100	; 0x64
 80088a4:	fb02 f303 	mul.w	r3, r2, r3
 80088a8:	1af3      	subs	r3, r6, r3
 80088aa:	011b      	lsls	r3, r3, #4
 80088ac:	3332      	adds	r3, #50	; 0x32
 80088ae:	4a1e      	ldr	r2, [pc, #120]	; (8008928 <UART_SetConfig+0x2a8>)
 80088b0:	fba2 2303 	umull	r2, r3, r2, r3
 80088b4:	095b      	lsrs	r3, r3, #5
 80088b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80088ba:	441d      	add	r5, r3
 80088bc:	f7fc fbcc 	bl	8005058 <HAL_RCC_GetPCLK1Freq>
 80088c0:	4602      	mov	r2, r0
 80088c2:	4613      	mov	r3, r2
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	4413      	add	r3, r2
 80088c8:	009a      	lsls	r2, r3, #2
 80088ca:	441a      	add	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	009b      	lsls	r3, r3, #2
 80088d2:	fbb2 f6f3 	udiv	r6, r2, r3
 80088d6:	f7fc fbbf 	bl	8005058 <HAL_RCC_GetPCLK1Freq>
 80088da:	4602      	mov	r2, r0
 80088dc:	4613      	mov	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4413      	add	r3, r2
 80088e2:	009a      	lsls	r2, r3, #2
 80088e4:	441a      	add	r2, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	009b      	lsls	r3, r3, #2
 80088ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80088f0:	4a0d      	ldr	r2, [pc, #52]	; (8008928 <UART_SetConfig+0x2a8>)
 80088f2:	fba2 2303 	umull	r2, r3, r2, r3
 80088f6:	095b      	lsrs	r3, r3, #5
 80088f8:	2264      	movs	r2, #100	; 0x64
 80088fa:	fb02 f303 	mul.w	r3, r2, r3
 80088fe:	1af3      	subs	r3, r6, r3
 8008900:	011b      	lsls	r3, r3, #4
 8008902:	3332      	adds	r3, #50	; 0x32
 8008904:	4a08      	ldr	r2, [pc, #32]	; (8008928 <UART_SetConfig+0x2a8>)
 8008906:	fba2 2303 	umull	r2, r3, r2, r3
 800890a:	095b      	lsrs	r3, r3, #5
 800890c:	f003 030f 	and.w	r3, r3, #15
 8008910:	442b      	add	r3, r5
 8008912:	60a3      	str	r3, [r4, #8]
}
 8008914:	bf00      	nop
 8008916:	3714      	adds	r7, #20
 8008918:	46bd      	mov	sp, r7
 800891a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800891c:	0044aa20 	.word	0x0044aa20
 8008920:	08008c68 	.word	0x08008c68
 8008924:	40013800 	.word	0x40013800
 8008928:	51eb851f 	.word	0x51eb851f

0800892c <__libc_init_array>:
 800892c:	b570      	push	{r4, r5, r6, lr}
 800892e:	2500      	movs	r5, #0
 8008930:	4e0c      	ldr	r6, [pc, #48]	; (8008964 <__libc_init_array+0x38>)
 8008932:	4c0d      	ldr	r4, [pc, #52]	; (8008968 <__libc_init_array+0x3c>)
 8008934:	1ba4      	subs	r4, r4, r6
 8008936:	10a4      	asrs	r4, r4, #2
 8008938:	42a5      	cmp	r5, r4
 800893a:	d109      	bne.n	8008950 <__libc_init_array+0x24>
 800893c:	f000 f81a 	bl	8008974 <_init>
 8008940:	2500      	movs	r5, #0
 8008942:	4e0a      	ldr	r6, [pc, #40]	; (800896c <__libc_init_array+0x40>)
 8008944:	4c0a      	ldr	r4, [pc, #40]	; (8008970 <__libc_init_array+0x44>)
 8008946:	1ba4      	subs	r4, r4, r6
 8008948:	10a4      	asrs	r4, r4, #2
 800894a:	42a5      	cmp	r5, r4
 800894c:	d105      	bne.n	800895a <__libc_init_array+0x2e>
 800894e:	bd70      	pop	{r4, r5, r6, pc}
 8008950:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008954:	4798      	blx	r3
 8008956:	3501      	adds	r5, #1
 8008958:	e7ee      	b.n	8008938 <__libc_init_array+0xc>
 800895a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800895e:	4798      	blx	r3
 8008960:	3501      	adds	r5, #1
 8008962:	e7f2      	b.n	800894a <__libc_init_array+0x1e>
 8008964:	08008cc0 	.word	0x08008cc0
 8008968:	08008cc0 	.word	0x08008cc0
 800896c:	08008cc0 	.word	0x08008cc0
 8008970:	08008cc4 	.word	0x08008cc4

08008974 <_init>:
 8008974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008976:	bf00      	nop
 8008978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800897a:	bc08      	pop	{r3}
 800897c:	469e      	mov	lr, r3
 800897e:	4770      	bx	lr

08008980 <_fini>:
 8008980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008982:	bf00      	nop
 8008984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008986:	bc08      	pop	{r3}
 8008988:	469e      	mov	lr, r3
 800898a:	4770      	bx	lr
