{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09845,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09961,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00155415,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00156598,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000621395,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00156598,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 16.492,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 24,
	"finish__design__instance__area__class:timing_repair_buffer": 19.418,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 7.448,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.926,
	"finish__design__instance__count__class:sequential_cell": 38,
	"finish__design__instance__area__class:sequential_cell": 173.432,
	"finish__design__instance__count__class:multi_input_combinational_cell": 146,
	"finish__design__instance__area__class:multi_input_combinational_cell": 209.608,
	"finish__design__instance__count": 243,
	"finish__design__instance__area": 435.974,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.335686,
	"finish__clock__skew__setup": 0.00122204,
	"finish__clock__skew__hold": 0.00122204,
	"finish__timing__drv__max_slew_limit": 0.704681,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.81539,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000364794,
	"finish__power__switching__total": 0.000127489,
	"finish__power__leakage__total": 9.19441e-06,
	"finish__power__total": 0.000501478,
	"finish__design__io": 25,
	"finish__design__die__area": 4279.78,
	"finish__design__core__area": 3986.01,
	"finish__design__instance__count": 333,
	"finish__design__instance__area": 459.914,
	"finish__design__instance__count__stdcell": 333,
	"finish__design__instance__area__stdcell": 459.914,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.115382,
	"finish__design__instance__utilization__stdcell": 0.115382,
	"finish__design__rows": 45,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 45,
	"finish__design__sites": 14985,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 14985,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}