# Program 1: 
### Statement: Memory access stage

### Name of file:
mem.sv

### RTL Snapshot
![image](https://github.com/user-attachments/assets/81052e58-226c-4360-b698-eac03dd0c2f6)




# Program 2: 
### Statement: Writeback stage

### Name of file:
wb.sv

### RTL Snapshot
![image](https://github.com/user-attachments/assets/f07391f5-21d0-42f3-9d1f-090ff79f262b)



# Program 3: 
### Statement: Data memory

### Name of file:
dmem.sv

### RTL Snapshot
![image](https://github.com/user-attachments/assets/952fae24-db9f-4fe0-beca-eeb19eb646ae)
