INFO-FLOW: Workspace C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls opened at Thu Mar 06 15:01:40 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.142 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp -appendflags -cflags -DHW_COSIM 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 7.598 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.206 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.594 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.232 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 8.458 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 8.815 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.26 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 4.512 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 81.669 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls opened at Thu Mar 06 15:05:27 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.11 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp -appendflags -cflags -DHW_COSIM 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 6.419 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.161 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.217 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.187 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.838 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 7.088 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.357 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 2.006 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 68.98 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls opened at Thu Mar 06 15:09:08 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14)
Execute     add_files C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16)
Execute     add_files -tb C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp -appendflags -cflags -DHW_COSIM 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7)
Execute     set_top accelerator 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1)
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       create_platform xczu3eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
Command       create_platform done; 7.436 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.194 sec.
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.256 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command       ap_part_info done; 0.184 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.894 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     create_clock done; 0.124 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18)
Execute     set_clock_uncertainty 2ns 
Execute       ap_set_clock -name default -uncertainty 2 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 8.325 sec.
Execute   apply_ini C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Command     ap_part_info done; 0.198 sec.
Execute     source run_sim.tcl 
Command     ap_source done; 1.059 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 15.81 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
