\doxysubsubsubsection{ADC Clock Prescaler }
\hypertarget{group___a_d_c___clock_prescaler}{}\label{group___a_d_c___clock_prescaler}\index{ADC Clock Prescaler@{ADC Clock Prescaler}}
Collaboration diagram for ADC Clock Prescaler\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c___clock_prescaler}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___a_d_c___clock_prescaler_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
{\footnotesize\ttfamily \label{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a} 
\#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00272}{272}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
{\footnotesize\ttfamily \label{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651} 
\#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00273}{273}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913}\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV6@{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV6@{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}{ADC\_CLOCK\_SYNC\_PCLK\_DIV6}}
{\footnotesize\ttfamily \label{group___a_d_c___clock_prescaler_ga0da8cf05586963080a721928cae18913} 
\#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV6~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00274}{274}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0}\index{ADC Clock Prescaler@{ADC Clock Prescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV8@{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV8@{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}!ADC Clock Prescaler@{ADC Clock Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}{ADC\_CLOCK\_SYNC\_PCLK\_DIV8}}
{\footnotesize\ttfamily \label{group___a_d_c___clock_prescaler_gadc0676c90087e9cd3acc3ee1256f3cd0} 
\#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV8~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00275}{275}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

