Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 6c171e663f7448d293001050db66b4c2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot chksum_tb_behav xil_defaultlib.chksum_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.tb_fifo_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.chksum [chksum_default]
Compiling architecture behavioral of entity xil_defaultlib.chksum_tb
Built simulation snapshot chksum_tb_behav
