INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:33:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.905ns period=7.810ns})
  Destination:            fork1/control/generateBlocks[0].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.905ns period=7.810ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.810ns  (clk rise@7.810ns - clk rise@0.000ns)
  Data Path Delay:        7.740ns  (logic 1.548ns (20.001%)  route 6.192ns (79.999%))
  Logic Levels:           21  (CARRY4=5 LUT3=1 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.293 - 7.810 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[1].regblock/clk
    SLICE_X17Y139        FDSE                                         r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y139        FDSE (Prop_fdse_C_Q)         0.216     0.724 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=4, routed)           0.586     1.310    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_1
    SLICE_X15Y137        LUT6 (Prop_lut6_I1_O)        0.043     1.353 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__64/O
                         net (fo=7, routed)           0.191     1.544    control_merge0/tehb/control/outputValid_reg_2
    SLICE_X15Y136        LUT3 (Prop_lut3_I1_O)        0.043     1.587 r  control_merge0/tehb/control/feature_loadAddr[9]_INST_0_i_2/O
                         net (fo=140, routed)         0.512     2.099    control_merge0/tehb/control/outputValid_reg_0
    SLICE_X17Y139        LUT5 (Prop_lut5_I1_O)        0.043     2.142 r  control_merge0/tehb/control/memEnd_valid_i_56/O
                         net (fo=2, routed)           0.499     2.641    cmpi0/buffer11_outs[14]
    SLICE_X13Y139        LUT4 (Prop_lut4_I1_O)        0.043     2.684 r  cmpi0/memEnd_valid_i_36/O
                         net (fo=1, routed)           0.000     2.684    cmpi0/memEnd_valid_i_36_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.871 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.871    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.920 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.920    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X13Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.969 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=96, routed)          0.311     3.280    init0/control/result[0]
    SLICE_X13Y142        LUT5 (Prop_lut5_I2_O)        0.043     3.323 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=99, routed)          0.439     3.763    init0/control/dataReg_reg[0]
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.043     3.806 r  init0/control/transmitValue_i_3__5/O
                         net (fo=25, routed)          0.457     4.263    cmpi6/p_2_in
    SLICE_X8Y140         LUT6 (Prop_lut6_I4_O)        0.043     4.306 r  cmpi6/Memory[2][0]_i_19/O
                         net (fo=1, routed)           0.282     4.587    cmpi6/Memory[2][0]_i_19_n_0
    SLICE_X8Y142         LUT5 (Prop_lut5_I4_O)        0.043     4.630 r  cmpi6/Memory[2][0]_i_9/O
                         net (fo=1, routed)           0.000     4.630    cmpi6/Memory[2][0]_i_9_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.803 r  cmpi6/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.803    cmpi6/Memory_reg[2][0]_i_4_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.910 f  cmpi6/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=11, routed)          0.321     5.232    buffer86/fifo/result[0]
    SLICE_X8Y144         LUT4 (Prop_lut4_I3_O)        0.122     5.354 f  buffer86/fifo/Head[1]_i_5__0/O
                         net (fo=1, routed)           0.356     5.709    buffer78/fifo/Head_reg[0]_2
    SLICE_X8Y144         LUT6 (Prop_lut6_I5_O)        0.043     5.752 r  buffer78/fifo/Head[1]_i_2__0/O
                         net (fo=13, routed)          0.157     5.909    buffer78/fifo/buffer78_outs_ready
    SLICE_X8Y144         LUT6 (Prop_lut6_I0_O)        0.043     5.952 r  buffer78/fifo/transmitValue_i_2__45/O
                         net (fo=5, routed)           0.245     6.198    buffer57/fifo/cmpi6_result_ready
    SLICE_X9Y145         LUT6 (Prop_lut6_I2_O)        0.043     6.241 r  buffer57/fifo/transmitValue_i_3__32/O
                         net (fo=4, routed)           0.449     6.689    fork1/control/generateBlocks[4].regblock/mux6_outs_ready
    SLICE_X16Y148        LUT5 (Prop_lut5_I4_O)        0.043     6.732 f  fork1/control/generateBlocks[4].regblock/start_ready_INST_0_i_28/O
                         net (fo=1, routed)           0.337     7.070    fork1/control/generateBlocks[7].regblock/start_ready_INST_0_i_3[4]
    SLICE_X16Y147        LUT4 (Prop_lut4_I2_O)        0.043     7.113 f  fork1/control/generateBlocks[7].regblock/start_ready_INST_0_i_18/O
                         net (fo=3, routed)           0.550     7.663    fork1/control/generateBlocks[7].regblock/transmitValue_reg_1
    SLICE_X7Y146         LUT5 (Prop_lut5_I0_O)        0.043     7.706 f  fork1/control/generateBlocks[7].regblock/transmitValue_i_3__0/O
                         net (fo=8, routed)           0.499     8.205    fork1/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X12Y149        LUT6 (Prop_lut6_I5_O)        0.043     8.248 r  fork1/control/generateBlocks[0].regblock/transmitValue_i_1__112/O
                         net (fo=1, routed)           0.000     8.248    fork1/control/generateBlocks[0].regblock/transmitValue_i_1__112_n_0
    SLICE_X12Y149        FDSE                                         r  fork1/control/generateBlocks[0].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.810     7.810 r  
                                                      0.000     7.810 r  clk (IN)
                         net (fo=1851, unset)         0.483     8.293    fork1/control/generateBlocks[0].regblock/clk
    SLICE_X12Y149        FDSE                                         r  fork1/control/generateBlocks[0].regblock/transmitValue_reg/C
                         clock pessimism              0.000     8.293    
                         clock uncertainty           -0.035     8.257    
    SLICE_X12Y149        FDSE (Setup_fdse_C_D)        0.064     8.321    fork1/control/generateBlocks[0].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -8.248    
  -------------------------------------------------------------------
                         slack                                  0.074    




