var searchData=
[
  ['s_5fqa',['s_qA',['../misc__math_8h.html#a08410681ba3bf94f28eb292acd2e8455',1,'misc_math.h']]],
  ['s_5fqn',['s_qN',['../misc__math_8h.html#a7f9f456b2e7089ff6280025ed9fc46e1',1,'misc_math.h']]],
  ['s_5fqp',['s_qP',['../misc__math_8h.html#a5da054c0df014f54c84ea22657f0e625',1,'misc_math.h']]],
  ['sdio_5firqhandler',['SDIO_IRQHandler',['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#a44b56def4842b9f9ba6ce93e4dfe6361',1,'pios_chibios_transition_priv.h']]],
  ['semaphore_5fmagic',['SEMAPHORE_MAGIC',['../posix_2pios__semaphore_8c.html#a684d0877e4215a721d813d64a6f199fe',1,'pios_semaphore.c']]],
  ['set_5fbits',['SET_BITS',['../_s_t_m32_2pios__servo_8c.html#a03428792c8dfab8bf1671ba455af007e',1,'pios_servo.c']]],
  ['sha1_5fblock_5fsize',['SHA1_BLOCK_SIZE',['../sha1_8h.html#a4be887a15639aa78e6a129b9c8f4d2b9',1,'sha1.h']]],
  ['smoothcontrol_5fchamfer_5fstart',['SMOOTHCONTROL_CHAMFER_START',['../smoothcontrol_8h.html#a05d4df3b3a13a12bd8ae4ca788cb307c',1,'smoothcontrol.h']]],
  ['smoothcontrol_5fduty_5fcycle',['SMOOTHCONTROL_DUTY_CYCLE',['../smoothcontrol_8h.html#a4cfe64fc9d6e9a8f05f9d84de471d127',1,'smoothcontrol.h']]],
  ['smoothcontrol_5fextended_5fduty_5fcycle',['SMOOTHCONTROL_EXTENDED_DUTY_CYCLE',['../smoothcontrol_8h.html#a5a5b6c0a93ab47c510abc5ad987f7bc8',1,'smoothcontrol.h']]],
  ['smoothcontrol_5fpredictor_5fslope',['SMOOTHCONTROL_PREDICTOR_SLOPE',['../smoothcontrol_8h.html#a46b5627b43a6823c675b29edaaad5f00',1,'smoothcontrol.h']]],
  ['smoothcontrol_5ftimebomb',['SMOOTHCONTROL_TIMEBOMB',['../smoothcontrol_8h.html#abb523eb30c3d86933d2cd4a4e1f71fb7',1,'smoothcontrol.h']]],
  ['sphsn',['SPHSN',['../tranmerc_8c.html#a9db8790397c162fd7050c1092891234a',1,'tranmerc.c']]],
  ['sphsr',['SPHSR',['../tranmerc_8c.html#a2ec7555af537ec6ef77216bc0bc7820d',1,'tranmerc.c']]],
  ['sphtmd',['SPHTMD',['../tranmerc_8c.html#ae9bee3f7c0b17fd637de646ceef253ce',1,'tranmerc.c']]],
  ['spi1_5firqhandler',['SPI1_IRQHandler',['../_s_t_m32_f10x_2pios__chibios__transition__priv_8h.html#adc38983c3ec1357840b21472ff1a2147',1,'SPI1_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f30x_2inc_2pios__chibios__transition__priv_8h.html#adc38983c3ec1357840b21472ff1a2147',1,'SPI1_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#adc38983c3ec1357840b21472ff1a2147',1,'SPI1_IRQHandler():&#160;pios_chibios_transition_priv.h']]],
  ['spi2_5firqhandler',['SPI2_IRQHandler',['../_s_t_m32_f10x_2pios__chibios__transition__priv_8h.html#aaace6fa425ba2038de9ce01755070057',1,'SPI2_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f30x_2inc_2pios__chibios__transition__priv_8h.html#aaace6fa425ba2038de9ce01755070057',1,'SPI2_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#aaace6fa425ba2038de9ce01755070057',1,'SPI2_IRQHandler():&#160;pios_chibios_transition_priv.h']]],
  ['spi3_5firqhandler',['SPI3_IRQHandler',['../_s_t_m32_f10x_2pios__chibios__transition__priv_8h.html#ad9e1203f13593d969234331ceb55d7d2',1,'SPI3_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f30x_2inc_2pios__chibios__transition__priv_8h.html#ad9e1203f13593d969234331ceb55d7d2',1,'SPI3_IRQHandler():&#160;pios_chibios_transition_priv.h'],['../_s_t_m32_f4xx_2inc_2pios__chibios__transition__priv_8h.html#ad9e1203f13593d969234331ceb55d7d2',1,'SPI3_IRQHandler():&#160;pios_chibios_transition_priv.h']]],
  ['spi_5fmax_5fsubdev',['SPI_MAX_SUBDEV',['../pios__spi__posix__priv_8h.html#af46b4c50b3b72e504155b2a23ab1cc7a',1,'pios_spi_posix_priv.h']]],
  ['stm32_5fadc12pres',['STM32_ADC12PRES',['../pikoblx_2fw_2mcuconf_8h.html#a53ddc8ca0ba8befeb086fbf9f1e529e0',1,'mcuconf.h']]],
  ['stm32_5fadc34pres',['STM32_ADC34PRES',['../pikoblx_2fw_2mcuconf_8h.html#ae8ffecb53d7e6d0986cbb875cd98e0e8',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc12_5fclock_5fmode',['STM32_ADC_ADC12_CLOCK_MODE',['../pikoblx_2fw_2mcuconf_8h.html#a0968c7cfcac38e436458339dc846291e',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc12_5fdma_5firq_5fpriority',['STM32_ADC_ADC12_DMA_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a79299533b189180627e0e148401954b7',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc12_5fdma_5fpriority',['STM32_ADC_ADC12_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a6d1ec953e37faf6fa7c861b06e7ed790',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc12_5firq_5fpriority',['STM32_ADC_ADC12_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a2c4714636fd4d6e1397bbd93874209a7',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc34_5fclock_5fmode',['STM32_ADC_ADC34_CLOCK_MODE',['../pikoblx_2fw_2mcuconf_8h.html#a9a3b7926a68a03e1b00564e5b36f2626',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc34_5fdma_5firq_5fpriority',['STM32_ADC_ADC34_DMA_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a71e1e8cf5399df3e52ea3f227763a2d9',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc34_5fdma_5fpriority',['STM32_ADC_ADC34_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a8ba9d34083f9ce9a3422d8bb01f83c19',1,'mcuconf.h']]],
  ['stm32_5fadc_5fadc34_5firq_5fpriority',['STM32_ADC_ADC34_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a96007209bf113ea77c7caa986b533ebb',1,'mcuconf.h']]],
  ['stm32_5fadc_5fdual_5fmode',['STM32_ADC_DUAL_MODE',['../pikoblx_2fw_2mcuconf_8h.html#ad53d21da794b6149ea7825a9634acf02',1,'mcuconf.h']]],
  ['stm32_5fadc_5fuse_5fadc1',['STM32_ADC_USE_ADC1',['../pikoblx_2fw_2mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a',1,'mcuconf.h']]],
  ['stm32_5fadc_5fuse_5fadc3',['STM32_ADC_USE_ADC3',['../pikoblx_2fw_2mcuconf_8h.html#abdbb6a582b057e5065023d7b0fb27821',1,'mcuconf.h']]],
  ['stm32_5fcan_5fcan1_5firq_5fpriority',['STM32_CAN_CAN1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab',1,'mcuconf.h']]],
  ['stm32_5fcan_5fuse_5fcan1',['STM32_CAN_USE_CAN1',['../pikoblx_2fw_2mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti0_5firq_5fpriority',['STM32_EXT_EXTI0_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti10_5f15_5firq_5fpriority',['STM32_EXT_EXTI10_15_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti16_5firq_5fpriority',['STM32_EXT_EXTI16_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti17_5firq_5fpriority',['STM32_EXT_EXTI17_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti18_5firq_5fpriority',['STM32_EXT_EXTI18_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti19_5firq_5fpriority',['STM32_EXT_EXTI19_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti1_5firq_5fpriority',['STM32_EXT_EXTI1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#ac582474e7199168a6fb09792124d6546',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti20_5firq_5fpriority',['STM32_EXT_EXTI20_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a24c4b2fdc18208fbc2211c5b48a2cfc6',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti21_5f22_5f29_5firq_5fpriority',['STM32_EXT_EXTI21_22_29_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a34bf46924b6d9446721c6dd3b5c09ea7',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti2_5firq_5fpriority',['STM32_EXT_EXTI2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti30_5f32_5firq_5fpriority',['STM32_EXT_EXTI30_32_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#af172c422c6aeaa11a0a6ff0227b4637a',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti33_5firq_5fpriority',['STM32_EXT_EXTI33_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a4566e8af2932b4c596780be65c722d58',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti3_5firq_5fpriority',['STM32_EXT_EXTI3_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti4_5firq_5fpriority',['STM32_EXT_EXTI4_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e',1,'mcuconf.h']]],
  ['stm32_5fext_5fexti5_5f9_5firq_5fpriority',['STM32_EXT_EXTI5_9_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim1_5firq_5fpriority',['STM32_GPT_TIM1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a1e249eb52e9aafc7325e6cfde76db4cf',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim2_5firq_5fpriority',['STM32_GPT_TIM2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim3_5firq_5fpriority',['STM32_GPT_TIM3_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim4_5firq_5fpriority',['STM32_GPT_TIM4_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim6_5firq_5fpriority',['STM32_GPT_TIM6_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim7_5firq_5fpriority',['STM32_GPT_TIM7_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae',1,'mcuconf.h']]],
  ['stm32_5fgpt_5ftim8_5firq_5fpriority',['STM32_GPT_TIM8_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a93f570ee0efe3af8c1584d66c00b99ad',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim1',['STM32_GPT_USE_TIM1',['../pikoblx_2fw_2mcuconf_8h.html#a44c0e5a4a20e05dbb598a408cf1ebee7',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim2',['STM32_GPT_USE_TIM2',['../pikoblx_2fw_2mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim3',['STM32_GPT_USE_TIM3',['../pikoblx_2fw_2mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim4',['STM32_GPT_USE_TIM4',['../pikoblx_2fw_2mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim6',['STM32_GPT_USE_TIM6',['../pikoblx_2fw_2mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim7',['STM32_GPT_USE_TIM7',['../pikoblx_2fw_2mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df',1,'mcuconf.h']]],
  ['stm32_5fgpt_5fuse_5ftim8',['STM32_GPT_USE_TIM8',['../pikoblx_2fw_2mcuconf_8h.html#a1b1fc49ad496637c0d24c274c6c17c01',1,'mcuconf.h']]],
  ['stm32_5fhpre',['STM32_HPRE',['../pikoblx_2fw_2mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2',1,'mcuconf.h']]],
  ['stm32_5fhse_5fenabled',['STM32_HSE_ENABLED',['../pikoblx_2fw_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa',1,'STM32_HSE_ENABLED():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa',1,'STM32_HSE_ENABLED():&#160;mcuconf.h']]],
  ['stm32_5fhsi_5fenabled',['STM32_HSI_ENABLED',['../pikoblx_2fw_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256',1,'STM32_HSI_ENABLED():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256',1,'STM32_HSI_ENABLED():&#160;mcuconf.h']]],
  ['stm32_5fi2c1sw',['STM32_I2C1SW',['../pikoblx_2fw_2mcuconf_8h.html#a5f73f584e60bf235f5440ce5cee2ca20',1,'mcuconf.h']]],
  ['stm32_5fi2c2sw',['STM32_I2C2SW',['../pikoblx_2fw_2mcuconf_8h.html#a18db0548b32c7d9b8bc4448c670bfd1b',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fdma_5ferror_5fhook',['STM32_I2C_DMA_ERROR_HOOK',['../pikoblx_2fw_2mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c1_5fdma_5fpriority',['STM32_I2C_I2C1_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c1_5firq_5fpriority',['STM32_I2C_I2C1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c2_5fdma_5fpriority',['STM32_I2C_I2C2_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fi2c2_5firq_5fpriority',['STM32_I2C_I2C2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fuse_5fi2c1',['STM32_I2C_USE_I2C1',['../pikoblx_2fw_2mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d',1,'mcuconf.h']]],
  ['stm32_5fi2c_5fuse_5fi2c2',['STM32_I2C_USE_I2C2',['../pikoblx_2fw_2mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim1_5firq_5fpriority',['STM32_ICU_TIM1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a51083eefd4e7d0303f11081df496d2ed',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim2_5firq_5fpriority',['STM32_ICU_TIM2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim3_5firq_5fpriority',['STM32_ICU_TIM3_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim4_5firq_5fpriority',['STM32_ICU_TIM4_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099',1,'mcuconf.h']]],
  ['stm32_5ficu_5ftim8_5firq_5fpriority',['STM32_ICU_TIM8_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a11ecef34dc3af18a62f81e90b34dde00',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim1',['STM32_ICU_USE_TIM1',['../pikoblx_2fw_2mcuconf_8h.html#a5f5e9b802c24ad1637cd2aaee14606ed',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim2',['STM32_ICU_USE_TIM2',['../pikoblx_2fw_2mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim3',['STM32_ICU_USE_TIM3',['../pikoblx_2fw_2mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim4',['STM32_ICU_USE_TIM4',['../pikoblx_2fw_2mcuconf_8h.html#a91c55b2ce77da8f5c236bc960b30beed',1,'mcuconf.h']]],
  ['stm32_5ficu_5fuse_5ftim8',['STM32_ICU_USE_TIM8',['../pikoblx_2fw_2mcuconf_8h.html#a2b5d34aeac1b12c901e2fed5952ae29d',1,'mcuconf.h']]],
  ['stm32_5flse_5fenabled',['STM32_LSE_ENABLED',['../pikoblx_2fw_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa',1,'STM32_LSE_ENABLED():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa',1,'STM32_LSE_ENABLED():&#160;mcuconf.h']]],
  ['stm32_5flsi_5fenabled',['STM32_LSI_ENABLED',['../pikoblx_2fw_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370',1,'STM32_LSI_ENABLED():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370',1,'STM32_LSI_ENABLED():&#160;mcuconf.h']]],
  ['stm32_5fmcosel',['STM32_MCOSEL',['../pikoblx_2fw_2mcuconf_8h.html#ab395c2abfb2e6fd501ce4529bf09a05f',1,'mcuconf.h']]],
  ['stm32_5fno_5finit',['STM32_NO_INIT',['../pikoblx_2fw_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d',1,'STM32_NO_INIT():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d',1,'STM32_NO_INIT():&#160;mcuconf.h']]],
  ['stm32_5fpllmul_5fvalue',['STM32_PLLMUL_VALUE',['../pikoblx_2fw_2mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11',1,'STM32_PLLMUL_VALUE():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11',1,'STM32_PLLMUL_VALUE():&#160;mcuconf.h']]],
  ['stm32_5fpllsrc',['STM32_PLLSRC',['../pikoblx_2fw_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32',1,'STM32_PLLSRC():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32',1,'STM32_PLLSRC():&#160;mcuconf.h']]],
  ['stm32_5fpls',['STM32_PLS',['../pikoblx_2fw_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d',1,'STM32_PLS():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d',1,'STM32_PLS():&#160;mcuconf.h']]],
  ['stm32_5fppre1',['STM32_PPRE1',['../pikoblx_2fw_2mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8',1,'mcuconf.h']]],
  ['stm32_5fppre2',['STM32_PPRE2',['../pikoblx_2fw_2mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83',1,'mcuconf.h']]],
  ['stm32_5fprediv_5fvalue',['STM32_PREDIV_VALUE',['../pikoblx_2fw_2mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60',1,'STM32_PREDIV_VALUE():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60',1,'STM32_PREDIV_VALUE():&#160;mcuconf.h']]],
  ['stm32_5fpvd_5fenable',['STM32_PVD_ENABLE',['../pikoblx_2fw_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec',1,'STM32_PVD_ENABLE():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec',1,'STM32_PVD_ENABLE():&#160;mcuconf.h']]],
  ['stm32_5fpwm_5ftim1_5firq_5fpriority',['STM32_PWM_TIM1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#ae631e1c4b6541c9d67de9d009196b770',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim2_5firq_5fpriority',['STM32_PWM_TIM2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim3_5firq_5fpriority',['STM32_PWM_TIM3_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim4_5firq_5fpriority',['STM32_PWM_TIM4_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8',1,'mcuconf.h']]],
  ['stm32_5fpwm_5ftim8_5firq_5fpriority',['STM32_PWM_TIM8_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#ab879e56e8632bb4beb029c28133cc504',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5fadvanced',['STM32_PWM_USE_ADVANCED',['../pikoblx_2fw_2mcuconf_8h.html#a554728f749ad9aca0102d189cc6bb9e7',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim1',['STM32_PWM_USE_TIM1',['../pikoblx_2fw_2mcuconf_8h.html#a6f066eafb341c481f419dc609e1cd147',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim2',['STM32_PWM_USE_TIM2',['../pikoblx_2fw_2mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim3',['STM32_PWM_USE_TIM3',['../pikoblx_2fw_2mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim4',['STM32_PWM_USE_TIM4',['../pikoblx_2fw_2mcuconf_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6',1,'mcuconf.h']]],
  ['stm32_5fpwm_5fuse_5ftim8',['STM32_PWM_USE_TIM8',['../pikoblx_2fw_2mcuconf_8h.html#af9be48d9e825a860764b4a928124f046',1,'mcuconf.h']]],
  ['stm32_5frtcsel',['STM32_RTCSEL',['../pikoblx_2fw_2mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuart4_5fpriority',['STM32_SERIAL_UART4_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuart5_5fpriority',['STM32_SERIAL_UART5_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60',1,'mcuconf.h']]],
  ['stm32_5fserial_5fusart1_5fpriority',['STM32_SERIAL_USART1_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d',1,'mcuconf.h']]],
  ['stm32_5fserial_5fusart2_5fpriority',['STM32_SERIAL_USART2_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0',1,'mcuconf.h']]],
  ['stm32_5fserial_5fusart3_5fpriority',['STM32_SERIAL_USART3_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fuart4',['STM32_SERIAL_USE_UART4',['../pikoblx_2fw_2mcuconf_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fuart5',['STM32_SERIAL_USE_UART5',['../pikoblx_2fw_2mcuconf_8h.html#a6366c26f605ce31e89deee1af686f5e6',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fusart1',['STM32_SERIAL_USE_USART1',['../pikoblx_2fw_2mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fusart2',['STM32_SERIAL_USE_USART2',['../pikoblx_2fw_2mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7',1,'mcuconf.h']]],
  ['stm32_5fserial_5fuse_5fusart3',['STM32_SERIAL_USE_USART3',['../pikoblx_2fw_2mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377',1,'mcuconf.h']]],
  ['stm32_5fspi_5fdma_5ferror_5fhook',['STM32_SPI_DMA_ERROR_HOOK',['../pikoblx_2fw_2mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi1_5fdma_5fpriority',['STM32_SPI_SPI1_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi1_5firq_5fpriority',['STM32_SPI_SPI1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi2_5fdma_5fpriority',['STM32_SPI_SPI2_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi2_5firq_5fpriority',['STM32_SPI_SPI2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi3_5fdma_5fpriority',['STM32_SPI_SPI3_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25',1,'mcuconf.h']]],
  ['stm32_5fspi_5fspi3_5firq_5fpriority',['STM32_SPI_SPI3_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10',1,'mcuconf.h']]],
  ['stm32_5fspi_5fuse_5fspi1',['STM32_SPI_USE_SPI1',['../pikoblx_2fw_2mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef',1,'mcuconf.h']]],
  ['stm32_5fspi_5fuse_5fspi2',['STM32_SPI_USE_SPI2',['../pikoblx_2fw_2mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2',1,'mcuconf.h']]],
  ['stm32_5fspi_5fuse_5fspi3',['STM32_SPI_USE_SPI3',['../pikoblx_2fw_2mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7',1,'mcuconf.h']]],
  ['stm32_5fsw',['STM32_SW',['../pikoblx_2fw_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f',1,'STM32_SW():&#160;mcuconf.h'],['../pipxtreme_2fw_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f',1,'STM32_SW():&#160;mcuconf.h']]],
  ['stm32_5ftim1sw',['STM32_TIM1SW',['../pikoblx_2fw_2mcuconf_8h.html#a27fd8ee5368f1d18800f60f190b53d44',1,'mcuconf.h']]],
  ['stm32_5ftim8sw',['STM32_TIM8SW',['../pikoblx_2fw_2mcuconf_8h.html#a185fbb756bdb2d64582625c10ebff0b8',1,'mcuconf.h']]],
  ['stm32_5fuart4sw',['STM32_UART4SW',['../pikoblx_2fw_2mcuconf_8h.html#a0e5267b0f1122de3238914c8299877b4',1,'mcuconf.h']]],
  ['stm32_5fuart5sw',['STM32_UART5SW',['../pikoblx_2fw_2mcuconf_8h.html#a9df33431b70cb65966b572320509c4e8',1,'mcuconf.h']]],
  ['stm32_5fuart_5fdma_5ferror_5fhook',['STM32_UART_DMA_ERROR_HOOK',['../pikoblx_2fw_2mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart1_5fdma_5fpriority',['STM32_UART_USART1_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart1_5firq_5fpriority',['STM32_UART_USART1_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart2_5fdma_5fpriority',['STM32_UART_USART2_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart2_5firq_5fpriority',['STM32_UART_USART2_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart3_5fdma_5fpriority',['STM32_UART_USART3_DMA_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b',1,'mcuconf.h']]],
  ['stm32_5fuart_5fusart3_5firq_5fpriority',['STM32_UART_USART3_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54',1,'mcuconf.h']]],
  ['stm32_5fuart_5fuse_5fusart1',['STM32_UART_USE_USART1',['../pikoblx_2fw_2mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308',1,'mcuconf.h']]],
  ['stm32_5fuart_5fuse_5fusart2',['STM32_UART_USE_USART2',['../pikoblx_2fw_2mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa',1,'mcuconf.h']]],
  ['stm32_5fuart_5fuse_5fusart3',['STM32_UART_USE_USART3',['../pikoblx_2fw_2mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c',1,'mcuconf.h']]],
  ['stm32_5fusart1sw',['STM32_USART1SW',['../pikoblx_2fw_2mcuconf_8h.html#ade0c8b4992afc59bd1256c66c794bdeb',1,'mcuconf.h']]],
  ['stm32_5fusart2sw',['STM32_USART2SW',['../pikoblx_2fw_2mcuconf_8h.html#abb1ff66eb6982d137ed179e590485583',1,'mcuconf.h']]],
  ['stm32_5fusart3sw',['STM32_USART3SW',['../pikoblx_2fw_2mcuconf_8h.html#adee0147236bd6ccd062536f468d188f4',1,'mcuconf.h']]],
  ['stm32_5fusb_5fclock_5frequired',['STM32_USB_CLOCK_REQUIRED',['../pikoblx_2fw_2mcuconf_8h.html#a0b209febf2d61ba32600c35654ba1bfc',1,'mcuconf.h']]],
  ['stm32_5fusb_5flow_5fpower_5fon_5fsuspend',['STM32_USB_LOW_POWER_ON_SUSPEND',['../pikoblx_2fw_2mcuconf_8h.html#a6f90f2ca5b1d3aab2686d2ad2c02ab3a',1,'mcuconf.h']]],
  ['stm32_5fusb_5fusb1_5fhp_5firq_5fpriority',['STM32_USB_USB1_HP_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a5a54e2f2f452568276faa96392039e10',1,'mcuconf.h']]],
  ['stm32_5fusb_5fusb1_5flp_5firq_5fpriority',['STM32_USB_USB1_LP_IRQ_PRIORITY',['../pikoblx_2fw_2mcuconf_8h.html#a9464b56116f282eee1fb597fe62f9f7c',1,'mcuconf.h']]],
  ['stm32_5fusb_5fuse_5fusb1',['STM32_USB_USE_USB1',['../pikoblx_2fw_2mcuconf_8h.html#a9a1f666e68948aec51fec38353e872c4',1,'mcuconf.h']]],
  ['stm32_5fusbpre',['STM32_USBPRE',['../pikoblx_2fw_2mcuconf_8h.html#a09841e6566ed7d5a9a925b4dbacc80a1',1,'mcuconf.h']]],
  ['stm32f103_5fmcuconf',['STM32F103_MCUCONF',['../pipxtreme_2fw_2mcuconf_8h.html#ad7b7b19561ee40d868f200677e7fef02',1,'mcuconf.h']]],
  ['stm32f30x_5fmcuconf',['STM32F30x_MCUCONF',['../pikoblx_2fw_2mcuconf_8h.html#ad8eb4a8bfa66692783a24903d2f81bf8',1,'mcuconf.h']]],
  ['str_5fbuf_5flen',['STR_BUF_LEN',['../logging_8c.html#a54a5d71f269fa06fe95f90cce7c27dc6',1,'logging.c']]]
];
