Time resolution is 1 ps
$finish called at time : 40 ns : File "C:/A_MY_FILE/SME309_jhn/Verilog_learning/SOC/Lab2/FlipFlop/flipflop_tb.v" Line 43
