{
  "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "designs/2082/top.sv:1.1-46.10"
      },
      "ports": {
        "input_data": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "output_data": {
          "direction": "output",
          "bits": [ "0", 9, 10, 11, 12, "0", "0", "0", "0" ]
        }
      },
      "cells": {
        "$auto$opt_expr.cc:276:group_cell_inputs$40": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 14, 15, 16 ],
            "B": [ 2, 3, 4, 5 ],
            "Y": [ 17, 18, 19, 20 ]
          }
        },
        "$auto$opt_expr.cc:276:group_cell_inputs$62": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ 21, 22, 23, 24 ],
            "Y": [ 9, 10, 11, 12 ]
          }
        },
        "$or$designs/2082/top.sv:35$15": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000111"
          },
          "attributes": {
            "src": "designs/2082/top.sv:35.23-35.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17, 18, 19, 20, 6, 7, 8 ],
            "B": [ 2, 3, 4, 5, 6, 7, 8 ],
            "Y": [ 25, 21, 22, 23, 24, 26, 27 ]
          }
        },
        "$sub$designs/2082/top.sv:28$3": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "designs/2082/top.sv:28.22-28.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8 ],
            "B": [ 2, 3, 4, 5 ],
            "Y": [ 13, 14, 15, 16 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_expr.cc:205:group_cell_inputs$34": {
          "hide_name": 1,
          "bits": [ 17, 18, 19, 20 ],
          "attributes": {
          }
        },
        "input_data": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "designs/2082/top.sv:2.17-2.27"
          }
        },
        "output_data": {
          "hide_name": 0,
          "bits": [ "0", 9, 10, 11, 12, "0", "0", "0", "0" ],
          "attributes": {
            "src": "designs/2082/top.sv:3.18-3.29"
          }
        },
        "temp_11": {
          "hide_name": 0,
          "bits": [ 25, 21, 22, 23, 24, 26, 27 ],
          "attributes": {
            "src": "designs/2082/top.sv:17.17-17.24",
            "unused_bits": "0 5 6"
          }
        },
        "temp_4": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "src": "designs/2082/top.sv:10.17-10.23"
          }
        }
      }
    }
  }
}
