#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Aug 14 15:27:42 2022
# Process ID: 5604
# Current directory: e:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex
# Command line: vivado.exe -notrace -source e:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.tcl
# Log file: e:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/vivado.log
# Journal file: e:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 881.188 ; gain = 107.910
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.srcs/sources_1/ip/ten_gig_eth_mac_0_1/ten_gig_eth_mac_0.xml'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/xsim/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/modelsim/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/questa/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/ies/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/vcs/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/riviera/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/activehdl/ten_gig_eth_mac_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: 'E:/Project/NanBuWG_CSU/Port3/VHDL_Mac/Test/ten_gig_eth_mac_0_ex/ten_gig_eth_mac_0_ex.ip_user_files/sim_scripts/ten_gig_eth_mac_0_1/xcelium/ten_gig_eth_mac_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 14 15:29:29 2022...
