  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/nested_interface_0.sv,29): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/nested_interface_0.sv,27): i_a
xmelab: (./testcases/nested_interface_0.sv,28): i_clk

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    u_I.y <= i_a;
        |
xmelab: *E,CUVUNF (./testcases/nested_interface_0.sv,35|8): Hierarchical name component lookup failed for 'y' at 'tb.u_DUT'.
  assign o_a = u_I.o_a;
                     |
xmelab: *E,CUVUNF (./testcases/nested_interface_0.sv,37|21): Hierarchical name component lookup failed for 'o_a' at 'tb.u_DUT'.
FAILURE
