{"sha": "e55cdb1455417b139374bf2eee5fce6692b48de7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTU1Y2RiMTQ1NTQxN2IxMzkzNzRiZjJlZWU1ZmNlNjY5MmI0OGRlNw==", "commit": {"author": {"name": "Jakub Jelinek", "email": "jakub@redhat.com", "date": "2019-12-17T09:23:59Z"}, "committer": {"name": "Jakub Jelinek", "email": "jakub@gcc.gnu.org", "date": "2019-12-17T09:23:59Z"}, "message": "re PR target/92962 (Documentation: x86 Options - znver2 missing RDPID and WBNOINVD)\n\n\tPR target/92962\n\t* common/config/i386/i386-common.c (processor_alias_table): Formatting\n\tfixes.\n\t* doc/invoke.texi (bdver3, bdver4, znver1): Add missing closing paren.\n\t(znver2): Likewise.  Add RDPID and WBNOINVD, remove spurious comma\n\tbefore CLWB.\n\nFrom-SVN: r279455", "tree": {"sha": "26d7ac06dd80e596788db424e4585ebf203984bf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/26d7ac06dd80e596788db424e4585ebf203984bf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e55cdb1455417b139374bf2eee5fce6692b48de7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e55cdb1455417b139374bf2eee5fce6692b48de7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e55cdb1455417b139374bf2eee5fce6692b48de7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e55cdb1455417b139374bf2eee5fce6692b48de7/comments", "author": {"login": "jakubjelinek", "id": 9370665, "node_id": "MDQ6VXNlcjkzNzA2NjU=", "avatar_url": "https://avatars.githubusercontent.com/u/9370665?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jakubjelinek", "html_url": "https://github.com/jakubjelinek", "followers_url": "https://api.github.com/users/jakubjelinek/followers", "following_url": "https://api.github.com/users/jakubjelinek/following{/other_user}", "gists_url": "https://api.github.com/users/jakubjelinek/gists{/gist_id}", "starred_url": "https://api.github.com/users/jakubjelinek/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jakubjelinek/subscriptions", "organizations_url": "https://api.github.com/users/jakubjelinek/orgs", "repos_url": "https://api.github.com/users/jakubjelinek/repos", "events_url": "https://api.github.com/users/jakubjelinek/events{/privacy}", "received_events_url": "https://api.github.com/users/jakubjelinek/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "da86c5af207cb04869108aa79b2d0117752e291a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/da86c5af207cb04869108aa79b2d0117752e291a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/da86c5af207cb04869108aa79b2d0117752e291a"}], "stats": {"total": 36, "additions": 24, "deletions": 12}, "files": [{"sha": "7ab0171ebb8776878ca9312f96d833d004324188", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e55cdb1455417b139374bf2eee5fce6692b48de7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e55cdb1455417b139374bf2eee5fce6692b48de7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e55cdb1455417b139374bf2eee5fce6692b48de7", "patch": "@@ -1,3 +1,12 @@\n+2019-12-17  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/92962\n+\t* common/config/i386/i386-common.c (processor_alias_table): Formatting\n+\tfixes.\n+\t* doc/invoke.texi (bdver3, bdver4, znver1): Add missing closing paren.\n+\t(znver2): Likewise.  Add RDPID and WBNOINVD, remove spurious comma\n+\tbefore CLWB.\n+\n 2019-12-17  Hongyu Wang  <hongyu.wang@intel.com>\n \n \tPR target/92651"}, {"sha": "0de01389888ecb4d7931e5c92b0a28ea7a189b66", "filename": "gcc/common/config/i386/i386-common.c", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e55cdb1455417b139374bf2eee5fce6692b48de7/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e55cdb1455417b139374bf2eee5fce6692b48de7/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fcommon%2Fconfig%2Fi386%2Fi386-common.c?ref=e55cdb1455417b139374bf2eee5fce6692b48de7", "patch": "@@ -1617,7 +1617,7 @@ const pta processor_alias_table[] =\n   {\"pentium-m\", PROCESSOR_PENTIUMPRO, CPU_PENTIUMPRO,\n     PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_FXSR},\n   {\"pentium4\", PROCESSOR_PENTIUM4, CPU_NONE,\n-    PTA_MMX |PTA_SSE | PTA_SSE2 | PTA_FXSR},\n+    PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_FXSR},\n   {\"pentium4m\", PROCESSOR_PENTIUM4, CPU_NONE,\n     PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_FXSR},\n   {\"prescott\", PROCESSOR_NOCONA, CPU_NONE,\n@@ -1775,12 +1775,12 @@ const pta processor_alias_table[] =\n       | PTA_SHA | PTA_LZCNT | PTA_POPCNT | PTA_CLWB | PTA_RDPID\n       | PTA_WBNOINVD},\n   {\"btver1\", PROCESSOR_BTVER1, CPU_GENERIC,\n-    PTA_64BIT | PTA_MMX |  PTA_SSE  | PTA_SSE2 | PTA_SSE3\n-      | PTA_SSSE3 | PTA_SSE4A |PTA_ABM | PTA_CX16 | PTA_PRFCHW\n+    PTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n+      | PTA_SSSE3 | PTA_SSE4A | PTA_ABM | PTA_CX16 | PTA_PRFCHW\n       | PTA_FXSR | PTA_XSAVE},\n   {\"btver2\", PROCESSOR_BTVER2, CPU_BTVER2,\n-    PTA_64BIT | PTA_MMX |  PTA_SSE  | PTA_SSE2 | PTA_SSE3\n-      | PTA_SSSE3 | PTA_SSE4A |PTA_ABM | PTA_CX16 | PTA_SSE4_1\n+    PTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3\n+      | PTA_SSSE3 | PTA_SSE4A | PTA_ABM | PTA_CX16 | PTA_SSE4_1\n       | PTA_SSE4_2 | PTA_AES | PTA_PCLMUL | PTA_AVX\n       | PTA_BMI | PTA_F16C | PTA_MOVBE | PTA_PRFCHW\n       | PTA_FXSR | PTA_XSAVE | PTA_XSAVEOPT},"}, {"sha": "5beb023c66002f8ee3dfcb591d8bdeab45eb2057", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 10, "deletions": 7, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e55cdb1455417b139374bf2eee5fce6692b48de7/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e55cdb1455417b139374bf2eee5fce6692b48de7/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=e55cdb1455417b139374bf2eee5fce6692b48de7", "patch": "@@ -27767,35 +27767,38 @@ instruction set extensions.)\n CPUs based on AMD Family 15h cores with x86-64 instruction set support.  (This\n supersets FMA4, AVX, XOP, LWP, AES, PCLMUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A,\n SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set extensions.)\n+\n @item bdver2\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, TBM, F16C, FMA, FMA4, AVX, XOP, LWP, AES, PCLMUL, CX16, MMX,\n SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and 64-bit instruction set \n extensions.)\n+\n @item bdver3\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, TBM, F16C, FMA, FMA4, FSGSBASE, AVX, XOP, LWP, AES, \n PCLMUL, CX16, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1, SSE4.2, ABM and\n-64-bit instruction set extensions.\n+64-bit instruction set extensions.)\n+\n @item bdver4\n AMD Family 15h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, BMI2, TBM, F16C, FMA, FMA4, FSGSBASE, AVX, AVX2, XOP, LWP, \n AES, PCLMUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3, SSE4.1,\n-SSE4.2, ABM and 64-bit instruction set extensions.\n+SSE4.2, ABM and 64-bit instruction set extensions.)\n \n @item znver1\n AMD Family 17h core based CPUs with x86-64 instruction set support.  (This\n supersets BMI, BMI2, F16C, FMA, FSGSBASE, AVX, AVX2, ADCX, RDSEED, MWAITX,\n SHA, CLZERO, AES, PCLMUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A, SSSE3,\n SSE4.1, SSE4.2, ABM, XSAVEC, XSAVES, CLFLUSHOPT, POPCNT, and 64-bit\n-instruction set extensions.\n+instruction set extensions.)\n+\n @item znver2\n AMD Family 17h core based CPUs with x86-64 instruction set support. (This\n-supersets BMI, BMI2, ,CLWB, F16C, FMA, FSGSBASE, AVX, AVX2, ADCX, RDSEED,\n+supersets BMI, BMI2, CLWB, F16C, FMA, FSGSBASE, AVX, AVX2, ADCX, RDSEED,\n MWAITX, SHA, CLZERO, AES, PCLMUL, CX16, MOVBE, MMX, SSE, SSE2, SSE3, SSE4A,\n-SSSE3, SSE4.1, SSE4.2, ABM, XSAVEC, XSAVES, CLFLUSHOPT, POPCNT, and 64-bit\n-instruction set extensions.)\n-\n+SSSE3, SSE4.1, SSE4.2, ABM, XSAVEC, XSAVES, CLFLUSHOPT, POPCNT, RDPID,\n+WBNOINVD, and 64-bit instruction set extensions.)\n \n @item btver1\n CPUs based on AMD Family 14h cores with x86-64 instruction set support.  (This"}]}