Language File-Name                                                   IP                                                      Library             File-Path                                                                                                                                                       
VHDL,    blk_mem_gen_v8_3.vhd,                                       blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM, blk_mem_gen_v8_3_0, ./../../../ipstatic/blk_mem_gen_v8_3_0/simulation/blk_mem_gen_v8_3.vhd                                                                                          
VHDL,    blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM.vhd, blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM, xil_defaultlib,     ./../../../../ConvEngine.srcs/sources_1/ip/blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM/sim/blk_mem_gen_TDP_Awrite36read18depth1024_BsameasA_1BRAM.vhd
