==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21872 ; free virtual = 44652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21872 ; free virtual = 44652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:02:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21872 ; free virtual = 44652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:02:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21872 ; free virtual = 44652
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c:115) in function 'cx2341x_set_ctrl.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c:124) in function 'cx2341x_set_ctrl.1' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c:115) in function 'cx2341x_set_ctrl.1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c:124) in function 'cx2341x_set_ctrl.1' completely with a factor of 1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21872 ; free virtual = 44652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:02:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21872 ; free virtual = 44652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.1 seconds; current allocated memory: 116.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 116.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 116.104 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:02:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21868 ; free virtual = 44648
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.labenginecoderenderergl2tr_extramath.c_Mat4Multiply_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.labenginecoderenderergl2tr_extramath.c_Mat4Multiply_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.labenginecoderenderergl2tr_extramath.c_Mat4Multiply_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:24 ; elapsed = 00:15:26 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27023 ; free virtual = 37443
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:24 ; elapsed = 00:15:26 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27023 ; free virtual = 37443
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'cx2341x_set_ctrl' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversmediacommoncx2341x.c_cx2341x_set_ctrl_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:38 ; elapsed = 00:16:21 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27024 ; free virtual = 37444
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:38 ; elapsed = 00:16:21 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27024 ; free virtual = 37444
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:40 ; elapsed = 00:16:23 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27024 ; free virtual = 37444
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:40 ; elapsed = 00:16:23 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27024 ; free virtual = 37445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:40 ; elapsed = 00:16:23 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27017 ; free virtual = 37437
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:40 ; elapsed = 00:16:23 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27016 ; free virtual = 37437
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cx2341x_set_ctrl' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cx2341x_set_ctrl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 490.42 seconds; current allocated memory: 110.860 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 111.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cx2341x_set_ctrl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_sampling_freq' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_capabilities' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_encoding' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_l2_bitrate' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_ac3_bitrate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_mode' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_mode_extension' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_emphasis' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_crc' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_audio_mute' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_aspect' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_gop_size' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_b_frames' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_gop_closure' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_bitrate_mode' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_bitrate' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_bitrate_peak' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_temporal_decimation' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_mute' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_mute_yuv' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_stream_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_stream_vbi_fmt' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_spatial_filter_mode' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_spatial_filter' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_luma_spatial_filter_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_chroma_spatial_filter_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_temporal_filter_mode' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_temporal_filter' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_median_filter_type' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_luma_median_filter_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_luma_median_filter_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_chroma_median_filter_top' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_chroma_median_filter_bottom' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_stream_insert_nav_packets' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/params_video_encoding' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/busy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/ctrl_id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cx2341x_set_ctrl/ctrl_value' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cx2341x_set_ctrl' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cx2341x_set_ctrl/params_capabilities' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cx2341x_set_ctrl/params_audio_ac3_bitrate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'cx2341x_set_ctrl_srem_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cx2341x_set_ctrl'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 112.632 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cx2341x_set_ctrl_srem_32ns_32ns_32_36_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:42 ; elapsed = 00:16:25 . Memory (MB): peak = 905.359 ; gain = 205.039 ; free physical = 27011 ; free virtual = 37435
INFO: [VHDL 208-304] Generating VHDL RTL for cx2341x_set_ctrl.
INFO: [VLOG 209-307] Generating Verilog RTL for cx2341x_set_ctrl.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_revisao/proj_extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c/solution1'.
