("Final_TB:/\tFinal_TB Final_Proj_Testbench schematic" (("open" (nil hierarchy "/{Final_Proj_Testbench Final_TB schematic }:a"))) (((-4.18125 -3.89375) (0.2875 -2.06875)) "a" "analogArtist-Schematic" 16))("tb_PGA_v1:/\ttb_PGA_v1 PGA_Proj schematic" (("open" (nil hierarchy "/{PGA_Proj tb_PGA_v1 schematic }:a"))) (((-3.08125 -3.4125) (9.50625 1.88125)) "a" "Schematics" 11))("Final_TB2:/\tFinal_TB2 Final_Proj_Testbench schematic" (("open" (nil hierarchy "/{Final_Proj_Testbench Final_TB2 schematic }:a"))) (((-6.21875 -5.16875) (10.7375 1.9625)) "a" "Schematics" 2))("8TG_symbol:/\t8TG_symbol Final_Proj_Testbench symbol" (("open" (nil hierarchy "/{Final_Proj_Testbench 8TG_symbol symbol }:a"))) (((-1.03125 -0.85) (2.53125 0.6625)) "a" "Symbol" 10))("8TG_symbol:/\t8TG_symbol Final_Proj_Testbench schematic" (("open" (nil hierarchy "/{Final_Proj_Testbench 8TG_symbol schematic }:a"))) (((-2.8875 -5.04375) (15.20625 2.85625)) "a" "Schematics" 6))("Synchr_SAR:/\tSynchr_SAR SAR_Proj schematic" (("open" (nil hierarchy "/{SAR_Proj Synchr_SAR schematic }:a"))) (((-3.71875 -17.05625) (24.2125 -4.98125)) "a" "Schematics" 4))("tb_SAR:/\ttb_SAR SAR_Proj schematic" (("open" (nil hierarchy "/{SAR_Proj tb_SAR schematic }:a"))) (((-1.6125 -2.05) (6.6875 1.425)) "a" "Schematics" 2))("testbench_vx:/\ttestbench_vx LDO_MUX_PGA_ADC schematic" (("open" (nil hierarchy "/{LDO_MUX_PGA_ADC testbench_vx schematic }:a"))) (((-8.8125 -5.2375) (11.6125 3.2375)) "a" "analogArtist-Schematic" 4))("testbench_ii:/\ttestbench_ii LDO_MUX_PGA_ADC schematic" (("open" (nil hierarchy "/{LDO_MUX_PGA_ADC testbench_ii schematic }:a"))) (((-3.34375 -6.10625) (8.25625 2.925)) "a" "Schematics" 22))("testbench_hh:/\ttestbench_hh Final_Proj_Test schematic" (("open" (nil hierarchy "/{Final_Proj_Test testbench_hh schematic }:a"))) (((-7.19375 -5.16875) (9.86875 1.96875)) "a" "Schematics" 14))