Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RAI/Desktop/university/term 5/CALab/s03/TFF/tff_tb_isim_beh.exe -prj C:/Users/RAI/Desktop/university/term 5/CALab/s03/TFF/tff_tb_beh.prj work.tff_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RAI/Desktop/university/term 5/CALab/s03/TFF/TFF.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture rtl of entity TFF [tff_default]
Compiling architecture test of entity tff_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/RAI/Desktop/university/term 5/CALab/s03/TFF/tff_tb_isim_beh.exe
Fuse Memory Usage: 30688 KB
Fuse CPU Usage: 562 ms
