{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576185489242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576185489248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 15:18:09 2019 " "Processing started: Thu Dec 12 15:18:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576185489248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576185489248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmpacc_demo -c cmpacc_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmpacc_demo -c cmpacc_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576185489248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576185489686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576185489686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "SEG7_LUT_6.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576185496868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576185496868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576185496868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576185496868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpacc_demo.v 1 1 " "Using design file cmpacc_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmpacc_demo " "Found entity 1: cmpacc_demo" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576185496899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576185496899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmpacc_demo " "Elaborating entity \"cmpacc_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576185496899 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..1\] cmpacc_demo.v(26) " "Output port \"LEDR\[5..1\]\" at cmpacc_demo.v(26) has no driver" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576185496915 "|cmpacc_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:digital_display " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:digital_display\"" {  } { { "cmpacc_demo.v" "digital_display" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576185496978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:digital_display\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:digital_display\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_6.v" "u0" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576185496978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bmpreg.v 1 1 " "Using design file bmpreg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bmpreg " "Found entity 1: bmpreg" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/bmpreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576185496993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576185496993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmpreg bmpreg:bitmapreg " "Elaborating entity \"bmpreg\" for hierarchy \"bmpreg:bitmapreg\"" {  } { { "cmpacc_demo.v" "bitmapreg" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576185496993 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpalu.v 1 1 " "Using design file cmpalu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmpalu " "Found entity 1: cmpalu" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576185497149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576185497149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpalu cmpalu:alu " "Elaborating entity \"cmpalu\" for hierarchy \"cmpalu:alu\"" {  } { { "cmpacc_demo.v" "alu" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576185497149 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR cmpalu.v(1) " "Output port \"LEDR\" at cmpalu.v(1) has no driver" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpalu.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576185497149 "|cmpacc_demo|cmpalu:alu"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576185497777 "|cmpacc_demo|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576185497777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576185497841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576185498130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576185498130 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/Documents/554proj/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576185498209 "|cmpacc_demo|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576185498209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576185498209 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576185498209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576185498209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576185498209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576185498255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 15:18:18 2019 " "Processing ended: Thu Dec 12 15:18:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576185498255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576185498255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576185498255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576185498255 ""}
