#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  2 18:07:41 2024
# Process ID: 8776
# Current directory: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_depacketizer_0_0_synth_1
# Command line: vivado.exe -log rx_depacketizer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rx_depacketizer_0_0.tcl
# Log file: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_depacketizer_0_0_synth_1/rx_depacketizer_0_0.vds
# Journal file: C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_depacketizer_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source rx_depacketizer_0_0.tcl -notrace
Command: synth_design -top rx_depacketizer_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 469.371 ; gain = 105.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rx_depacketizer_0_0' [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_depacketizer_0_0/synth/rx_depacketizer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'depacketizer' [C:/Users/jpzjo/Downloads/newstream/newstream/depacketizer.v:27]
	Parameter DEST_MAC bound to: 48'b000000000000000001011110000000001111101011001110 
	Parameter SRC_MAC bound to: 48'b000000000000000001011110000000001111101011001110 
	Parameter BASE_ADDRESS bound to: 13'b1000000000000 
	Parameter HEADER_LENGTH_OFFSET bound to: 13'b0000000001100 
	Parameter PAYLOAD_OFFSET bound to: 13'b0000000010000 
	Parameter LENGTH_OFFSET bound to: 13'b0011111110100 
	Parameter STATUS_OFFSET bound to: 13'b0011111111100 
	Parameter READ_STATUS bound to: 3'b000 
	Parameter READ_PAYLOAD_LENGTH bound to: 3'b001 
	Parameter READ_PAYLOAD bound to: 3'b010 
	Parameter WRITE_STATUS bound to: 3'b011 
	Parameter PAYLOAD_LENGTH bound to: 1200 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jpzjo/Downloads/newstream/newstream/depacketizer.v:125]
INFO: [Synth 8-6155] done synthesizing module 'depacketizer' (1#1) [C:/Users/jpzjo/Downloads/newstream/newstream/depacketizer.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rx_depacketizer_0_0' (2#1) [c:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.srcs/sources_1/bd/rx/ip/rx_depacketizer_0_0/synth/rx_depacketizer_0_0.v:58]
WARNING: [Synth 8-3331] design depacketizer has unconnected port axi_rresp[1]
WARNING: [Synth 8-3331] design depacketizer has unconnected port axi_rresp[0]
WARNING: [Synth 8-3331] design depacketizer has unconnected port axi_bresp[1]
WARNING: [Synth 8-3331] design depacketizer has unconnected port axi_bresp[0]
WARNING: [Synth 8-3331] design depacketizer has unconnected port axi_bvalid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 526.023 ; gain = 162.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 526.023 ; gain = 162.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 526.023 ; gain = 162.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 854.492 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 857.691 ; gain = 3.199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 857.691 ; gain = 494.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 857.691 ; gain = 494.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 857.691 ; gain = 494.062
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tdata_reg' and it is trimmed from '32' to '24' bits. [C:/Users/jpzjo/Downloads/newstream/newstream/depacketizer.v:143]
INFO: [Synth 8-5544] ROM "axi_araddr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_awaddr0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_rready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 857.691 ; gain = 494.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module depacketizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/col_reg[16:0]' into 'inst/col_reg[16:0]' [C:/Users/jpzjo/Downloads/newstream/newstream/depacketizer.v:97]
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP inst/addr_reg, operation Mode is: C'+A2*(B:0x258).
DSP Report: register inst/row_reg is absorbed into DSP inst/addr_reg.
DSP Report: register inst/col_reg is absorbed into DSP inst/addr_reg.
DSP Report: register inst/addr_reg is absorbed into DSP inst/addr_reg.
DSP Report: operator inst/addr0 is absorbed into DSP inst/addr_reg.
DSP Report: operator inst/addr1 is absorbed into DSP inst/addr_reg.
INFO: [Synth 8-3917] design rx_depacketizer_0_0 has port axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design rx_depacketizer_0_0 has port axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design rx_depacketizer_0_0 has port axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design rx_depacketizer_0_0 has port axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design rx_depacketizer_0_0 has port located driven by constant 1
WARNING: [Synth 8-3331] design rx_depacketizer_0_0 has unconnected port axi_rresp[1]
WARNING: [Synth 8-3331] design rx_depacketizer_0_0 has unconnected port axi_rresp[0]
WARNING: [Synth 8-3331] design rx_depacketizer_0_0 has unconnected port axi_bresp[1]
WARNING: [Synth 8-3331] design rx_depacketizer_0_0 has unconnected port axi_bresp[0]
WARNING: [Synth 8-3331] design rx_depacketizer_0_0 has unconnected port axi_bvalid
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tuser_reg )
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[0]' (FDRE) to 'inst/axi_wdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[1]' (FDRE) to 'inst/axi_wdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[2]' (FDRE) to 'inst/axi_wdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[3]' (FDRE) to 'inst/axi_wdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[4]' (FDRE) to 'inst/axi_wdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[5]' (FDRE) to 'inst/axi_wdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[6]' (FDRE) to 'inst/axi_wdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[7]' (FDRE) to 'inst/axi_wdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[8]' (FDRE) to 'inst/axi_wdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[9]' (FDRE) to 'inst/axi_wdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[10]' (FDRE) to 'inst/axi_wdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[11]' (FDRE) to 'inst/axi_wdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[12]' (FDRE) to 'inst/axi_wdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[13]' (FDRE) to 'inst/axi_wdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[14]' (FDRE) to 'inst/axi_wdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[15]' (FDRE) to 'inst/axi_wdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[16]' (FDRE) to 'inst/axi_wdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[17]' (FDRE) to 'inst/axi_wdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[18]' (FDRE) to 'inst/axi_wdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[19]' (FDRE) to 'inst/axi_wdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[20]' (FDRE) to 'inst/axi_wdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[21]' (FDRE) to 'inst/axi_wdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[22]' (FDRE) to 'inst/axi_wdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[23]' (FDRE) to 'inst/axi_wdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[24]' (FDRE) to 'inst/axi_wdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[25]' (FDRE) to 'inst/axi_wdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[26]' (FDRE) to 'inst/axi_wdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[27]' (FDRE) to 'inst/axi_wdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[28]' (FDRE) to 'inst/axi_wdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[29]' (FDRE) to 'inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[30]' (FDRE) to 'inst/axi_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/axi_wdata_reg[31]' (FDRE) to 'inst/axi_awaddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[0]' (FDRE) to 'inst/axi_awaddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[1]' (FDRE) to 'inst/axi_awaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[2]' (FDSE) to 'inst/axi_awaddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[3]' (FDSE) to 'inst/axi_awaddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[4]' (FDSE) to 'inst/axi_awaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[5]' (FDSE) to 'inst/axi_awaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[6]' (FDSE) to 'inst/axi_awaddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[7]' (FDSE) to 'inst/axi_awaddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[8]' (FDSE) to 'inst/axi_awaddr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[9]' (FDSE) to 'inst/axi_awaddr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_awaddr_reg[10]' (FDSE) to 'inst/axi_awaddr_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_awaddr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_araddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'insti_5/inst/state_reg[2]' (FDCE) to 'insti_5/inst/state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_5/\inst/state_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 857.691 ; gain = 494.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|depacketizer | C'+A2*(B:0x258) | 16     | 10     | 17     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 898.695 ; gain = 535.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 898.918 ; gain = 535.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |DSP48E1 |     1|
|3     |LUT1    |     7|
|4     |LUT2    |    29|
|5     |LUT3    |    16|
|6     |LUT4    |     8|
|7     |LUT5    |     6|
|8     |LUT6    |     4|
|9     |FDCE    |    24|
|10    |FDRE    |    66|
|11    |FDSE    |     2|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   179|
|2     |  inst   |depacketizer |   179|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 918.691 ; gain = 555.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 918.691 ; gain = 223.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:12 . Memory (MB): peak = 918.691 ; gain = 555.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:16 . Memory (MB): peak = 918.691 ; gain = 568.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_depacketizer_0_0_synth_1/rx_depacketizer_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.691 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jpzjo/Downloads/newstream/newstream/rx/rx.runs/rx_depacketizer_0_0_synth_1/rx_depacketizer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rx_depacketizer_0_0_utilization_synth.rpt -pb rx_depacketizer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 18:09:08 2024...
