verilog work "Reg4bit.v"
verilog work "BinTo7Seg.v"
verilog work "Adder4bit.v"
verilog work "Main.v"
