{"vcs1":{"timestamp_begin":1677969960.990827505, "rt":0.64, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677969961.691874320, "rt":0.51, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1677969962.248972260, "rt":0.20, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677969960.582328650}
{"VCS_COMP_START_TIME": 1677969960.582328650}
{"VCS_COMP_END_TIME": 1677969962.516871167}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338136}}
{"stitch_vcselab": {"peak_mem": 238988}}
