

================================================================
== Vitis HLS Report for 'data_unpacket'
================================================================
* Date:           Wed Nov  5 08:17:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   324002|   324002|  3.240 ms|  3.240 ms|  324002|  324002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_134_1  |   324000|   324000|         5|          5|          1|  64800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    374|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    208|    -|
|Register         |        -|    -|    401|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|    401|    582|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      216|  216|  74880|  37440|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_3_fu_296_p2                     |         +|   0|  0|  26|          19|           3|
    |output_cnt_10_fu_189_p2           |         +|   0|  0|  39|          32|           1|
    |output_cnt_11_fu_223_p2           |         +|   0|  0|  39|          32|           1|
    |output_cnt_12_fu_258_p2           |         +|   0|  0|  39|          32|           1|
    |output_cnt_13_fu_289_p2           |         +|   0|  0|  39|          32|           1|
    |icmp_ln134_fu_165_p2              |      icmp|   0|  0|  26|          19|          19|
    |icmp_ln144_1_fu_205_p2            |      icmp|   0|  0|  39|          32|          18|
    |icmp_ln144_2_fu_240_p2            |      icmp|   0|  0|  39|          32|          18|
    |icmp_ln144_3_fu_275_p2            |      icmp|   0|  0|  39|          32|          18|
    |icmp_ln144_fu_171_p2              |      icmp|   0|  0|  39|          32|          18|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 374|         299|         103|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_phi_mux_output_cnt_2_phi_fu_106_p4  |   9|          2|   32|         64|
    |ap_phi_mux_output_cnt_4_phi_fu_116_p4  |  14|          3|   32|         96|
    |ap_phi_mux_output_cnt_6_phi_fu_127_p4  |  14|          3|   32|         96|
    |ap_phi_mux_output_cnt_8_phi_fu_138_p4  |  14|          3|   32|         96|
    |ap_sig_allocacmp_i_2                   |   9|          2|   19|         38|
    |ap_sig_allocacmp_output_cnt_9          |   9|          2|   32|         64|
    |data_in_TDATA_blk_n                    |   9|          2|    1|          2|
    |i_fu_76                                |   9|          2|   19|         38|
    |input_r_blk_n                          |   9|          2|    1|          2|
    |input_r_din                            |  26|          5|   80|        400|
    |output_cnt_2_reg_103                   |   9|          2|   32|         64|
    |output_cnt_4_reg_113                   |  14|          3|   32|         96|
    |output_cnt_6_reg_124                   |  14|          3|   32|         96|
    |output_cnt_fu_80                       |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 208|         44|  410|       1224|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_output_cnt_2_reg_103  |  32|   0|   32|          0|
    |i_2_reg_325                                |  19|   0|   19|          0|
    |i_fu_76                                    |  19|   0|   19|          0|
    |icmp_ln134_reg_336                         |   1|   0|    1|          0|
    |icmp_ln144_1_reg_354                       |   1|   0|    1|          0|
    |icmp_ln144_2_reg_363                       |   1|   0|    1|          0|
    |icmp_ln144_3_reg_372                       |   1|   0|    1|          0|
    |icmp_ln144_reg_345                         |   1|   0|    1|          0|
    |output_cnt_2_reg_103                       |  32|   0|   32|          0|
    |output_cnt_4_reg_113                       |  32|   0|   32|          0|
    |output_cnt_6_reg_124                       |  32|   0|   32|          0|
    |output_cnt_9_reg_330                       |  32|   0|   32|          0|
    |output_cnt_fu_80                           |  32|   0|   32|          0|
    |p_0_reg_340                                |  64|   0|   64|          0|
    |tmp_12_reg_349                             |  48|   0|   48|          0|
    |tmp_14_reg_358                             |  32|   0|   32|          0|
    |tmp_16_reg_367                             |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 401|   0|  401|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     data_unpacket|  return value|
|data_in_TVALID          |   in|    1|        axis|  data_in_V_last_V|       pointer|
|data_in_TREADY          |  out|    1|        axis|  data_in_V_last_V|       pointer|
|data_in_TLAST           |   in|    1|        axis|  data_in_V_last_V|       pointer|
|input_r_din             |  out|   80|     ap_fifo|           input_r|       pointer|
|input_r_num_data_valid  |   in|    3|     ap_fifo|           input_r|       pointer|
|input_r_fifo_cap        |   in|    3|     ap_fifo|           input_r|       pointer|
|input_r_full_n          |   in|    1|     ap_fifo|           input_r|       pointer|
|input_r_write           |  out|    1|     ap_fifo|           input_r|       pointer|
|data_in_TDATA           |   in|   64|        axis|  data_in_V_data_V|       pointer|
|data_in_TKEEP           |   in|    8|        axis|  data_in_V_keep_V|       pointer|
|data_in_TSTRB           |   in|    8|        axis|  data_in_V_strb_V|       pointer|
+------------------------+-----+-----+------------+------------------+--------------+

