`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:26 CST (Jun  9 2025 08:44:26 UTC)

module dut_LessThan_3Ux8U_1U_4(in2, in1, out1);
  input [2:0] in2;
  input [7:0] in1;
  output out1;
  wire [2:0] in2;
  wire [7:0] in1;
  wire out1;
  wire lt_16_35_n_0, lt_16_35_n_1, lt_16_35_n_2, lt_16_35_n_3,
       lt_16_35_n_4, lt_16_35_n_5, lt_16_35_n_6, lt_16_35_n_7;
  OAI21X1 lt_16_35_g117(.A0 (lt_16_35_n_6), .A1 (lt_16_35_n_7), .B0
       (lt_16_35_n_4), .Y (out1));
  AOI221X1 lt_16_35_g118(.A0 (in1[2]), .A1 (lt_16_35_n_0), .B0
       (lt_16_35_n_3), .B1 (lt_16_35_n_5), .C0 (in1[3]), .Y
       (lt_16_35_n_7));
  NOR3X1 lt_16_35_g119(.A (in1[3]), .B (lt_16_35_n_0), .C (in1[2]), .Y
       (lt_16_35_n_6));
  OAI22X1 lt_16_35_g120(.A0 (lt_16_35_n_2), .A1 (in2[0]), .B0
       (lt_16_35_n_1), .B1 (in2[1]), .Y (lt_16_35_n_5));
  NOR4X1 lt_16_35_g121(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D
       (in1[4]), .Y (lt_16_35_n_4));
  NAND2X1 lt_16_35_g122(.A (in2[1]), .B (lt_16_35_n_1), .Y
       (lt_16_35_n_3));
  INVX1 lt_16_35_g123(.A (in1[0]), .Y (lt_16_35_n_2));
  INVX1 lt_16_35_g124(.A (in1[1]), .Y (lt_16_35_n_1));
  INVX1 lt_16_35_g125(.A (in2[2]), .Y (lt_16_35_n_0));
endmodule


