INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/UnitaOperativa_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaOperativa_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/shift_register_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_16'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/MoltiplicatoreBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MoltiplicatoreBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/SignPreservingShiftRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SignPreservingShiftRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/UnitaOperativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaOperativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/ShiftRegisterPadding.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegisterPadding'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/UnitaControllo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UnitaControllo'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/MoltiplicatoreBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MoltiplicatoreBooth_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/register_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/counter_mod8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_mod8'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/AdderSubtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AdderSubtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/RippleCarryAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RippleCarryAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/AdderSubtractor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AdderSubtractor_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/heinecantor/Desktop/git/ASDi-Homeworks/Excercise_6/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1'
