$date
	Sat Oct 22 19:30:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#427878
b10101 &
b10101 %
1$
b10101 !
1"
#427879
0"
#427882
b1000000 &
b1000000 %
#427886
b100000 &
b100000 %
#427890
b10000 &
b10000 %
#427894
b1000 &
b1000 %
#427898
b100 &
b100 %
#427902
b10 &
b10 %
#427906
b1 &
b1 %
1#
#427910
b0 &
0#
b0 %
0$
#1449556
b11110 !
1"
#1449558
b11110 &
b11110 %
1$
#1449559
0"
#1449562
b1111 &
b1111 %
#1449566
b101110 &
b101110 %
#1449570
b10111 &
b10111 %
#1449574
b1000110 &
b1000110 %
#1449578
b100011 &
b100011 %
#1449582
b1101010 &
b1101010 %
#1449586
b110101 &
b110101 %
#1449590
b10100000 &
b10100000 %
#1449594
b1010000 &
b1010000 %
#1449598
b101000 &
b101000 %
#1449602
b10100 &
b10100 %
#1449606
b1010 &
b1010 %
#1449610
b101 &
b101 %
#1449614
b10000 &
b10000 %
#1449618
b1000 &
b1000 %
#1449622
b100 &
b100 %
#1449626
b10 &
b10 %
#1449630
b1 &
1#
b1 %
#1449634
b0 &
b0 %
0#
0$
#2424209
b100 !
1"
#2424210
b100 &
b100 %
1$
#2424211
0"
#2424214
b10 &
b10 %
#2424218
b1 &
b1 %
1#
#2424222
b0 &
0#
b0 %
0$
#4500012
