// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [79:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [79:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_376_p2;
wire   [0:0] icmp_ln252_fu_391_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_3867;
reg    weight_V_V_TDATA_blk_n;
reg   [3:0] i_0_reg_345;
reg    ap_predicate_op53_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] i_fu_382_p2;
wire   [0:0] icmp_ln271_fu_716_p2;
reg   [0:0] icmp_ln271_reg_3653;
wire   [0:0] xor_ln879_9_fu_892_p2;
reg   [0:0] xor_ln879_9_reg_3667;
wire   [0:0] xor_ln879_11_fu_912_p2;
reg   [0:0] xor_ln879_11_reg_3672;
wire   [0:0] xor_ln879_13_fu_932_p2;
reg   [0:0] xor_ln879_13_reg_3677;
wire   [2:0] add_ln700_6_fu_988_p2;
reg   [2:0] add_ln700_6_reg_3682;
wire   [0:0] xor_ln879_25_fu_1128_p2;
reg   [0:0] xor_ln879_25_reg_3687;
wire   [0:0] xor_ln879_27_fu_1140_p2;
reg   [0:0] xor_ln879_27_reg_3692;
wire   [0:0] xor_ln879_29_fu_1152_p2;
reg   [0:0] xor_ln879_29_reg_3697;
wire   [2:0] add_ln700_14_fu_1200_p2;
reg   [2:0] add_ln700_14_reg_3702;
wire   [0:0] xor_ln879_41_fu_1340_p2;
reg   [0:0] xor_ln879_41_reg_3707;
wire   [0:0] xor_ln879_43_fu_1352_p2;
reg   [0:0] xor_ln879_43_reg_3712;
wire   [0:0] xor_ln879_45_fu_1364_p2;
reg   [0:0] xor_ln879_45_reg_3717;
wire   [2:0] add_ln700_22_fu_1412_p2;
reg   [2:0] add_ln700_22_reg_3722;
wire   [0:0] xor_ln879_57_fu_1552_p2;
reg   [0:0] xor_ln879_57_reg_3727;
wire   [0:0] xor_ln879_59_fu_1564_p2;
reg   [0:0] xor_ln879_59_reg_3732;
wire   [0:0] xor_ln879_61_fu_1576_p2;
reg   [0:0] xor_ln879_61_reg_3737;
wire   [2:0] add_ln700_30_fu_1624_p2;
reg   [2:0] add_ln700_30_reg_3742;
wire   [0:0] xor_ln879_73_fu_1764_p2;
reg   [0:0] xor_ln879_73_reg_3747;
wire   [0:0] xor_ln879_75_fu_1776_p2;
reg   [0:0] xor_ln879_75_reg_3752;
wire   [0:0] xor_ln879_77_fu_1788_p2;
reg   [0:0] xor_ln879_77_reg_3757;
wire   [2:0] add_ln700_38_fu_1836_p2;
reg   [2:0] add_ln700_38_reg_3762;
wire   [0:0] xor_ln879_89_fu_1976_p2;
reg   [0:0] xor_ln879_89_reg_3767;
wire   [0:0] xor_ln879_91_fu_1988_p2;
reg   [0:0] xor_ln879_91_reg_3772;
wire   [0:0] xor_ln879_93_fu_2000_p2;
reg   [0:0] xor_ln879_93_reg_3777;
wire   [2:0] add_ln700_46_fu_2048_p2;
reg   [2:0] add_ln700_46_reg_3782;
wire   [0:0] xor_ln879_105_fu_2188_p2;
reg   [0:0] xor_ln879_105_reg_3787;
wire   [0:0] xor_ln879_107_fu_2200_p2;
reg   [0:0] xor_ln879_107_reg_3792;
wire   [0:0] xor_ln879_109_fu_2212_p2;
reg   [0:0] xor_ln879_109_reg_3797;
wire   [2:0] add_ln700_54_fu_2260_p2;
reg   [2:0] add_ln700_54_reg_3802;
wire   [0:0] xor_ln879_121_fu_2400_p2;
reg   [0:0] xor_ln879_121_reg_3807;
wire   [0:0] xor_ln879_123_fu_2412_p2;
reg   [0:0] xor_ln879_123_reg_3812;
wire   [0:0] xor_ln879_125_fu_2424_p2;
reg   [0:0] xor_ln879_125_reg_3817;
wire   [2:0] add_ln700_62_fu_2472_p2;
reg   [2:0] add_ln700_62_reg_3822;
wire   [0:0] xor_ln879_137_fu_2612_p2;
reg   [0:0] xor_ln879_137_reg_3827;
wire   [0:0] xor_ln879_139_fu_2624_p2;
reg   [0:0] xor_ln879_139_reg_3832;
wire   [0:0] xor_ln879_141_fu_2636_p2;
reg   [0:0] xor_ln879_141_reg_3837;
wire   [2:0] add_ln700_70_fu_2684_p2;
reg   [2:0] add_ln700_70_reg_3842;
wire   [0:0] xor_ln879_153_fu_2824_p2;
reg   [0:0] xor_ln879_153_reg_3847;
wire   [0:0] xor_ln879_155_fu_2836_p2;
reg   [0:0] xor_ln879_155_reg_3852;
wire   [0:0] xor_ln879_157_fu_2848_p2;
reg   [0:0] xor_ln879_157_reg_3857;
wire   [2:0] add_ln700_78_fu_2896_p2;
reg   [2:0] add_ln700_78_reg_3862;
wire   [0:0] icmp_ln289_fu_2908_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [7:0] ap_phi_mux_act_m_val_V_phi_fu_359_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_356;
wire   [7:0] inElem_V_fu_428_p10;
reg   [7:0] accu_0_0_V_1_fu_246;
wire   [7:0] accu_0_0_V_fu_3075_p2;
reg   [7:0] accu_0_1_V_1_fu_250;
wire   [7:0] accu_0_1_V_fu_3115_p2;
reg   [7:0] accu_0_2_V_1_fu_254;
wire   [7:0] accu_0_2_V_fu_3155_p2;
reg   [7:0] accu_0_3_V_1_fu_258;
wire   [7:0] accu_0_3_V_fu_3195_p2;
reg   [7:0] accu_0_4_V_1_fu_262;
wire   [7:0] accu_0_4_V_fu_3235_p2;
reg   [7:0] accu_0_5_V_1_fu_266;
wire   [7:0] accu_0_5_V_fu_3275_p2;
reg   [7:0] accu_0_6_V_1_fu_270;
wire   [7:0] accu_0_6_V_fu_3315_p2;
reg   [7:0] accu_0_7_V_1_fu_274;
wire   [7:0] accu_0_7_V_fu_3355_p2;
reg   [7:0] accu_0_8_V_1_fu_278;
wire   [7:0] accu_0_8_V_fu_3395_p2;
reg   [7:0] accu_0_9_V_1_fu_282;
wire   [7:0] accu_0_9_V_fu_3435_p2;
reg   [31:0] sf_1_fu_286;
wire   [31:0] sf_fu_2902_p2;
reg   [31:0] nf_0_fu_290;
wire   [31:0] select_ln301_fu_2928_p3;
reg   [7:0] inputBuf_7_V_1_fu_294;
wire   [7:0] inputBuf_7_V_17_fu_665_p3;
reg   [7:0] inputBuf_7_V_2_fu_298;
wire   [7:0] inputBuf_7_V_16_fu_657_p3;
reg   [7:0] inputBuf_7_V_4_fu_302;
wire   [7:0] inputBuf_7_V_14_fu_641_p3;
reg   [7:0] inputBuf_7_V_6_fu_306;
wire   [7:0] inputBuf_7_V_13_fu_625_p3;
reg   [7:0] inputBuf_7_V_5_fu_310;
wire   [7:0] inputBuf_7_V_12_fu_601_p3;
reg   [7:0] inputBuf_7_V_3_fu_314;
wire   [7:0] inputBuf_7_V_11_fu_585_p3;
reg   [7:0] inputBuf_7_V_7_fu_318;
wire   [7:0] inputBuf_7_V_10_fu_561_p3;
reg   [7:0] inputBuf_7_V_8_fu_322;
wire   [7:0] inputBuf_7_V_fu_537_p3;
reg    ap_block_pp0_stage0_01001;
wire   [2:0] inElem_V_fu_428_p9;
wire   [2:0] trunc_ln321_fu_451_p1;
wire   [0:0] icmp_ln321_6_fu_491_p2;
wire   [0:0] icmp_ln321_5_fu_485_p2;
wire   [0:0] icmp_ln321_4_fu_479_p2;
wire   [0:0] icmp_ln321_3_fu_473_p2;
wire   [0:0] icmp_ln321_2_fu_467_p2;
wire   [0:0] icmp_ln321_1_fu_461_p2;
wire   [0:0] icmp_ln321_fu_455_p2;
wire   [0:0] or_ln321_fu_497_p2;
wire   [0:0] or_ln321_1_fu_503_p2;
wire   [0:0] or_ln321_2_fu_509_p2;
wire   [7:0] select_ln321_fu_515_p3;
wire   [0:0] or_ln321_3_fu_523_p2;
wire   [7:0] select_ln321_1_fu_529_p3;
wire   [7:0] select_ln321_3_fu_545_p3;
wire   [7:0] select_ln321_4_fu_553_p3;
wire   [7:0] select_ln321_6_fu_569_p3;
wire   [7:0] select_ln321_7_fu_577_p3;
wire   [7:0] select_ln321_9_fu_593_p3;
wire   [7:0] select_ln321_11_fu_609_p3;
wire   [7:0] select_ln321_12_fu_617_p3;
wire   [7:0] select_ln321_14_fu_633_p3;
wire   [7:0] inputBuf_7_V_15_fu_649_p3;
wire   [0:0] p_Result_2_fu_782_p3;
wire   [0:0] trunc_ln647_fu_722_p1;
wire   [0:0] xor_ln879_fu_790_p2;
wire   [0:0] xor_ln879_1_fu_796_p2;
wire   [0:0] p_Result_2_0_1_fu_806_p3;
wire   [0:0] tmp_80_fu_726_p3;
wire   [0:0] xor_ln879_2_fu_814_p2;
wire   [0:0] xor_ln879_3_fu_820_p2;
wire   [0:0] p_Result_2_0_2_fu_830_p3;
wire   [0:0] tmp_81_fu_734_p3;
wire   [0:0] xor_ln879_4_fu_838_p2;
wire   [0:0] xor_ln879_5_fu_844_p2;
wire   [0:0] p_Result_2_0_3_fu_854_p3;
wire   [0:0] tmp_82_fu_742_p3;
wire   [0:0] xor_ln879_6_fu_862_p2;
wire   [0:0] xor_ln879_7_fu_868_p2;
wire   [0:0] p_Result_2_0_4_fu_878_p3;
wire   [0:0] tmp_83_fu_750_p3;
wire   [0:0] xor_ln879_8_fu_886_p2;
wire   [0:0] p_Result_2_0_5_fu_898_p3;
wire   [0:0] tmp_84_fu_758_p3;
wire   [0:0] xor_ln879_10_fu_906_p2;
wire   [0:0] p_Result_2_0_6_fu_918_p3;
wire   [0:0] tmp_85_fu_766_p3;
wire   [0:0] xor_ln879_12_fu_926_p2;
wire   [0:0] p_Result_2_0_7_fu_938_p3;
wire   [0:0] tmp_86_fu_774_p3;
wire   [0:0] xor_ln879_14_fu_946_p2;
wire   [0:0] xor_ln879_15_fu_952_p2;
wire   [1:0] zext_ln170_fu_802_p1;
wire   [1:0] zext_ln170_3_fu_874_p1;
wire   [1:0] add_ln700_3_fu_962_p2;
wire   [1:0] zext_ln700_1_fu_958_p1;
wire   [1:0] zext_ln170_1_fu_826_p1;
wire   [1:0] zext_ln170_2_fu_850_p1;
wire   [1:0] add_ln700_4_fu_972_p2;
wire   [1:0] add_ln700_5_fu_978_p2;
wire   [2:0] zext_ln700_3_fu_968_p1;
wire   [2:0] zext_ln700_4_fu_984_p1;
wire   [0:0] tmp_87_fu_994_p3;
wire   [0:0] xor_ln879_16_fu_1058_p2;
wire   [0:0] xor_ln879_17_fu_1064_p2;
wire   [0:0] tmp_88_fu_1002_p3;
wire   [0:0] xor_ln879_18_fu_1074_p2;
wire   [0:0] xor_ln879_19_fu_1080_p2;
wire   [0:0] tmp_89_fu_1010_p3;
wire   [0:0] xor_ln879_20_fu_1090_p2;
wire   [0:0] xor_ln879_21_fu_1096_p2;
wire   [0:0] tmp_90_fu_1018_p3;
wire   [0:0] xor_ln879_22_fu_1106_p2;
wire   [0:0] xor_ln879_23_fu_1112_p2;
wire   [0:0] tmp_91_fu_1026_p3;
wire   [0:0] xor_ln879_24_fu_1122_p2;
wire   [0:0] tmp_92_fu_1034_p3;
wire   [0:0] xor_ln879_26_fu_1134_p2;
wire   [0:0] tmp_93_fu_1042_p3;
wire   [0:0] xor_ln879_28_fu_1146_p2;
wire   [0:0] tmp_94_fu_1050_p3;
wire   [0:0] xor_ln879_30_fu_1158_p2;
wire   [0:0] xor_ln879_31_fu_1164_p2;
wire   [1:0] zext_ln170_6_fu_1070_p1;
wire   [1:0] zext_ln170_9_fu_1118_p1;
wire   [1:0] add_ln700_11_fu_1174_p2;
wire   [1:0] zext_ln700_7_fu_1170_p1;
wire   [1:0] zext_ln170_7_fu_1086_p1;
wire   [1:0] zext_ln170_8_fu_1102_p1;
wire   [1:0] add_ln700_12_fu_1184_p2;
wire   [1:0] add_ln700_13_fu_1190_p2;
wire   [2:0] zext_ln700_9_fu_1180_p1;
wire   [2:0] zext_ln700_10_fu_1196_p1;
wire   [0:0] tmp_95_fu_1206_p3;
wire   [0:0] xor_ln879_32_fu_1270_p2;
wire   [0:0] xor_ln879_33_fu_1276_p2;
wire   [0:0] tmp_96_fu_1214_p3;
wire   [0:0] xor_ln879_34_fu_1286_p2;
wire   [0:0] xor_ln879_35_fu_1292_p2;
wire   [0:0] tmp_97_fu_1222_p3;
wire   [0:0] xor_ln879_36_fu_1302_p2;
wire   [0:0] xor_ln879_37_fu_1308_p2;
wire   [0:0] tmp_98_fu_1230_p3;
wire   [0:0] xor_ln879_38_fu_1318_p2;
wire   [0:0] xor_ln879_39_fu_1324_p2;
wire   [0:0] tmp_99_fu_1238_p3;
wire   [0:0] xor_ln879_40_fu_1334_p2;
wire   [0:0] tmp_100_fu_1246_p3;
wire   [0:0] xor_ln879_42_fu_1346_p2;
wire   [0:0] tmp_101_fu_1254_p3;
wire   [0:0] xor_ln879_44_fu_1358_p2;
wire   [0:0] tmp_102_fu_1262_p3;
wire   [0:0] xor_ln879_46_fu_1370_p2;
wire   [0:0] xor_ln879_47_fu_1376_p2;
wire   [1:0] zext_ln170_12_fu_1282_p1;
wire   [1:0] zext_ln170_15_fu_1330_p1;
wire   [1:0] add_ln700_19_fu_1386_p2;
wire   [1:0] zext_ln700_13_fu_1382_p1;
wire   [1:0] zext_ln170_13_fu_1298_p1;
wire   [1:0] zext_ln170_14_fu_1314_p1;
wire   [1:0] add_ln700_20_fu_1396_p2;
wire   [1:0] add_ln700_21_fu_1402_p2;
wire   [2:0] zext_ln700_15_fu_1392_p1;
wire   [2:0] zext_ln700_16_fu_1408_p1;
wire   [0:0] tmp_103_fu_1418_p3;
wire   [0:0] xor_ln879_48_fu_1482_p2;
wire   [0:0] xor_ln879_49_fu_1488_p2;
wire   [0:0] tmp_104_fu_1426_p3;
wire   [0:0] xor_ln879_50_fu_1498_p2;
wire   [0:0] xor_ln879_51_fu_1504_p2;
wire   [0:0] tmp_105_fu_1434_p3;
wire   [0:0] xor_ln879_52_fu_1514_p2;
wire   [0:0] xor_ln879_53_fu_1520_p2;
wire   [0:0] tmp_106_fu_1442_p3;
wire   [0:0] xor_ln879_54_fu_1530_p2;
wire   [0:0] xor_ln879_55_fu_1536_p2;
wire   [0:0] tmp_107_fu_1450_p3;
wire   [0:0] xor_ln879_56_fu_1546_p2;
wire   [0:0] tmp_108_fu_1458_p3;
wire   [0:0] xor_ln879_58_fu_1558_p2;
wire   [0:0] tmp_109_fu_1466_p3;
wire   [0:0] xor_ln879_60_fu_1570_p2;
wire   [0:0] tmp_110_fu_1474_p3;
wire   [0:0] xor_ln879_62_fu_1582_p2;
wire   [0:0] xor_ln879_63_fu_1588_p2;
wire   [1:0] zext_ln170_18_fu_1494_p1;
wire   [1:0] zext_ln170_21_fu_1542_p1;
wire   [1:0] add_ln700_27_fu_1598_p2;
wire   [1:0] zext_ln700_19_fu_1594_p1;
wire   [1:0] zext_ln170_19_fu_1510_p1;
wire   [1:0] zext_ln170_20_fu_1526_p1;
wire   [1:0] add_ln700_28_fu_1608_p2;
wire   [1:0] add_ln700_29_fu_1614_p2;
wire   [2:0] zext_ln700_21_fu_1604_p1;
wire   [2:0] zext_ln700_22_fu_1620_p1;
wire   [0:0] tmp_111_fu_1630_p3;
wire   [0:0] xor_ln879_64_fu_1694_p2;
wire   [0:0] xor_ln879_65_fu_1700_p2;
wire   [0:0] tmp_112_fu_1638_p3;
wire   [0:0] xor_ln879_66_fu_1710_p2;
wire   [0:0] xor_ln879_67_fu_1716_p2;
wire   [0:0] tmp_113_fu_1646_p3;
wire   [0:0] xor_ln879_68_fu_1726_p2;
wire   [0:0] xor_ln879_69_fu_1732_p2;
wire   [0:0] tmp_114_fu_1654_p3;
wire   [0:0] xor_ln879_70_fu_1742_p2;
wire   [0:0] xor_ln879_71_fu_1748_p2;
wire   [0:0] tmp_115_fu_1662_p3;
wire   [0:0] xor_ln879_72_fu_1758_p2;
wire   [0:0] tmp_116_fu_1670_p3;
wire   [0:0] xor_ln879_74_fu_1770_p2;
wire   [0:0] tmp_117_fu_1678_p3;
wire   [0:0] xor_ln879_76_fu_1782_p2;
wire   [0:0] tmp_118_fu_1686_p3;
wire   [0:0] xor_ln879_78_fu_1794_p2;
wire   [0:0] xor_ln879_79_fu_1800_p2;
wire   [1:0] zext_ln170_24_fu_1706_p1;
wire   [1:0] zext_ln170_27_fu_1754_p1;
wire   [1:0] add_ln700_35_fu_1810_p2;
wire   [1:0] zext_ln700_25_fu_1806_p1;
wire   [1:0] zext_ln170_25_fu_1722_p1;
wire   [1:0] zext_ln170_26_fu_1738_p1;
wire   [1:0] add_ln700_36_fu_1820_p2;
wire   [1:0] add_ln700_37_fu_1826_p2;
wire   [2:0] zext_ln700_27_fu_1816_p1;
wire   [2:0] zext_ln700_28_fu_1832_p1;
wire   [0:0] tmp_119_fu_1842_p3;
wire   [0:0] xor_ln879_80_fu_1906_p2;
wire   [0:0] xor_ln879_81_fu_1912_p2;
wire   [0:0] tmp_120_fu_1850_p3;
wire   [0:0] xor_ln879_82_fu_1922_p2;
wire   [0:0] xor_ln879_83_fu_1928_p2;
wire   [0:0] tmp_121_fu_1858_p3;
wire   [0:0] xor_ln879_84_fu_1938_p2;
wire   [0:0] xor_ln879_85_fu_1944_p2;
wire   [0:0] tmp_122_fu_1866_p3;
wire   [0:0] xor_ln879_86_fu_1954_p2;
wire   [0:0] xor_ln879_87_fu_1960_p2;
wire   [0:0] tmp_123_fu_1874_p3;
wire   [0:0] xor_ln879_88_fu_1970_p2;
wire   [0:0] tmp_124_fu_1882_p3;
wire   [0:0] xor_ln879_90_fu_1982_p2;
wire   [0:0] tmp_125_fu_1890_p3;
wire   [0:0] xor_ln879_92_fu_1994_p2;
wire   [0:0] tmp_126_fu_1898_p3;
wire   [0:0] xor_ln879_94_fu_2006_p2;
wire   [0:0] xor_ln879_95_fu_2012_p2;
wire   [1:0] zext_ln170_30_fu_1918_p1;
wire   [1:0] zext_ln170_33_fu_1966_p1;
wire   [1:0] add_ln700_43_fu_2022_p2;
wire   [1:0] zext_ln700_31_fu_2018_p1;
wire   [1:0] zext_ln170_31_fu_1934_p1;
wire   [1:0] zext_ln170_32_fu_1950_p1;
wire   [1:0] add_ln700_44_fu_2032_p2;
wire   [1:0] add_ln700_45_fu_2038_p2;
wire   [2:0] zext_ln700_33_fu_2028_p1;
wire   [2:0] zext_ln700_34_fu_2044_p1;
wire   [0:0] tmp_127_fu_2054_p3;
wire   [0:0] xor_ln879_96_fu_2118_p2;
wire   [0:0] xor_ln879_97_fu_2124_p2;
wire   [0:0] tmp_128_fu_2062_p3;
wire   [0:0] xor_ln879_98_fu_2134_p2;
wire   [0:0] xor_ln879_99_fu_2140_p2;
wire   [0:0] tmp_129_fu_2070_p3;
wire   [0:0] xor_ln879_100_fu_2150_p2;
wire   [0:0] xor_ln879_101_fu_2156_p2;
wire   [0:0] tmp_130_fu_2078_p3;
wire   [0:0] xor_ln879_102_fu_2166_p2;
wire   [0:0] xor_ln879_103_fu_2172_p2;
wire   [0:0] tmp_131_fu_2086_p3;
wire   [0:0] xor_ln879_104_fu_2182_p2;
wire   [0:0] tmp_132_fu_2094_p3;
wire   [0:0] xor_ln879_106_fu_2194_p2;
wire   [0:0] tmp_133_fu_2102_p3;
wire   [0:0] xor_ln879_108_fu_2206_p2;
wire   [0:0] tmp_134_fu_2110_p3;
wire   [0:0] xor_ln879_110_fu_2218_p2;
wire   [0:0] xor_ln879_111_fu_2224_p2;
wire   [1:0] zext_ln170_36_fu_2130_p1;
wire   [1:0] zext_ln170_39_fu_2178_p1;
wire   [1:0] add_ln700_51_fu_2234_p2;
wire   [1:0] zext_ln700_37_fu_2230_p1;
wire   [1:0] zext_ln170_37_fu_2146_p1;
wire   [1:0] zext_ln170_38_fu_2162_p1;
wire   [1:0] add_ln700_52_fu_2244_p2;
wire   [1:0] add_ln700_53_fu_2250_p2;
wire   [2:0] zext_ln700_39_fu_2240_p1;
wire   [2:0] zext_ln700_40_fu_2256_p1;
wire   [0:0] tmp_135_fu_2266_p3;
wire   [0:0] xor_ln879_112_fu_2330_p2;
wire   [0:0] xor_ln879_113_fu_2336_p2;
wire   [0:0] tmp_136_fu_2274_p3;
wire   [0:0] xor_ln879_114_fu_2346_p2;
wire   [0:0] xor_ln879_115_fu_2352_p2;
wire   [0:0] tmp_137_fu_2282_p3;
wire   [0:0] xor_ln879_116_fu_2362_p2;
wire   [0:0] xor_ln879_117_fu_2368_p2;
wire   [0:0] tmp_138_fu_2290_p3;
wire   [0:0] xor_ln879_118_fu_2378_p2;
wire   [0:0] xor_ln879_119_fu_2384_p2;
wire   [0:0] tmp_139_fu_2298_p3;
wire   [0:0] xor_ln879_120_fu_2394_p2;
wire   [0:0] tmp_140_fu_2306_p3;
wire   [0:0] xor_ln879_122_fu_2406_p2;
wire   [0:0] tmp_141_fu_2314_p3;
wire   [0:0] xor_ln879_124_fu_2418_p2;
wire   [0:0] tmp_142_fu_2322_p3;
wire   [0:0] xor_ln879_126_fu_2430_p2;
wire   [0:0] xor_ln879_127_fu_2436_p2;
wire   [1:0] zext_ln170_42_fu_2342_p1;
wire   [1:0] zext_ln170_45_fu_2390_p1;
wire   [1:0] add_ln700_59_fu_2446_p2;
wire   [1:0] zext_ln700_43_fu_2442_p1;
wire   [1:0] zext_ln170_43_fu_2358_p1;
wire   [1:0] zext_ln170_44_fu_2374_p1;
wire   [1:0] add_ln700_60_fu_2456_p2;
wire   [1:0] add_ln700_61_fu_2462_p2;
wire   [2:0] zext_ln700_45_fu_2452_p1;
wire   [2:0] zext_ln700_46_fu_2468_p1;
wire   [0:0] tmp_143_fu_2478_p3;
wire   [0:0] xor_ln879_128_fu_2542_p2;
wire   [0:0] xor_ln879_129_fu_2548_p2;
wire   [0:0] tmp_144_fu_2486_p3;
wire   [0:0] xor_ln879_130_fu_2558_p2;
wire   [0:0] xor_ln879_131_fu_2564_p2;
wire   [0:0] tmp_145_fu_2494_p3;
wire   [0:0] xor_ln879_132_fu_2574_p2;
wire   [0:0] xor_ln879_133_fu_2580_p2;
wire   [0:0] tmp_146_fu_2502_p3;
wire   [0:0] xor_ln879_134_fu_2590_p2;
wire   [0:0] xor_ln879_135_fu_2596_p2;
wire   [0:0] tmp_147_fu_2510_p3;
wire   [0:0] xor_ln879_136_fu_2606_p2;
wire   [0:0] tmp_148_fu_2518_p3;
wire   [0:0] xor_ln879_138_fu_2618_p2;
wire   [0:0] tmp_149_fu_2526_p3;
wire   [0:0] xor_ln879_140_fu_2630_p2;
wire   [0:0] tmp_150_fu_2534_p3;
wire   [0:0] xor_ln879_142_fu_2642_p2;
wire   [0:0] xor_ln879_143_fu_2648_p2;
wire   [1:0] zext_ln170_48_fu_2554_p1;
wire   [1:0] zext_ln170_51_fu_2602_p1;
wire   [1:0] add_ln700_67_fu_2658_p2;
wire   [1:0] zext_ln700_49_fu_2654_p1;
wire   [1:0] zext_ln170_49_fu_2570_p1;
wire   [1:0] zext_ln170_50_fu_2586_p1;
wire   [1:0] add_ln700_68_fu_2668_p2;
wire   [1:0] add_ln700_69_fu_2674_p2;
wire   [2:0] zext_ln700_51_fu_2664_p1;
wire   [2:0] zext_ln700_52_fu_2680_p1;
wire   [0:0] tmp_151_fu_2690_p3;
wire   [0:0] xor_ln879_144_fu_2754_p2;
wire   [0:0] xor_ln879_145_fu_2760_p2;
wire   [0:0] tmp_152_fu_2698_p3;
wire   [0:0] xor_ln879_146_fu_2770_p2;
wire   [0:0] xor_ln879_147_fu_2776_p2;
wire   [0:0] tmp_153_fu_2706_p3;
wire   [0:0] xor_ln879_148_fu_2786_p2;
wire   [0:0] xor_ln879_149_fu_2792_p2;
wire   [0:0] tmp_154_fu_2714_p3;
wire   [0:0] xor_ln879_150_fu_2802_p2;
wire   [0:0] xor_ln879_151_fu_2808_p2;
wire   [0:0] tmp_155_fu_2722_p3;
wire   [0:0] xor_ln879_152_fu_2818_p2;
wire   [0:0] tmp_156_fu_2730_p3;
wire   [0:0] xor_ln879_154_fu_2830_p2;
wire   [0:0] tmp_157_fu_2738_p3;
wire   [0:0] xor_ln879_156_fu_2842_p2;
wire   [0:0] tmp_158_fu_2746_p3;
wire   [0:0] xor_ln879_158_fu_2854_p2;
wire   [0:0] xor_ln879_159_fu_2860_p2;
wire   [1:0] zext_ln170_54_fu_2766_p1;
wire   [1:0] zext_ln170_57_fu_2814_p1;
wire   [1:0] add_ln700_75_fu_2870_p2;
wire   [1:0] zext_ln700_55_fu_2866_p1;
wire   [1:0] zext_ln170_55_fu_2782_p1;
wire   [1:0] zext_ln170_56_fu_2798_p1;
wire   [1:0] add_ln700_76_fu_2880_p2;
wire   [1:0] add_ln700_77_fu_2886_p2;
wire   [2:0] zext_ln700_57_fu_2876_p1;
wire   [2:0] zext_ln700_58_fu_2892_p1;
wire   [31:0] nf_fu_2922_p2;
wire   [7:0] zext_ln700_fu_3044_p1;
wire   [7:0] select_ln271_9_fu_3034_p3;
wire   [1:0] zext_ln170_4_fu_3041_p1;
wire   [1:0] zext_ln170_5_fu_3047_p1;
wire   [1:0] add_ln700_1_fu_3056_p2;
wire   [7:0] add_ln700_fu_3050_p2;
wire   [7:0] zext_ln700_2_fu_3062_p1;
wire   [7:0] add_ln700_2_fu_3066_p2;
wire   [7:0] zext_ln700_5_fu_3072_p1;
wire   [7:0] zext_ln700_6_fu_3084_p1;
wire   [7:0] select_ln271_8_fu_3027_p3;
wire   [1:0] zext_ln170_10_fu_3081_p1;
wire   [1:0] zext_ln170_11_fu_3087_p1;
wire   [1:0] add_ln700_9_fu_3096_p2;
wire   [7:0] add_ln700_8_fu_3090_p2;
wire   [7:0] zext_ln700_8_fu_3102_p1;
wire   [7:0] add_ln700_10_fu_3106_p2;
wire   [7:0] zext_ln700_11_fu_3112_p1;
wire   [7:0] zext_ln700_12_fu_3124_p1;
wire   [7:0] select_ln271_7_fu_3020_p3;
wire   [1:0] zext_ln170_16_fu_3121_p1;
wire   [1:0] zext_ln170_17_fu_3127_p1;
wire   [1:0] add_ln700_17_fu_3136_p2;
wire   [7:0] add_ln700_16_fu_3130_p2;
wire   [7:0] zext_ln700_14_fu_3142_p1;
wire   [7:0] add_ln700_18_fu_3146_p2;
wire   [7:0] zext_ln700_17_fu_3152_p1;
wire   [7:0] zext_ln700_18_fu_3164_p1;
wire   [7:0] select_ln271_6_fu_3013_p3;
wire   [1:0] zext_ln170_22_fu_3161_p1;
wire   [1:0] zext_ln170_23_fu_3167_p1;
wire   [1:0] add_ln700_25_fu_3176_p2;
wire   [7:0] add_ln700_24_fu_3170_p2;
wire   [7:0] zext_ln700_20_fu_3182_p1;
wire   [7:0] add_ln700_26_fu_3186_p2;
wire   [7:0] zext_ln700_23_fu_3192_p1;
wire   [7:0] zext_ln700_24_fu_3204_p1;
wire   [7:0] select_ln271_5_fu_3006_p3;
wire   [1:0] zext_ln170_28_fu_3201_p1;
wire   [1:0] zext_ln170_29_fu_3207_p1;
wire   [1:0] add_ln700_33_fu_3216_p2;
wire   [7:0] add_ln700_32_fu_3210_p2;
wire   [7:0] zext_ln700_26_fu_3222_p1;
wire   [7:0] add_ln700_34_fu_3226_p2;
wire   [7:0] zext_ln700_29_fu_3232_p1;
wire   [7:0] zext_ln700_30_fu_3244_p1;
wire   [7:0] select_ln271_4_fu_2999_p3;
wire   [1:0] zext_ln170_34_fu_3241_p1;
wire   [1:0] zext_ln170_35_fu_3247_p1;
wire   [1:0] add_ln700_41_fu_3256_p2;
wire   [7:0] add_ln700_40_fu_3250_p2;
wire   [7:0] zext_ln700_32_fu_3262_p1;
wire   [7:0] add_ln700_42_fu_3266_p2;
wire   [7:0] zext_ln700_35_fu_3272_p1;
wire   [7:0] zext_ln700_36_fu_3284_p1;
wire   [7:0] select_ln271_3_fu_2992_p3;
wire   [1:0] zext_ln170_40_fu_3281_p1;
wire   [1:0] zext_ln170_41_fu_3287_p1;
wire   [1:0] add_ln700_49_fu_3296_p2;
wire   [7:0] add_ln700_48_fu_3290_p2;
wire   [7:0] zext_ln700_38_fu_3302_p1;
wire   [7:0] add_ln700_50_fu_3306_p2;
wire   [7:0] zext_ln700_41_fu_3312_p1;
wire   [7:0] zext_ln700_42_fu_3324_p1;
wire   [7:0] select_ln271_2_fu_2985_p3;
wire   [1:0] zext_ln170_46_fu_3321_p1;
wire   [1:0] zext_ln170_47_fu_3327_p1;
wire   [1:0] add_ln700_57_fu_3336_p2;
wire   [7:0] add_ln700_56_fu_3330_p2;
wire   [7:0] zext_ln700_44_fu_3342_p1;
wire   [7:0] add_ln700_58_fu_3346_p2;
wire   [7:0] zext_ln700_47_fu_3352_p1;
wire   [7:0] zext_ln700_48_fu_3364_p1;
wire   [7:0] select_ln271_1_fu_2978_p3;
wire   [1:0] zext_ln170_52_fu_3361_p1;
wire   [1:0] zext_ln170_53_fu_3367_p1;
wire   [1:0] add_ln700_65_fu_3376_p2;
wire   [7:0] add_ln700_64_fu_3370_p2;
wire   [7:0] zext_ln700_50_fu_3382_p1;
wire   [7:0] add_ln700_66_fu_3386_p2;
wire   [7:0] zext_ln700_53_fu_3392_p1;
wire   [7:0] zext_ln700_54_fu_3404_p1;
wire   [7:0] select_ln271_fu_2971_p3;
wire   [1:0] zext_ln170_58_fu_3401_p1;
wire   [1:0] zext_ln170_59_fu_3407_p1;
wire   [1:0] add_ln700_73_fu_3416_p2;
wire   [7:0] add_ln700_72_fu_3410_p2;
wire   [7:0] zext_ln700_56_fu_3422_p1;
wire   [7:0] add_ln700_74_fu_3426_p2;
wire   [7:0] zext_ln700_59_fu_3432_p1;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_3_StreamingFCLayer_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
StreamingFCLayer_bkb_U1(
    .din0(inputBuf_7_V_1_fu_294),
    .din1(inputBuf_7_V_2_fu_298),
    .din2(inputBuf_7_V_4_fu_302),
    .din3(inputBuf_7_V_6_fu_306),
    .din4(inputBuf_7_V_5_fu_310),
    .din5(inputBuf_7_V_3_fu_314),
    .din6(inputBuf_7_V_7_fu_318),
    .din7(inputBuf_7_V_8_fu_322),
    .din8(inElem_V_fu_428_p9),
    .dout(inElem_V_fu_428_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_376_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_345 <= i_fu_382_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_345 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2908_p2 == 1'd1) & (icmp_ln248_fu_376_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_0_fu_290 <= select_ln301_fu_2928_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_0_fu_290 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2908_p2 == 1'd0) & (icmp_ln248_fu_376_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_286 <= sf_fu_2902_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_2908_p2 == 1'd1) & (icmp_ln248_fu_376_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_286 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_0_0_V_1_fu_246 <= accu_0_0_V_fu_3075_p2;
        accu_0_1_V_1_fu_250 <= accu_0_1_V_fu_3115_p2;
        accu_0_2_V_1_fu_254 <= accu_0_2_V_fu_3155_p2;
        accu_0_3_V_1_fu_258 <= accu_0_3_V_fu_3195_p2;
        accu_0_4_V_1_fu_262 <= accu_0_4_V_fu_3235_p2;
        accu_0_5_V_1_fu_266 <= accu_0_5_V_fu_3275_p2;
        accu_0_6_V_1_fu_270 <= accu_0_6_V_fu_3315_p2;
        accu_0_7_V_1_fu_274 <= accu_0_7_V_fu_3355_p2;
        accu_0_8_V_1_fu_278 <= accu_0_8_V_fu_3395_p2;
        accu_0_9_V_1_fu_282 <= accu_0_9_V_fu_3435_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_376_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_14_reg_3702 <= add_ln700_14_fu_1200_p2;
        add_ln700_22_reg_3722 <= add_ln700_22_fu_1412_p2;
        add_ln700_30_reg_3742 <= add_ln700_30_fu_1624_p2;
        add_ln700_38_reg_3762 <= add_ln700_38_fu_1836_p2;
        add_ln700_46_reg_3782 <= add_ln700_46_fu_2048_p2;
        add_ln700_54_reg_3802 <= add_ln700_54_fu_2260_p2;
        add_ln700_62_reg_3822 <= add_ln700_62_fu_2472_p2;
        add_ln700_6_reg_3682 <= add_ln700_6_fu_988_p2;
        add_ln700_70_reg_3842 <= add_ln700_70_fu_2684_p2;
        add_ln700_78_reg_3862 <= add_ln700_78_fu_2896_p2;
        icmp_ln271_reg_3653 <= icmp_ln271_fu_716_p2;
        icmp_ln289_reg_3867 <= icmp_ln289_fu_2908_p2;
        xor_ln879_105_reg_3787 <= xor_ln879_105_fu_2188_p2;
        xor_ln879_107_reg_3792 <= xor_ln879_107_fu_2200_p2;
        xor_ln879_109_reg_3797 <= xor_ln879_109_fu_2212_p2;
        xor_ln879_11_reg_3672 <= xor_ln879_11_fu_912_p2;
        xor_ln879_121_reg_3807 <= xor_ln879_121_fu_2400_p2;
        xor_ln879_123_reg_3812 <= xor_ln879_123_fu_2412_p2;
        xor_ln879_125_reg_3817 <= xor_ln879_125_fu_2424_p2;
        xor_ln879_137_reg_3827 <= xor_ln879_137_fu_2612_p2;
        xor_ln879_139_reg_3832 <= xor_ln879_139_fu_2624_p2;
        xor_ln879_13_reg_3677 <= xor_ln879_13_fu_932_p2;
        xor_ln879_141_reg_3837 <= xor_ln879_141_fu_2636_p2;
        xor_ln879_153_reg_3847 <= xor_ln879_153_fu_2824_p2;
        xor_ln879_155_reg_3852 <= xor_ln879_155_fu_2836_p2;
        xor_ln879_157_reg_3857 <= xor_ln879_157_fu_2848_p2;
        xor_ln879_25_reg_3687 <= xor_ln879_25_fu_1128_p2;
        xor_ln879_27_reg_3692 <= xor_ln879_27_fu_1140_p2;
        xor_ln879_29_reg_3697 <= xor_ln879_29_fu_1152_p2;
        xor_ln879_41_reg_3707 <= xor_ln879_41_fu_1340_p2;
        xor_ln879_43_reg_3712 <= xor_ln879_43_fu_1352_p2;
        xor_ln879_45_reg_3717 <= xor_ln879_45_fu_1364_p2;
        xor_ln879_57_reg_3727 <= xor_ln879_57_fu_1552_p2;
        xor_ln879_59_reg_3732 <= xor_ln879_59_fu_1564_p2;
        xor_ln879_61_reg_3737 <= xor_ln879_61_fu_1576_p2;
        xor_ln879_73_reg_3747 <= xor_ln879_73_fu_1764_p2;
        xor_ln879_75_reg_3752 <= xor_ln879_75_fu_1776_p2;
        xor_ln879_77_reg_3757 <= xor_ln879_77_fu_1788_p2;
        xor_ln879_89_reg_3767 <= xor_ln879_89_fu_1976_p2;
        xor_ln879_91_reg_3772 <= xor_ln879_91_fu_1988_p2;
        xor_ln879_93_reg_3777 <= xor_ln879_93_fu_2000_p2;
        xor_ln879_9_reg_3667 <= xor_ln879_9_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_391_p2 == 1'd1) & (icmp_ln248_fu_376_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_7_V_1_fu_294 <= inputBuf_7_V_17_fu_665_p3;
        inputBuf_7_V_2_fu_298 <= inputBuf_7_V_16_fu_657_p3;
        inputBuf_7_V_3_fu_314 <= inputBuf_7_V_11_fu_585_p3;
        inputBuf_7_V_4_fu_302 <= inputBuf_7_V_14_fu_641_p3;
        inputBuf_7_V_5_fu_310 <= inputBuf_7_V_12_fu_601_p3;
        inputBuf_7_V_6_fu_306 <= inputBuf_7_V_13_fu_625_p3;
        inputBuf_7_V_7_fu_318 <= inputBuf_7_V_10_fu_561_p3;
        inputBuf_7_V_8_fu_322 <= inputBuf_7_V_fu_537_p3;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_376_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_376_p2 == 1'd0)) begin
        if ((icmp_ln252_fu_391_p2 == 1'd0)) begin
            ap_phi_mux_act_m_val_V_phi_fu_359_p4 = inElem_V_fu_428_p10;
        end else if ((icmp_ln252_fu_391_p2 == 1'd1)) begin
            ap_phi_mux_act_m_val_V_phi_fu_359_p4 = in_V_V_TDATA;
        end else begin
            ap_phi_mux_act_m_val_V_phi_fu_359_p4 = ap_phi_reg_pp0_iter0_act_m_val_V_reg_356;
        end
    end else begin
        ap_phi_mux_act_m_val_V_phi_fu_359_p4 = ap_phi_reg_pp0_iter0_act_m_val_V_reg_356;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_391_p2 == 1'd1) & (icmp_ln248_fu_376_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op53_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3867 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_3867 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_376_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_376_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln248_fu_376_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln248_fu_376_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_0_V_fu_3075_p2 = (add_ln700_2_fu_3066_p2 + zext_ln700_5_fu_3072_p1);

assign accu_0_1_V_fu_3115_p2 = (add_ln700_10_fu_3106_p2 + zext_ln700_11_fu_3112_p1);

assign accu_0_2_V_fu_3155_p2 = (add_ln700_18_fu_3146_p2 + zext_ln700_17_fu_3152_p1);

assign accu_0_3_V_fu_3195_p2 = (add_ln700_26_fu_3186_p2 + zext_ln700_23_fu_3192_p1);

assign accu_0_4_V_fu_3235_p2 = (add_ln700_34_fu_3226_p2 + zext_ln700_29_fu_3232_p1);

assign accu_0_5_V_fu_3275_p2 = (add_ln700_42_fu_3266_p2 + zext_ln700_35_fu_3272_p1);

assign accu_0_6_V_fu_3315_p2 = (add_ln700_50_fu_3306_p2 + zext_ln700_41_fu_3312_p1);

assign accu_0_7_V_fu_3355_p2 = (add_ln700_58_fu_3346_p2 + zext_ln700_47_fu_3352_p1);

assign accu_0_8_V_fu_3395_p2 = (add_ln700_66_fu_3386_p2 + zext_ln700_53_fu_3392_p1);

assign accu_0_9_V_fu_3435_p2 = (add_ln700_74_fu_3426_p2 + zext_ln700_59_fu_3432_p1);

assign add_ln700_10_fu_3106_p2 = (add_ln700_8_fu_3090_p2 + zext_ln700_8_fu_3102_p1);

assign add_ln700_11_fu_1174_p2 = (zext_ln170_6_fu_1070_p1 + zext_ln170_9_fu_1118_p1);

assign add_ln700_12_fu_1184_p2 = (zext_ln700_7_fu_1170_p1 + zext_ln170_7_fu_1086_p1);

assign add_ln700_13_fu_1190_p2 = (zext_ln170_8_fu_1102_p1 + add_ln700_12_fu_1184_p2);

assign add_ln700_14_fu_1200_p2 = (zext_ln700_9_fu_1180_p1 + zext_ln700_10_fu_1196_p1);

assign add_ln700_16_fu_3130_p2 = (zext_ln700_12_fu_3124_p1 + select_ln271_7_fu_3020_p3);

assign add_ln700_17_fu_3136_p2 = (zext_ln170_16_fu_3121_p1 + zext_ln170_17_fu_3127_p1);

assign add_ln700_18_fu_3146_p2 = (add_ln700_16_fu_3130_p2 + zext_ln700_14_fu_3142_p1);

assign add_ln700_19_fu_1386_p2 = (zext_ln170_12_fu_1282_p1 + zext_ln170_15_fu_1330_p1);

assign add_ln700_1_fu_3056_p2 = (zext_ln170_4_fu_3041_p1 + zext_ln170_5_fu_3047_p1);

assign add_ln700_20_fu_1396_p2 = (zext_ln700_13_fu_1382_p1 + zext_ln170_13_fu_1298_p1);

assign add_ln700_21_fu_1402_p2 = (zext_ln170_14_fu_1314_p1 + add_ln700_20_fu_1396_p2);

assign add_ln700_22_fu_1412_p2 = (zext_ln700_15_fu_1392_p1 + zext_ln700_16_fu_1408_p1);

assign add_ln700_24_fu_3170_p2 = (zext_ln700_18_fu_3164_p1 + select_ln271_6_fu_3013_p3);

assign add_ln700_25_fu_3176_p2 = (zext_ln170_22_fu_3161_p1 + zext_ln170_23_fu_3167_p1);

assign add_ln700_26_fu_3186_p2 = (add_ln700_24_fu_3170_p2 + zext_ln700_20_fu_3182_p1);

assign add_ln700_27_fu_1598_p2 = (zext_ln170_18_fu_1494_p1 + zext_ln170_21_fu_1542_p1);

assign add_ln700_28_fu_1608_p2 = (zext_ln700_19_fu_1594_p1 + zext_ln170_19_fu_1510_p1);

assign add_ln700_29_fu_1614_p2 = (zext_ln170_20_fu_1526_p1 + add_ln700_28_fu_1608_p2);

assign add_ln700_2_fu_3066_p2 = (add_ln700_fu_3050_p2 + zext_ln700_2_fu_3062_p1);

assign add_ln700_30_fu_1624_p2 = (zext_ln700_21_fu_1604_p1 + zext_ln700_22_fu_1620_p1);

assign add_ln700_32_fu_3210_p2 = (zext_ln700_24_fu_3204_p1 + select_ln271_5_fu_3006_p3);

assign add_ln700_33_fu_3216_p2 = (zext_ln170_28_fu_3201_p1 + zext_ln170_29_fu_3207_p1);

assign add_ln700_34_fu_3226_p2 = (add_ln700_32_fu_3210_p2 + zext_ln700_26_fu_3222_p1);

assign add_ln700_35_fu_1810_p2 = (zext_ln170_24_fu_1706_p1 + zext_ln170_27_fu_1754_p1);

assign add_ln700_36_fu_1820_p2 = (zext_ln700_25_fu_1806_p1 + zext_ln170_25_fu_1722_p1);

assign add_ln700_37_fu_1826_p2 = (zext_ln170_26_fu_1738_p1 + add_ln700_36_fu_1820_p2);

assign add_ln700_38_fu_1836_p2 = (zext_ln700_27_fu_1816_p1 + zext_ln700_28_fu_1832_p1);

assign add_ln700_3_fu_962_p2 = (zext_ln170_fu_802_p1 + zext_ln170_3_fu_874_p1);

assign add_ln700_40_fu_3250_p2 = (zext_ln700_30_fu_3244_p1 + select_ln271_4_fu_2999_p3);

assign add_ln700_41_fu_3256_p2 = (zext_ln170_34_fu_3241_p1 + zext_ln170_35_fu_3247_p1);

assign add_ln700_42_fu_3266_p2 = (add_ln700_40_fu_3250_p2 + zext_ln700_32_fu_3262_p1);

assign add_ln700_43_fu_2022_p2 = (zext_ln170_30_fu_1918_p1 + zext_ln170_33_fu_1966_p1);

assign add_ln700_44_fu_2032_p2 = (zext_ln700_31_fu_2018_p1 + zext_ln170_31_fu_1934_p1);

assign add_ln700_45_fu_2038_p2 = (zext_ln170_32_fu_1950_p1 + add_ln700_44_fu_2032_p2);

assign add_ln700_46_fu_2048_p2 = (zext_ln700_33_fu_2028_p1 + zext_ln700_34_fu_2044_p1);

assign add_ln700_48_fu_3290_p2 = (zext_ln700_36_fu_3284_p1 + select_ln271_3_fu_2992_p3);

assign add_ln700_49_fu_3296_p2 = (zext_ln170_40_fu_3281_p1 + zext_ln170_41_fu_3287_p1);

assign add_ln700_4_fu_972_p2 = (zext_ln700_1_fu_958_p1 + zext_ln170_1_fu_826_p1);

assign add_ln700_50_fu_3306_p2 = (add_ln700_48_fu_3290_p2 + zext_ln700_38_fu_3302_p1);

assign add_ln700_51_fu_2234_p2 = (zext_ln170_36_fu_2130_p1 + zext_ln170_39_fu_2178_p1);

assign add_ln700_52_fu_2244_p2 = (zext_ln700_37_fu_2230_p1 + zext_ln170_37_fu_2146_p1);

assign add_ln700_53_fu_2250_p2 = (zext_ln170_38_fu_2162_p1 + add_ln700_52_fu_2244_p2);

assign add_ln700_54_fu_2260_p2 = (zext_ln700_39_fu_2240_p1 + zext_ln700_40_fu_2256_p1);

assign add_ln700_56_fu_3330_p2 = (zext_ln700_42_fu_3324_p1 + select_ln271_2_fu_2985_p3);

assign add_ln700_57_fu_3336_p2 = (zext_ln170_46_fu_3321_p1 + zext_ln170_47_fu_3327_p1);

assign add_ln700_58_fu_3346_p2 = (add_ln700_56_fu_3330_p2 + zext_ln700_44_fu_3342_p1);

assign add_ln700_59_fu_2446_p2 = (zext_ln170_42_fu_2342_p1 + zext_ln170_45_fu_2390_p1);

assign add_ln700_5_fu_978_p2 = (zext_ln170_2_fu_850_p1 + add_ln700_4_fu_972_p2);

assign add_ln700_60_fu_2456_p2 = (zext_ln700_43_fu_2442_p1 + zext_ln170_43_fu_2358_p1);

assign add_ln700_61_fu_2462_p2 = (zext_ln170_44_fu_2374_p1 + add_ln700_60_fu_2456_p2);

assign add_ln700_62_fu_2472_p2 = (zext_ln700_45_fu_2452_p1 + zext_ln700_46_fu_2468_p1);

assign add_ln700_64_fu_3370_p2 = (zext_ln700_48_fu_3364_p1 + select_ln271_1_fu_2978_p3);

assign add_ln700_65_fu_3376_p2 = (zext_ln170_52_fu_3361_p1 + zext_ln170_53_fu_3367_p1);

assign add_ln700_66_fu_3386_p2 = (add_ln700_64_fu_3370_p2 + zext_ln700_50_fu_3382_p1);

assign add_ln700_67_fu_2658_p2 = (zext_ln170_48_fu_2554_p1 + zext_ln170_51_fu_2602_p1);

assign add_ln700_68_fu_2668_p2 = (zext_ln700_49_fu_2654_p1 + zext_ln170_49_fu_2570_p1);

assign add_ln700_69_fu_2674_p2 = (zext_ln170_50_fu_2586_p1 + add_ln700_68_fu_2668_p2);

assign add_ln700_6_fu_988_p2 = (zext_ln700_3_fu_968_p1 + zext_ln700_4_fu_984_p1);

assign add_ln700_70_fu_2684_p2 = (zext_ln700_51_fu_2664_p1 + zext_ln700_52_fu_2680_p1);

assign add_ln700_72_fu_3410_p2 = (zext_ln700_54_fu_3404_p1 + select_ln271_fu_2971_p3);

assign add_ln700_73_fu_3416_p2 = (zext_ln170_58_fu_3401_p1 + zext_ln170_59_fu_3407_p1);

assign add_ln700_74_fu_3426_p2 = (add_ln700_72_fu_3410_p2 + zext_ln700_56_fu_3422_p1);

assign add_ln700_75_fu_2870_p2 = (zext_ln170_54_fu_2766_p1 + zext_ln170_57_fu_2814_p1);

assign add_ln700_76_fu_2880_p2 = (zext_ln700_55_fu_2866_p1 + zext_ln170_55_fu_2782_p1);

assign add_ln700_77_fu_2886_p2 = (zext_ln170_56_fu_2798_p1 + add_ln700_76_fu_2880_p2);

assign add_ln700_78_fu_2896_p2 = (zext_ln700_57_fu_2876_p1 + zext_ln700_58_fu_2892_p1);

assign add_ln700_8_fu_3090_p2 = (zext_ln700_6_fu_3084_p1 + select_ln271_8_fu_3027_p3);

assign add_ln700_9_fu_3096_p2 = (zext_ln170_10_fu_3081_p1 + zext_ln170_11_fu_3087_p1);

assign add_ln700_fu_3050_p2 = (zext_ln700_fu_3044_p1 + select_ln271_9_fu_3034_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op53_read_state2 == 1'b1)) | ((icmp_ln248_fu_376_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op53_read_state2 == 1'b1)) | ((icmp_ln248_fu_376_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op53_read_state2 == 1'b1)) | ((icmp_ln248_fu_376_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op53_read_state2 == 1'b1)) | ((icmp_ln248_fu_376_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_3867 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_356 = 'bx;

always @ (*) begin
    ap_predicate_op53_read_state2 = ((icmp_ln252_fu_391_p2 == 1'd1) & (icmp_ln248_fu_376_p2 == 1'd0));
end

assign i_fu_382_p2 = (i_0_reg_345 + 4'd1);

assign icmp_ln248_fu_376_p2 = ((i_0_reg_345 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_391_p2 = ((nf_0_fu_290 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_716_p2 = ((sf_1_fu_286 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_2908_p2 = ((sf_fu_2902_p2 == 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln321_1_fu_461_p2 = ((trunc_ln321_fu_451_p1 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln321_2_fu_467_p2 = ((trunc_ln321_fu_451_p1 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln321_3_fu_473_p2 = ((trunc_ln321_fu_451_p1 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln321_4_fu_479_p2 = ((trunc_ln321_fu_451_p1 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln321_5_fu_485_p2 = ((trunc_ln321_fu_451_p1 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln321_6_fu_491_p2 = ((trunc_ln321_fu_451_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln321_fu_455_p2 = ((trunc_ln321_fu_451_p1 == 3'd6) ? 1'b1 : 1'b0);

assign inElem_V_fu_428_p9 = sf_1_fu_286[2:0];

assign inputBuf_7_V_10_fu_561_p3 = ((or_ln321_3_fu_523_p2[0:0] === 1'b1) ? inputBuf_7_V_7_fu_318 : select_ln321_4_fu_553_p3);

assign inputBuf_7_V_11_fu_585_p3 = ((or_ln321_3_fu_523_p2[0:0] === 1'b1) ? inputBuf_7_V_3_fu_314 : select_ln321_7_fu_577_p3);

assign inputBuf_7_V_12_fu_601_p3 = ((or_ln321_3_fu_523_p2[0:0] === 1'b1) ? inputBuf_7_V_5_fu_310 : select_ln321_9_fu_593_p3);

assign inputBuf_7_V_13_fu_625_p3 = ((or_ln321_3_fu_523_p2[0:0] === 1'b1) ? select_ln321_12_fu_617_p3 : inputBuf_7_V_6_fu_306);

assign inputBuf_7_V_14_fu_641_p3 = ((or_ln321_fu_497_p2[0:0] === 1'b1) ? inputBuf_7_V_4_fu_302 : select_ln321_14_fu_633_p3);

assign inputBuf_7_V_15_fu_649_p3 = ((icmp_ln321_5_fu_485_p2[0:0] === 1'b1) ? in_V_V_TDATA : inputBuf_7_V_2_fu_298);

assign inputBuf_7_V_16_fu_657_p3 = ((icmp_ln321_6_fu_491_p2[0:0] === 1'b1) ? inputBuf_7_V_2_fu_298 : inputBuf_7_V_15_fu_649_p3);

assign inputBuf_7_V_17_fu_665_p3 = ((icmp_ln321_6_fu_491_p2[0:0] === 1'b1) ? in_V_V_TDATA : inputBuf_7_V_1_fu_294);

assign inputBuf_7_V_fu_537_p3 = ((or_ln321_3_fu_523_p2[0:0] === 1'b1) ? inputBuf_7_V_8_fu_322 : select_ln321_1_fu_529_p3);

assign nf_fu_2922_p2 = (nf_0_fu_290 + 32'd1);

assign or_ln321_1_fu_503_p2 = (icmp_ln321_4_fu_479_p2 | icmp_ln321_3_fu_473_p2);

assign or_ln321_2_fu_509_p2 = (icmp_ln321_2_fu_467_p2 | icmp_ln321_1_fu_461_p2);

assign or_ln321_3_fu_523_p2 = (or_ln321_fu_497_p2 | or_ln321_1_fu_503_p2);

assign or_ln321_fu_497_p2 = (icmp_ln321_6_fu_491_p2 | icmp_ln321_5_fu_485_p2);

assign out_V_V_TDATA = {{{{{{{{{{accu_0_9_V_fu_3435_p2}, {accu_0_8_V_fu_3395_p2}}, {accu_0_7_V_fu_3355_p2}}, {accu_0_6_V_fu_3315_p2}}, {accu_0_5_V_fu_3275_p2}}, {accu_0_4_V_fu_3235_p2}}, {accu_0_3_V_fu_3195_p2}}, {accu_0_2_V_fu_3155_p2}}, {accu_0_1_V_fu_3115_p2}}, {accu_0_0_V_fu_3075_p2}};

assign p_Result_2_0_1_fu_806_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd1];

assign p_Result_2_0_2_fu_830_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd2];

assign p_Result_2_0_3_fu_854_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd3];

assign p_Result_2_0_4_fu_878_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd4];

assign p_Result_2_0_5_fu_898_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd5];

assign p_Result_2_0_6_fu_918_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd6];

assign p_Result_2_0_7_fu_938_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd7];

assign p_Result_2_fu_782_p3 = ap_phi_mux_act_m_val_V_phi_fu_359_p4[8'd0];

assign select_ln271_1_fu_2978_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_8_V_1_fu_278);

assign select_ln271_2_fu_2985_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_7_V_1_fu_274);

assign select_ln271_3_fu_2992_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_6_V_1_fu_270);

assign select_ln271_4_fu_2999_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_5_V_1_fu_266);

assign select_ln271_5_fu_3006_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_4_V_1_fu_262);

assign select_ln271_6_fu_3013_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_3_V_1_fu_258);

assign select_ln271_7_fu_3020_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_2_V_1_fu_254);

assign select_ln271_8_fu_3027_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_1_V_1_fu_250);

assign select_ln271_9_fu_3034_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_0_V_1_fu_246);

assign select_ln271_fu_2971_p3 = ((icmp_ln271_reg_3653[0:0] === 1'b1) ? 8'd0 : accu_0_9_V_1_fu_282);

assign select_ln301_fu_2928_p3 = ((icmp_ln252_fu_391_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_2922_p2);

assign select_ln321_11_fu_609_p3 = ((icmp_ln321_4_fu_479_p2[0:0] === 1'b1) ? inputBuf_7_V_6_fu_306 : in_V_V_TDATA);

assign select_ln321_12_fu_617_p3 = ((or_ln321_fu_497_p2[0:0] === 1'b1) ? inputBuf_7_V_6_fu_306 : select_ln321_11_fu_609_p3);

assign select_ln321_14_fu_633_p3 = ((icmp_ln321_4_fu_479_p2[0:0] === 1'b1) ? in_V_V_TDATA : inputBuf_7_V_4_fu_302);

assign select_ln321_1_fu_529_p3 = ((or_ln321_2_fu_509_p2[0:0] === 1'b1) ? inputBuf_7_V_8_fu_322 : select_ln321_fu_515_p3);

assign select_ln321_3_fu_545_p3 = ((icmp_ln321_fu_455_p2[0:0] === 1'b1) ? in_V_V_TDATA : inputBuf_7_V_7_fu_318);

assign select_ln321_4_fu_553_p3 = ((or_ln321_2_fu_509_p2[0:0] === 1'b1) ? inputBuf_7_V_7_fu_318 : select_ln321_3_fu_545_p3);

assign select_ln321_6_fu_569_p3 = ((icmp_ln321_2_fu_467_p2[0:0] === 1'b1) ? inputBuf_7_V_3_fu_314 : in_V_V_TDATA);

assign select_ln321_7_fu_577_p3 = ((or_ln321_2_fu_509_p2[0:0] === 1'b1) ? select_ln321_6_fu_569_p3 : inputBuf_7_V_3_fu_314);

assign select_ln321_9_fu_593_p3 = ((icmp_ln321_2_fu_467_p2[0:0] === 1'b1) ? in_V_V_TDATA : inputBuf_7_V_5_fu_310);

assign select_ln321_fu_515_p3 = ((icmp_ln321_fu_455_p2[0:0] === 1'b1) ? inputBuf_7_V_8_fu_322 : in_V_V_TDATA);

assign sf_fu_2902_p2 = (32'd1 + sf_1_fu_286);

assign tmp_100_fu_1246_p3 = weight_V_V_TDATA[32'd21];

assign tmp_101_fu_1254_p3 = weight_V_V_TDATA[32'd22];

assign tmp_102_fu_1262_p3 = weight_V_V_TDATA[32'd23];

assign tmp_103_fu_1418_p3 = weight_V_V_TDATA[32'd24];

assign tmp_104_fu_1426_p3 = weight_V_V_TDATA[32'd25];

assign tmp_105_fu_1434_p3 = weight_V_V_TDATA[32'd26];

assign tmp_106_fu_1442_p3 = weight_V_V_TDATA[32'd27];

assign tmp_107_fu_1450_p3 = weight_V_V_TDATA[32'd28];

assign tmp_108_fu_1458_p3 = weight_V_V_TDATA[32'd29];

assign tmp_109_fu_1466_p3 = weight_V_V_TDATA[32'd30];

assign tmp_110_fu_1474_p3 = weight_V_V_TDATA[32'd31];

assign tmp_111_fu_1630_p3 = weight_V_V_TDATA[32'd32];

assign tmp_112_fu_1638_p3 = weight_V_V_TDATA[32'd33];

assign tmp_113_fu_1646_p3 = weight_V_V_TDATA[32'd34];

assign tmp_114_fu_1654_p3 = weight_V_V_TDATA[32'd35];

assign tmp_115_fu_1662_p3 = weight_V_V_TDATA[32'd36];

assign tmp_116_fu_1670_p3 = weight_V_V_TDATA[32'd37];

assign tmp_117_fu_1678_p3 = weight_V_V_TDATA[32'd38];

assign tmp_118_fu_1686_p3 = weight_V_V_TDATA[32'd39];

assign tmp_119_fu_1842_p3 = weight_V_V_TDATA[32'd40];

assign tmp_120_fu_1850_p3 = weight_V_V_TDATA[32'd41];

assign tmp_121_fu_1858_p3 = weight_V_V_TDATA[32'd42];

assign tmp_122_fu_1866_p3 = weight_V_V_TDATA[32'd43];

assign tmp_123_fu_1874_p3 = weight_V_V_TDATA[32'd44];

assign tmp_124_fu_1882_p3 = weight_V_V_TDATA[32'd45];

assign tmp_125_fu_1890_p3 = weight_V_V_TDATA[32'd46];

assign tmp_126_fu_1898_p3 = weight_V_V_TDATA[32'd47];

assign tmp_127_fu_2054_p3 = weight_V_V_TDATA[32'd48];

assign tmp_128_fu_2062_p3 = weight_V_V_TDATA[32'd49];

assign tmp_129_fu_2070_p3 = weight_V_V_TDATA[32'd50];

assign tmp_130_fu_2078_p3 = weight_V_V_TDATA[32'd51];

assign tmp_131_fu_2086_p3 = weight_V_V_TDATA[32'd52];

assign tmp_132_fu_2094_p3 = weight_V_V_TDATA[32'd53];

assign tmp_133_fu_2102_p3 = weight_V_V_TDATA[32'd54];

assign tmp_134_fu_2110_p3 = weight_V_V_TDATA[32'd55];

assign tmp_135_fu_2266_p3 = weight_V_V_TDATA[32'd56];

assign tmp_136_fu_2274_p3 = weight_V_V_TDATA[32'd57];

assign tmp_137_fu_2282_p3 = weight_V_V_TDATA[32'd58];

assign tmp_138_fu_2290_p3 = weight_V_V_TDATA[32'd59];

assign tmp_139_fu_2298_p3 = weight_V_V_TDATA[32'd60];

assign tmp_140_fu_2306_p3 = weight_V_V_TDATA[32'd61];

assign tmp_141_fu_2314_p3 = weight_V_V_TDATA[32'd62];

assign tmp_142_fu_2322_p3 = weight_V_V_TDATA[32'd63];

assign tmp_143_fu_2478_p3 = weight_V_V_TDATA[32'd64];

assign tmp_144_fu_2486_p3 = weight_V_V_TDATA[32'd65];

assign tmp_145_fu_2494_p3 = weight_V_V_TDATA[32'd66];

assign tmp_146_fu_2502_p3 = weight_V_V_TDATA[32'd67];

assign tmp_147_fu_2510_p3 = weight_V_V_TDATA[32'd68];

assign tmp_148_fu_2518_p3 = weight_V_V_TDATA[32'd69];

assign tmp_149_fu_2526_p3 = weight_V_V_TDATA[32'd70];

assign tmp_150_fu_2534_p3 = weight_V_V_TDATA[32'd71];

assign tmp_151_fu_2690_p3 = weight_V_V_TDATA[32'd72];

assign tmp_152_fu_2698_p3 = weight_V_V_TDATA[32'd73];

assign tmp_153_fu_2706_p3 = weight_V_V_TDATA[32'd74];

assign tmp_154_fu_2714_p3 = weight_V_V_TDATA[32'd75];

assign tmp_155_fu_2722_p3 = weight_V_V_TDATA[32'd76];

assign tmp_156_fu_2730_p3 = weight_V_V_TDATA[32'd77];

assign tmp_157_fu_2738_p3 = weight_V_V_TDATA[32'd78];

assign tmp_158_fu_2746_p3 = weight_V_V_TDATA[32'd79];

assign tmp_80_fu_726_p3 = weight_V_V_TDATA[32'd1];

assign tmp_81_fu_734_p3 = weight_V_V_TDATA[32'd2];

assign tmp_82_fu_742_p3 = weight_V_V_TDATA[32'd3];

assign tmp_83_fu_750_p3 = weight_V_V_TDATA[32'd4];

assign tmp_84_fu_758_p3 = weight_V_V_TDATA[32'd5];

assign tmp_85_fu_766_p3 = weight_V_V_TDATA[32'd6];

assign tmp_86_fu_774_p3 = weight_V_V_TDATA[32'd7];

assign tmp_87_fu_994_p3 = weight_V_V_TDATA[32'd8];

assign tmp_88_fu_1002_p3 = weight_V_V_TDATA[32'd9];

assign tmp_89_fu_1010_p3 = weight_V_V_TDATA[32'd10];

assign tmp_90_fu_1018_p3 = weight_V_V_TDATA[32'd11];

assign tmp_91_fu_1026_p3 = weight_V_V_TDATA[32'd12];

assign tmp_92_fu_1034_p3 = weight_V_V_TDATA[32'd13];

assign tmp_93_fu_1042_p3 = weight_V_V_TDATA[32'd14];

assign tmp_94_fu_1050_p3 = weight_V_V_TDATA[32'd15];

assign tmp_95_fu_1206_p3 = weight_V_V_TDATA[32'd16];

assign tmp_96_fu_1214_p3 = weight_V_V_TDATA[32'd17];

assign tmp_97_fu_1222_p3 = weight_V_V_TDATA[32'd18];

assign tmp_98_fu_1230_p3 = weight_V_V_TDATA[32'd19];

assign tmp_99_fu_1238_p3 = weight_V_V_TDATA[32'd20];

assign trunc_ln321_fu_451_p1 = sf_1_fu_286[2:0];

assign trunc_ln647_fu_722_p1 = weight_V_V_TDATA[0:0];

assign xor_ln879_100_fu_2150_p2 = (tmp_129_fu_2070_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_101_fu_2156_p2 = (xor_ln879_100_fu_2150_p2 ^ 1'd1);

assign xor_ln879_102_fu_2166_p2 = (tmp_130_fu_2078_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_103_fu_2172_p2 = (xor_ln879_102_fu_2166_p2 ^ 1'd1);

assign xor_ln879_104_fu_2182_p2 = (tmp_131_fu_2086_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_105_fu_2188_p2 = (xor_ln879_104_fu_2182_p2 ^ 1'd1);

assign xor_ln879_106_fu_2194_p2 = (tmp_132_fu_2094_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_107_fu_2200_p2 = (xor_ln879_106_fu_2194_p2 ^ 1'd1);

assign xor_ln879_108_fu_2206_p2 = (tmp_133_fu_2102_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_109_fu_2212_p2 = (xor_ln879_108_fu_2206_p2 ^ 1'd1);

assign xor_ln879_10_fu_906_p2 = (tmp_84_fu_758_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_110_fu_2218_p2 = (tmp_134_fu_2110_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_111_fu_2224_p2 = (xor_ln879_110_fu_2218_p2 ^ 1'd1);

assign xor_ln879_112_fu_2330_p2 = (tmp_135_fu_2266_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_113_fu_2336_p2 = (xor_ln879_112_fu_2330_p2 ^ 1'd1);

assign xor_ln879_114_fu_2346_p2 = (tmp_136_fu_2274_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_115_fu_2352_p2 = (xor_ln879_114_fu_2346_p2 ^ 1'd1);

assign xor_ln879_116_fu_2362_p2 = (tmp_137_fu_2282_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_117_fu_2368_p2 = (xor_ln879_116_fu_2362_p2 ^ 1'd1);

assign xor_ln879_118_fu_2378_p2 = (tmp_138_fu_2290_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_119_fu_2384_p2 = (xor_ln879_118_fu_2378_p2 ^ 1'd1);

assign xor_ln879_11_fu_912_p2 = (xor_ln879_10_fu_906_p2 ^ 1'd1);

assign xor_ln879_120_fu_2394_p2 = (tmp_139_fu_2298_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_121_fu_2400_p2 = (xor_ln879_120_fu_2394_p2 ^ 1'd1);

assign xor_ln879_122_fu_2406_p2 = (tmp_140_fu_2306_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_123_fu_2412_p2 = (xor_ln879_122_fu_2406_p2 ^ 1'd1);

assign xor_ln879_124_fu_2418_p2 = (tmp_141_fu_2314_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_125_fu_2424_p2 = (xor_ln879_124_fu_2418_p2 ^ 1'd1);

assign xor_ln879_126_fu_2430_p2 = (tmp_142_fu_2322_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_127_fu_2436_p2 = (xor_ln879_126_fu_2430_p2 ^ 1'd1);

assign xor_ln879_128_fu_2542_p2 = (tmp_143_fu_2478_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_129_fu_2548_p2 = (xor_ln879_128_fu_2542_p2 ^ 1'd1);

assign xor_ln879_12_fu_926_p2 = (tmp_85_fu_766_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_130_fu_2558_p2 = (tmp_144_fu_2486_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_131_fu_2564_p2 = (xor_ln879_130_fu_2558_p2 ^ 1'd1);

assign xor_ln879_132_fu_2574_p2 = (tmp_145_fu_2494_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_133_fu_2580_p2 = (xor_ln879_132_fu_2574_p2 ^ 1'd1);

assign xor_ln879_134_fu_2590_p2 = (tmp_146_fu_2502_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_135_fu_2596_p2 = (xor_ln879_134_fu_2590_p2 ^ 1'd1);

assign xor_ln879_136_fu_2606_p2 = (tmp_147_fu_2510_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_137_fu_2612_p2 = (xor_ln879_136_fu_2606_p2 ^ 1'd1);

assign xor_ln879_138_fu_2618_p2 = (tmp_148_fu_2518_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_139_fu_2624_p2 = (xor_ln879_138_fu_2618_p2 ^ 1'd1);

assign xor_ln879_13_fu_932_p2 = (xor_ln879_12_fu_926_p2 ^ 1'd1);

assign xor_ln879_140_fu_2630_p2 = (tmp_149_fu_2526_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_141_fu_2636_p2 = (xor_ln879_140_fu_2630_p2 ^ 1'd1);

assign xor_ln879_142_fu_2642_p2 = (tmp_150_fu_2534_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_143_fu_2648_p2 = (xor_ln879_142_fu_2642_p2 ^ 1'd1);

assign xor_ln879_144_fu_2754_p2 = (tmp_151_fu_2690_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_145_fu_2760_p2 = (xor_ln879_144_fu_2754_p2 ^ 1'd1);

assign xor_ln879_146_fu_2770_p2 = (tmp_152_fu_2698_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_147_fu_2776_p2 = (xor_ln879_146_fu_2770_p2 ^ 1'd1);

assign xor_ln879_148_fu_2786_p2 = (tmp_153_fu_2706_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_149_fu_2792_p2 = (xor_ln879_148_fu_2786_p2 ^ 1'd1);

assign xor_ln879_14_fu_946_p2 = (tmp_86_fu_774_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_150_fu_2802_p2 = (tmp_154_fu_2714_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_151_fu_2808_p2 = (xor_ln879_150_fu_2802_p2 ^ 1'd1);

assign xor_ln879_152_fu_2818_p2 = (tmp_155_fu_2722_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_153_fu_2824_p2 = (xor_ln879_152_fu_2818_p2 ^ 1'd1);

assign xor_ln879_154_fu_2830_p2 = (tmp_156_fu_2730_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_155_fu_2836_p2 = (xor_ln879_154_fu_2830_p2 ^ 1'd1);

assign xor_ln879_156_fu_2842_p2 = (tmp_157_fu_2738_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_157_fu_2848_p2 = (xor_ln879_156_fu_2842_p2 ^ 1'd1);

assign xor_ln879_158_fu_2854_p2 = (tmp_158_fu_2746_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_159_fu_2860_p2 = (xor_ln879_158_fu_2854_p2 ^ 1'd1);

assign xor_ln879_15_fu_952_p2 = (xor_ln879_14_fu_946_p2 ^ 1'd1);

assign xor_ln879_16_fu_1058_p2 = (tmp_87_fu_994_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_17_fu_1064_p2 = (xor_ln879_16_fu_1058_p2 ^ 1'd1);

assign xor_ln879_18_fu_1074_p2 = (tmp_88_fu_1002_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_19_fu_1080_p2 = (xor_ln879_18_fu_1074_p2 ^ 1'd1);

assign xor_ln879_1_fu_796_p2 = (xor_ln879_fu_790_p2 ^ 1'd1);

assign xor_ln879_20_fu_1090_p2 = (tmp_89_fu_1010_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_21_fu_1096_p2 = (xor_ln879_20_fu_1090_p2 ^ 1'd1);

assign xor_ln879_22_fu_1106_p2 = (tmp_90_fu_1018_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_23_fu_1112_p2 = (xor_ln879_22_fu_1106_p2 ^ 1'd1);

assign xor_ln879_24_fu_1122_p2 = (tmp_91_fu_1026_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_25_fu_1128_p2 = (xor_ln879_24_fu_1122_p2 ^ 1'd1);

assign xor_ln879_26_fu_1134_p2 = (tmp_92_fu_1034_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_27_fu_1140_p2 = (xor_ln879_26_fu_1134_p2 ^ 1'd1);

assign xor_ln879_28_fu_1146_p2 = (tmp_93_fu_1042_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_29_fu_1152_p2 = (xor_ln879_28_fu_1146_p2 ^ 1'd1);

assign xor_ln879_2_fu_814_p2 = (tmp_80_fu_726_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_30_fu_1158_p2 = (tmp_94_fu_1050_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_31_fu_1164_p2 = (xor_ln879_30_fu_1158_p2 ^ 1'd1);

assign xor_ln879_32_fu_1270_p2 = (tmp_95_fu_1206_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_33_fu_1276_p2 = (xor_ln879_32_fu_1270_p2 ^ 1'd1);

assign xor_ln879_34_fu_1286_p2 = (tmp_96_fu_1214_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_35_fu_1292_p2 = (xor_ln879_34_fu_1286_p2 ^ 1'd1);

assign xor_ln879_36_fu_1302_p2 = (tmp_97_fu_1222_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_37_fu_1308_p2 = (xor_ln879_36_fu_1302_p2 ^ 1'd1);

assign xor_ln879_38_fu_1318_p2 = (tmp_98_fu_1230_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_39_fu_1324_p2 = (xor_ln879_38_fu_1318_p2 ^ 1'd1);

assign xor_ln879_3_fu_820_p2 = (xor_ln879_2_fu_814_p2 ^ 1'd1);

assign xor_ln879_40_fu_1334_p2 = (tmp_99_fu_1238_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_41_fu_1340_p2 = (xor_ln879_40_fu_1334_p2 ^ 1'd1);

assign xor_ln879_42_fu_1346_p2 = (tmp_100_fu_1246_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_43_fu_1352_p2 = (xor_ln879_42_fu_1346_p2 ^ 1'd1);

assign xor_ln879_44_fu_1358_p2 = (tmp_101_fu_1254_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_45_fu_1364_p2 = (xor_ln879_44_fu_1358_p2 ^ 1'd1);

assign xor_ln879_46_fu_1370_p2 = (tmp_102_fu_1262_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_47_fu_1376_p2 = (xor_ln879_46_fu_1370_p2 ^ 1'd1);

assign xor_ln879_48_fu_1482_p2 = (tmp_103_fu_1418_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_49_fu_1488_p2 = (xor_ln879_48_fu_1482_p2 ^ 1'd1);

assign xor_ln879_4_fu_838_p2 = (tmp_81_fu_734_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_50_fu_1498_p2 = (tmp_104_fu_1426_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_51_fu_1504_p2 = (xor_ln879_50_fu_1498_p2 ^ 1'd1);

assign xor_ln879_52_fu_1514_p2 = (tmp_105_fu_1434_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_53_fu_1520_p2 = (xor_ln879_52_fu_1514_p2 ^ 1'd1);

assign xor_ln879_54_fu_1530_p2 = (tmp_106_fu_1442_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_55_fu_1536_p2 = (xor_ln879_54_fu_1530_p2 ^ 1'd1);

assign xor_ln879_56_fu_1546_p2 = (tmp_107_fu_1450_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_57_fu_1552_p2 = (xor_ln879_56_fu_1546_p2 ^ 1'd1);

assign xor_ln879_58_fu_1558_p2 = (tmp_108_fu_1458_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_59_fu_1564_p2 = (xor_ln879_58_fu_1558_p2 ^ 1'd1);

assign xor_ln879_5_fu_844_p2 = (xor_ln879_4_fu_838_p2 ^ 1'd1);

assign xor_ln879_60_fu_1570_p2 = (tmp_109_fu_1466_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_61_fu_1576_p2 = (xor_ln879_60_fu_1570_p2 ^ 1'd1);

assign xor_ln879_62_fu_1582_p2 = (tmp_110_fu_1474_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_63_fu_1588_p2 = (xor_ln879_62_fu_1582_p2 ^ 1'd1);

assign xor_ln879_64_fu_1694_p2 = (tmp_111_fu_1630_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_65_fu_1700_p2 = (xor_ln879_64_fu_1694_p2 ^ 1'd1);

assign xor_ln879_66_fu_1710_p2 = (tmp_112_fu_1638_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_67_fu_1716_p2 = (xor_ln879_66_fu_1710_p2 ^ 1'd1);

assign xor_ln879_68_fu_1726_p2 = (tmp_113_fu_1646_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_69_fu_1732_p2 = (xor_ln879_68_fu_1726_p2 ^ 1'd1);

assign xor_ln879_6_fu_862_p2 = (tmp_82_fu_742_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_70_fu_1742_p2 = (tmp_114_fu_1654_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_71_fu_1748_p2 = (xor_ln879_70_fu_1742_p2 ^ 1'd1);

assign xor_ln879_72_fu_1758_p2 = (tmp_115_fu_1662_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_73_fu_1764_p2 = (xor_ln879_72_fu_1758_p2 ^ 1'd1);

assign xor_ln879_74_fu_1770_p2 = (tmp_116_fu_1670_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_75_fu_1776_p2 = (xor_ln879_74_fu_1770_p2 ^ 1'd1);

assign xor_ln879_76_fu_1782_p2 = (tmp_117_fu_1678_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_77_fu_1788_p2 = (xor_ln879_76_fu_1782_p2 ^ 1'd1);

assign xor_ln879_78_fu_1794_p2 = (tmp_118_fu_1686_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_79_fu_1800_p2 = (xor_ln879_78_fu_1794_p2 ^ 1'd1);

assign xor_ln879_7_fu_868_p2 = (xor_ln879_6_fu_862_p2 ^ 1'd1);

assign xor_ln879_80_fu_1906_p2 = (tmp_119_fu_1842_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_81_fu_1912_p2 = (xor_ln879_80_fu_1906_p2 ^ 1'd1);

assign xor_ln879_82_fu_1922_p2 = (tmp_120_fu_1850_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_83_fu_1928_p2 = (xor_ln879_82_fu_1922_p2 ^ 1'd1);

assign xor_ln879_84_fu_1938_p2 = (tmp_121_fu_1858_p3 ^ p_Result_2_0_2_fu_830_p3);

assign xor_ln879_85_fu_1944_p2 = (xor_ln879_84_fu_1938_p2 ^ 1'd1);

assign xor_ln879_86_fu_1954_p2 = (tmp_122_fu_1866_p3 ^ p_Result_2_0_3_fu_854_p3);

assign xor_ln879_87_fu_1960_p2 = (xor_ln879_86_fu_1954_p2 ^ 1'd1);

assign xor_ln879_88_fu_1970_p2 = (tmp_123_fu_1874_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_89_fu_1976_p2 = (xor_ln879_88_fu_1970_p2 ^ 1'd1);

assign xor_ln879_8_fu_886_p2 = (tmp_83_fu_750_p3 ^ p_Result_2_0_4_fu_878_p3);

assign xor_ln879_90_fu_1982_p2 = (tmp_124_fu_1882_p3 ^ p_Result_2_0_5_fu_898_p3);

assign xor_ln879_91_fu_1988_p2 = (xor_ln879_90_fu_1982_p2 ^ 1'd1);

assign xor_ln879_92_fu_1994_p2 = (tmp_125_fu_1890_p3 ^ p_Result_2_0_6_fu_918_p3);

assign xor_ln879_93_fu_2000_p2 = (xor_ln879_92_fu_1994_p2 ^ 1'd1);

assign xor_ln879_94_fu_2006_p2 = (tmp_126_fu_1898_p3 ^ p_Result_2_0_7_fu_938_p3);

assign xor_ln879_95_fu_2012_p2 = (xor_ln879_94_fu_2006_p2 ^ 1'd1);

assign xor_ln879_96_fu_2118_p2 = (tmp_127_fu_2054_p3 ^ p_Result_2_fu_782_p3);

assign xor_ln879_97_fu_2124_p2 = (xor_ln879_96_fu_2118_p2 ^ 1'd1);

assign xor_ln879_98_fu_2134_p2 = (tmp_128_fu_2062_p3 ^ p_Result_2_0_1_fu_806_p3);

assign xor_ln879_99_fu_2140_p2 = (xor_ln879_98_fu_2134_p2 ^ 1'd1);

assign xor_ln879_9_fu_892_p2 = (xor_ln879_8_fu_886_p2 ^ 1'd1);

assign xor_ln879_fu_790_p2 = (trunc_ln647_fu_722_p1 ^ p_Result_2_fu_782_p3);

assign zext_ln170_10_fu_3081_p1 = xor_ln879_25_reg_3687;

assign zext_ln170_11_fu_3087_p1 = xor_ln879_29_reg_3697;

assign zext_ln170_12_fu_1282_p1 = xor_ln879_33_fu_1276_p2;

assign zext_ln170_13_fu_1298_p1 = xor_ln879_35_fu_1292_p2;

assign zext_ln170_14_fu_1314_p1 = xor_ln879_37_fu_1308_p2;

assign zext_ln170_15_fu_1330_p1 = xor_ln879_39_fu_1324_p2;

assign zext_ln170_16_fu_3121_p1 = xor_ln879_41_reg_3707;

assign zext_ln170_17_fu_3127_p1 = xor_ln879_45_reg_3717;

assign zext_ln170_18_fu_1494_p1 = xor_ln879_49_fu_1488_p2;

assign zext_ln170_19_fu_1510_p1 = xor_ln879_51_fu_1504_p2;

assign zext_ln170_1_fu_826_p1 = xor_ln879_3_fu_820_p2;

assign zext_ln170_20_fu_1526_p1 = xor_ln879_53_fu_1520_p2;

assign zext_ln170_21_fu_1542_p1 = xor_ln879_55_fu_1536_p2;

assign zext_ln170_22_fu_3161_p1 = xor_ln879_57_reg_3727;

assign zext_ln170_23_fu_3167_p1 = xor_ln879_61_reg_3737;

assign zext_ln170_24_fu_1706_p1 = xor_ln879_65_fu_1700_p2;

assign zext_ln170_25_fu_1722_p1 = xor_ln879_67_fu_1716_p2;

assign zext_ln170_26_fu_1738_p1 = xor_ln879_69_fu_1732_p2;

assign zext_ln170_27_fu_1754_p1 = xor_ln879_71_fu_1748_p2;

assign zext_ln170_28_fu_3201_p1 = xor_ln879_73_reg_3747;

assign zext_ln170_29_fu_3207_p1 = xor_ln879_77_reg_3757;

assign zext_ln170_2_fu_850_p1 = xor_ln879_5_fu_844_p2;

assign zext_ln170_30_fu_1918_p1 = xor_ln879_81_fu_1912_p2;

assign zext_ln170_31_fu_1934_p1 = xor_ln879_83_fu_1928_p2;

assign zext_ln170_32_fu_1950_p1 = xor_ln879_85_fu_1944_p2;

assign zext_ln170_33_fu_1966_p1 = xor_ln879_87_fu_1960_p2;

assign zext_ln170_34_fu_3241_p1 = xor_ln879_89_reg_3767;

assign zext_ln170_35_fu_3247_p1 = xor_ln879_93_reg_3777;

assign zext_ln170_36_fu_2130_p1 = xor_ln879_97_fu_2124_p2;

assign zext_ln170_37_fu_2146_p1 = xor_ln879_99_fu_2140_p2;

assign zext_ln170_38_fu_2162_p1 = xor_ln879_101_fu_2156_p2;

assign zext_ln170_39_fu_2178_p1 = xor_ln879_103_fu_2172_p2;

assign zext_ln170_3_fu_874_p1 = xor_ln879_7_fu_868_p2;

assign zext_ln170_40_fu_3281_p1 = xor_ln879_105_reg_3787;

assign zext_ln170_41_fu_3287_p1 = xor_ln879_109_reg_3797;

assign zext_ln170_42_fu_2342_p1 = xor_ln879_113_fu_2336_p2;

assign zext_ln170_43_fu_2358_p1 = xor_ln879_115_fu_2352_p2;

assign zext_ln170_44_fu_2374_p1 = xor_ln879_117_fu_2368_p2;

assign zext_ln170_45_fu_2390_p1 = xor_ln879_119_fu_2384_p2;

assign zext_ln170_46_fu_3321_p1 = xor_ln879_121_reg_3807;

assign zext_ln170_47_fu_3327_p1 = xor_ln879_125_reg_3817;

assign zext_ln170_48_fu_2554_p1 = xor_ln879_129_fu_2548_p2;

assign zext_ln170_49_fu_2570_p1 = xor_ln879_131_fu_2564_p2;

assign zext_ln170_4_fu_3041_p1 = xor_ln879_9_reg_3667;

assign zext_ln170_50_fu_2586_p1 = xor_ln879_133_fu_2580_p2;

assign zext_ln170_51_fu_2602_p1 = xor_ln879_135_fu_2596_p2;

assign zext_ln170_52_fu_3361_p1 = xor_ln879_137_reg_3827;

assign zext_ln170_53_fu_3367_p1 = xor_ln879_141_reg_3837;

assign zext_ln170_54_fu_2766_p1 = xor_ln879_145_fu_2760_p2;

assign zext_ln170_55_fu_2782_p1 = xor_ln879_147_fu_2776_p2;

assign zext_ln170_56_fu_2798_p1 = xor_ln879_149_fu_2792_p2;

assign zext_ln170_57_fu_2814_p1 = xor_ln879_151_fu_2808_p2;

assign zext_ln170_58_fu_3401_p1 = xor_ln879_153_reg_3847;

assign zext_ln170_59_fu_3407_p1 = xor_ln879_157_reg_3857;

assign zext_ln170_5_fu_3047_p1 = xor_ln879_13_reg_3677;

assign zext_ln170_6_fu_1070_p1 = xor_ln879_17_fu_1064_p2;

assign zext_ln170_7_fu_1086_p1 = xor_ln879_19_fu_1080_p2;

assign zext_ln170_8_fu_1102_p1 = xor_ln879_21_fu_1096_p2;

assign zext_ln170_9_fu_1118_p1 = xor_ln879_23_fu_1112_p2;

assign zext_ln170_fu_802_p1 = xor_ln879_1_fu_796_p2;

assign zext_ln700_10_fu_1196_p1 = add_ln700_13_fu_1190_p2;

assign zext_ln700_11_fu_3112_p1 = add_ln700_14_reg_3702;

assign zext_ln700_12_fu_3124_p1 = xor_ln879_43_reg_3712;

assign zext_ln700_13_fu_1382_p1 = xor_ln879_47_fu_1376_p2;

assign zext_ln700_14_fu_3142_p1 = add_ln700_17_fu_3136_p2;

assign zext_ln700_15_fu_1392_p1 = add_ln700_19_fu_1386_p2;

assign zext_ln700_16_fu_1408_p1 = add_ln700_21_fu_1402_p2;

assign zext_ln700_17_fu_3152_p1 = add_ln700_22_reg_3722;

assign zext_ln700_18_fu_3164_p1 = xor_ln879_59_reg_3732;

assign zext_ln700_19_fu_1594_p1 = xor_ln879_63_fu_1588_p2;

assign zext_ln700_1_fu_958_p1 = xor_ln879_15_fu_952_p2;

assign zext_ln700_20_fu_3182_p1 = add_ln700_25_fu_3176_p2;

assign zext_ln700_21_fu_1604_p1 = add_ln700_27_fu_1598_p2;

assign zext_ln700_22_fu_1620_p1 = add_ln700_29_fu_1614_p2;

assign zext_ln700_23_fu_3192_p1 = add_ln700_30_reg_3742;

assign zext_ln700_24_fu_3204_p1 = xor_ln879_75_reg_3752;

assign zext_ln700_25_fu_1806_p1 = xor_ln879_79_fu_1800_p2;

assign zext_ln700_26_fu_3222_p1 = add_ln700_33_fu_3216_p2;

assign zext_ln700_27_fu_1816_p1 = add_ln700_35_fu_1810_p2;

assign zext_ln700_28_fu_1832_p1 = add_ln700_37_fu_1826_p2;

assign zext_ln700_29_fu_3232_p1 = add_ln700_38_reg_3762;

assign zext_ln700_2_fu_3062_p1 = add_ln700_1_fu_3056_p2;

assign zext_ln700_30_fu_3244_p1 = xor_ln879_91_reg_3772;

assign zext_ln700_31_fu_2018_p1 = xor_ln879_95_fu_2012_p2;

assign zext_ln700_32_fu_3262_p1 = add_ln700_41_fu_3256_p2;

assign zext_ln700_33_fu_2028_p1 = add_ln700_43_fu_2022_p2;

assign zext_ln700_34_fu_2044_p1 = add_ln700_45_fu_2038_p2;

assign zext_ln700_35_fu_3272_p1 = add_ln700_46_reg_3782;

assign zext_ln700_36_fu_3284_p1 = xor_ln879_107_reg_3792;

assign zext_ln700_37_fu_2230_p1 = xor_ln879_111_fu_2224_p2;

assign zext_ln700_38_fu_3302_p1 = add_ln700_49_fu_3296_p2;

assign zext_ln700_39_fu_2240_p1 = add_ln700_51_fu_2234_p2;

assign zext_ln700_3_fu_968_p1 = add_ln700_3_fu_962_p2;

assign zext_ln700_40_fu_2256_p1 = add_ln700_53_fu_2250_p2;

assign zext_ln700_41_fu_3312_p1 = add_ln700_54_reg_3802;

assign zext_ln700_42_fu_3324_p1 = xor_ln879_123_reg_3812;

assign zext_ln700_43_fu_2442_p1 = xor_ln879_127_fu_2436_p2;

assign zext_ln700_44_fu_3342_p1 = add_ln700_57_fu_3336_p2;

assign zext_ln700_45_fu_2452_p1 = add_ln700_59_fu_2446_p2;

assign zext_ln700_46_fu_2468_p1 = add_ln700_61_fu_2462_p2;

assign zext_ln700_47_fu_3352_p1 = add_ln700_62_reg_3822;

assign zext_ln700_48_fu_3364_p1 = xor_ln879_139_reg_3832;

assign zext_ln700_49_fu_2654_p1 = xor_ln879_143_fu_2648_p2;

assign zext_ln700_4_fu_984_p1 = add_ln700_5_fu_978_p2;

assign zext_ln700_50_fu_3382_p1 = add_ln700_65_fu_3376_p2;

assign zext_ln700_51_fu_2664_p1 = add_ln700_67_fu_2658_p2;

assign zext_ln700_52_fu_2680_p1 = add_ln700_69_fu_2674_p2;

assign zext_ln700_53_fu_3392_p1 = add_ln700_70_reg_3842;

assign zext_ln700_54_fu_3404_p1 = xor_ln879_155_reg_3852;

assign zext_ln700_55_fu_2866_p1 = xor_ln879_159_fu_2860_p2;

assign zext_ln700_56_fu_3422_p1 = add_ln700_73_fu_3416_p2;

assign zext_ln700_57_fu_2876_p1 = add_ln700_75_fu_2870_p2;

assign zext_ln700_58_fu_2892_p1 = add_ln700_77_fu_2886_p2;

assign zext_ln700_59_fu_3432_p1 = add_ln700_78_reg_3862;

assign zext_ln700_5_fu_3072_p1 = add_ln700_6_reg_3682;

assign zext_ln700_6_fu_3084_p1 = xor_ln879_27_reg_3692;

assign zext_ln700_7_fu_1170_p1 = xor_ln879_31_fu_1164_p2;

assign zext_ln700_8_fu_3102_p1 = add_ln700_9_fu_3096_p2;

assign zext_ln700_9_fu_1180_p1 = add_ln700_11_fu_1174_p2;

assign zext_ln700_fu_3044_p1 = xor_ln879_11_reg_3672;

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activa
