# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Mar 19 10:41:09 2018
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: desktop-vo8o373, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/SAM9_Board/PCB\SAM9_BOARDV2.0_1803.dsn
# Batch File Name: pasde.do
# Did File Name: D:/SAM9_Board/PCB/specctra.did
# Current time = Mon Mar 19 10:41:09 2018
# PCB D:/SAM9_Board/PCB
# Master Unit set up as: MIL 100
# PCB Limits xlo=-166.0000 ylo=-224.0000 xhi=3706.0000 yhi=2467.0000
# Total 228 Images Consolidated.
# Via BOARD_VIA z=1, 5 xlo=-10.0000 ylo=-10.0000 xhi= 10.0000 yhi= 10.0000
# Via VIA_12 z=1, 5 xlo= -6.0000 ylo= -6.0000 xhi=  6.0000 yhi=  6.0000
# Via VIA_16 z=1, 5 xlo= -8.0000 ylo= -8.0000 xhi=  8.0000 yhi=  8.0000
# 
#        VIA         TOP  L3_SIGNAL1  L4_SIGNAL2  L7_SIGNAL3      BOTTOM
# 
#        TOP  ----------  BOARD_VIA   BOARD_VIA   BOARD_VIA   BOARD_VIA 
# L3_SIGNAL1  BOARD_VIA   ----------  BOARD_VIA   BOARD_VIA   BOARD_VIA 
# L4_SIGNAL2  BOARD_VIA   BOARD_VIA   ----------  BOARD_VIA   BOARD_VIA 
# L7_SIGNAL3  BOARD_VIA   BOARD_VIA   BOARD_VIA   ----------  BOARD_VIA 
#     BOTTOM  BOARD_VIA   BOARD_VIA   BOARD_VIA   BOARD_VIA   ----------
# 
# <<WARNING:>> Net GND is defined as a signal net and contains 169 pins.
# This is more pins than most signal nets contain.
# Please verify whether net GND should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# Wires Processed 362, Vias Processed 307
# Using colormap in design file.
# Layers Processed: Signal Layers 5
# Layers Processed: Power Layers 4
# Components Placed 251, Images Processed 281, Padstacks Processed 36
# Nets Processed 273, Net Terminals 1232
# PCB Area=8236800.000  EIC=78  Area/EIC=105600.000  SMDs=248
# Total Pin Count: 1102
# Signal Connections Created 603
# 
# Design Rules --------------------------------------------
# Via Grid 0.1000 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer L3_SIGNAL1 Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer L4_SIGNAL2 Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer L7_SIGNAL3 Vert Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Horz Signal Wire Grid 0.1000 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/SAM9_Board/PCB\SAM9_BOARDV2.0_1803.dsn
# Nets 273 Connections 657 Unroutes 603
# Signal Layers 5 Power Layers 4
# Wire Junctions 79, at vias 78 Total Vias 307
# Percent Connected    8.22
# Manhattan Length 822854.7000 Horizontal 466924.8700 Vertical 355929.8300
# Routed Length 41167.4250 Horizontal 27524.8000 Vertical 20829.3000
# Ratio Actual / Manhattan   0.0500
# Unconnected Length 780890.7000 Horizontal 440201.6000 Vertical 340689.1000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File D:/SAM9_Board/PCB\SAM9_BOARDV2.0_1803_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
