-------------------------------------------------------------------------------
-- Title      : Testbench for design "sequencer_v3_top"
-- Project    : pippo
-------------------------------------------------------------------------------
-- File       : sequencer_v3_top_tb.vhd
-- Author     :   <srusso@lpnws5166.in2p3.fr>
-- Company    : 
-- Created    : 2014-08-06
-- Last update: 2014-08-06
-- Platform   : 
-- Standard   : VHDL'87
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2014 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2014-08-06  1.0      srusso	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------------------------------------

entity sequencer_v3_top_tb is

end sequencer_v3_top_tb;

-------------------------------------------------------------------------------

architecture testbench of sequencer_v3_top_tb is

  component sequencer_v3_top
    port (
      reset               : in  std_logic;
      clk                 : in  std_logic;
      start_sequence      : in  std_logic;
      program_mem_we      : in  std_logic;
      program_mem_w_add   : in  std_logic_vector(9 downto 0);
      program_mem_data_in : in  std_logic_vector(31 downto 0);
      prog_mem_redbk      : out std_logic_vector(31 downto 0);
      time_mem_w_en       : in  std_logic;
      time_mem_in         : in  std_logic_vector(15 downto 0);
      time_mem_w_add      : in  std_logic_vector(7 downto 0);
      time_mem_readbk     : out std_logic_vector(15 downto 0);
      out_mem_w_en        : in  std_logic;
      out_mem_in          : in  std_logic_vector(31 downto 0);
      out_mem_w_add       : in  std_logic_vector(7 downto 0);
      out_mem_readbk      : out std_logic_vector(31 downto 0);
      stop_sequence       : in  std_logic;
      step_sequence       : in  std_logic;
      sequencer_busy      : out std_logic;
      sequencer_out       : out std_logic_vector(31 downto 0);
      end_sequence        : out std_logic);
  end component;

  -- component ports
  signal reset               : std_logic;
  signal clk                 : std_logic;
  signal start_sequence      : std_logic;
  signal program_mem_we      : std_logic;
  signal program_mem_w_add   : std_logic_vector(9 downto 0);
  signal program_mem_data_in : std_logic_vector(31 downto 0);
  signal prog_mem_redbk      : std_logic_vector(31 downto 0);
  signal time_mem_w_en       : std_logic;
  signal time_mem_in         : std_logic_vector(15 downto 0);
  signal time_mem_w_add      : std_logic_vector(7 downto 0);
  signal time_mem_readbk     : std_logic_vector(15 downto 0);
  signal out_mem_w_en        : std_logic;
  signal out_mem_in          : std_logic_vector(31 downto 0);
  signal out_mem_w_add       : std_logic_vector(7 downto 0);
  signal out_mem_readbk      : std_logic_vector(31 downto 0);
  signal stop_sequence       : std_logic;
  signal step_sequence       : std_logic;
  signal sequencer_busy      : std_logic;
  signal sequencer_out       : std_logic_vector(31 downto 0);
  signal end_sequence        : std_logic;

  -- clock
  signal Clk : std_logic := '1';

begin  -- testbench

  -- component instantiation
  DUT: sequencer_v3_top
    port map (
      reset               => reset,
      clk                 => clk,
      start_sequence      => start_sequence,
      program_mem_we      => program_mem_we,
      program_mem_w_add   => program_mem_w_add,
      program_mem_data_in => program_mem_data_in,
      prog_mem_redbk      => prog_mem_redbk,
      time_mem_w_en       => time_mem_w_en,
      time_mem_in         => time_mem_in,
      time_mem_w_add      => time_mem_w_add,
      time_mem_readbk     => time_mem_readbk,
      out_mem_w_en        => out_mem_w_en,
      out_mem_in          => out_mem_in,
      out_mem_w_add       => out_mem_w_add,
      out_mem_readbk      => out_mem_readbk,
      stop_sequence       => stop_sequence,
      step_sequence       => step_sequence,
      sequencer_busy      => sequencer_busy,
      sequencer_out       => sequencer_out,
      end_sequence        => end_sequence);

  -- clock generation
  Clk <= not Clk after 10 ns;

  -- waveform generation
  WaveGen_Proc: process
  begin
    -- insert signal assignments here

    wait until Clk = '1';
  end process WaveGen_Proc;

  

end testbench;

-------------------------------------------------------------------------------

configuration sequencer_v3_top_tb_testbench_cfg of sequencer_v3_top_tb is
  for testbench
  end for;
end sequencer_v3_top_tb_testbench_cfg;

-------------------------------------------------------------------------------
