# Loading project RGB2Gray
# Compile of FullAdder.vhd was successful.
# Compile of MultBlue.vhd was successful.
# Compile of MultGreen.vhd was successful.
# Compile of MultRed.vhd was successful.
# Compile of RGB2Gray.vhd was successful.
# Compile of rgb2gray_components.vhd was successful.
# Compile of AdderNbit.vhd was successful.
# Compile of dual_ram.vhd was successful.
# Compile of single_ram.vhd was successful.
# Compile of ram_pkg.vhd was successful.
# Compile of helper.vhd was successful.
# Compile of RGBtoGrayTop.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of RGBtoGray_pkg.vhd was successful.
# Compile of tb.vhd failed with 20 errors.
# Compile of tb_pixel.vhd was successful.
# 16 compiles, 1 failed with 20 errors.
# Compile of tb.vhd failed with 19 errors.
# Compile of tb.vhd failed with 13 errors.
# Compile of tb.vhd failed with 13 errors.
# Compile of tb.vhd failed with 13 errors.
# Compile of tb.vhd failed with 12 errors.
# Compile of tb.vhd failed with 12 errors.
# Compile of tb.vhd was successful.
# Compile of tb.vhd failed with 2 errors.
# Compile of tb.vhd failed with 2 errors.
# Compile of tb.vhd failed with 2 errors.
# Compile of tb.vhd was successful.
# Compile of tb.vhd was successful.
vsim work.tb
# vsim work.tb 
# Start time: 08:45:40 on Mar 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.helper
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ram_pkg
# Loading work.tb(behavioral)
# Loading work.rgbtogray_pkg
# Loading work.rgbtograytop(behavioral)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
# Loading work.single_ram(rtl)
# Loading work.dual_ram(rtl)
# ** Warning: (vsim-3473) Component instance "Control : Controller" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: /media/h3/Study/Git/Human-detection-by-HOG/vhdl/RGB2Gray/RGBtoGrayTop.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb/uut/Done, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/Done.
add wave -position insertpoint  \
sim:/tb/Clk \
sim:/tb/Start \
sim:/tb/Done \
sim:/tb/period \
sim:/tb/data1 \
sim:/tb/data2 \
sim:/tb/data3 \
sim:/tb/data1_next \
sim:/tb/data2_next \
sim:/tb/data3_next \
sim:/tb/Gray \
sim:/tb/address_in \
sim:/tb/address_out
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /tb/ram_in
run
run
run
run
run
run
run
run
quit -sim
# End time: 08:54:44 on Mar 14,2017, Elapsed time: 0:09:04
# Errors: 0, Warnings: 22
# Compile of tb.vhd was successful.
vsim work.tb
# vsim work.tb 
# Start time: 08:54:52 on Mar 14,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.helper
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ram_pkg
# Loading work.tb(behavioral)
# Loading work.rgbtogray_pkg
# Loading work.rgbtograytop(behavioral)
# Loading work.rgb2gray_components
# Loading work.rgb2gray(behavioral)
# Loading work.multred(behavioral)
# Loading work.addernbit(behavioral)
# Loading work.fulladder(behavioral)
# Loading work.multgreen(behavioral)
# Loading work.multblue(behavioral)
# Loading work.single_ram(rtl)
# Loading work.dual_ram(rtl)
# ** Warning: (vsim-3473) Component instance "Control : Controller" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb/uut File: /media/h3/Study/Git/Human-detection-by-HOG/vhdl/RGB2Gray/RGBtoGrayTop.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb/uut/Done, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/Done.
add wave -position insertpoint  \
sim:/tb/Gray
add wave -position insertpoint  \
sim:/tb/Clk \
sim:/tb/Start \
sim:/tb/Done \
sim:/tb/period \
sim:/tb/data1 \
sim:/tb/data2 \
sim:/tb/data3 \
sim:/tb/data1_next \
sim:/tb/data2_next \
sim:/tb/data3_next \
sim:/tb/Gray \
sim:/tb/address_in \
sim:/tb/in_next \
sim:/tb/address_out \
sim:/tb/out_next
run
quit -sim
# End time: 08:55:27 on Mar 14,2017, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
