<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: import/chips/p10/procedures/xml/attribute_info/p10_omi_init.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER EKB Project                                                  -->
<!--                                                                        -->
<!-- COPYRIGHT 2019,2021                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_DSTLCFG_MMIO_ADDRBIT_POS</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
        Configures position of where to set bit for mmio addr bar. (Bit position = dialvalue + 43)
  </description>
  <valueType>uint8</valueType>
  <default>0x00</default>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_ENABLE_DL_TMPL_1</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
         Enable proc downstream transmit template 1.
         Should be enabled by default.
  </description>
  <valueType>uint8</valueType>
  <enum>
    DISABLED = 0x00,
    ENABLED = 0x01
  </enum>
  <default>ENABLED</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_ENABLE_DL_TMPL_4</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
         Enable proc downstream transmit template 4.
         Should be enabled by default.
  </description>
  <valueType>uint8</valueType>
  <enum>
    DISABLED = 0x00,
    ENABLED = 0x01
  </enum>
  <default>ENABLED</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_ENABLE_DL_TMPL_7</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
         Enable proc downstream transmit template 7.
         Should be disabled by default.
  </description>
  <valueType>uint8</valueType>
  <enum>
    DISABLED = 0x00,
    ENABLED = 0x01
  </enum>
  <default>DISABLED</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_ENABLE_DL_TMPL_A</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
         Enable proc downstream transmit template A.
         Should be disabled by default.
  </description>
  <valueType>uint8</valueType>
  <enum>
    DISABLED = 0x00,
    ENABLED = 0x01
  </enum>
  <default>DISABLED</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_TMPL_0_PACING</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
      Downstream Template 0 pacing
  </description>
  <valueType>uint8</valueType>
  <default>0xF</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_TMPL_1_PACING</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
      Downstream Template 1 pacing
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_TMPL_4_PACING</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
      Downstream Template 4 pacing
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_TMPL_7_PACING</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
      Downstream Template 7 pacing
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_TMPL_A_PACING</id>
  <targetType>TARGET_TYPE_MCC</targetType>
  <description>
      Downstream Template A pacing
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <writeable/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_SYS_DISABLE_MCU_TIMEOUTS</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      Enable MCU Timeouts
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <overrideOnly/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_SYS_DISABLE_HWFM</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      Enable Hardware Force Mirroring in the Memory Controller
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <overrideOnly/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_SYS_ENABLE_MC_HW520600_X4CTR</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      Enable double dead workaround, required for x4 mode + CTR encryption, adds 1 cycle of latency
  </description>
  <valueType>uint8</valueType>
  <default>0x0</default>
  <overrideOnly/>
  <platInit/>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_OMI_OC_MAJOR_VER</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
      The OMI OpenCAPI major version supported by this processor
  </description>
  <valueType>uint8</valueType>
  <default>0x3</default>
  <writeable/>
  <platInit/>
  <mssAccessorName>omi_oc_major_ver</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_PROC_OMI_OC_MINOR_VER</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>
      The OMI OpenCAPI minor version supported by this processor
  </description>
  <valueType>uint8</valueType>
  <default>0x1</default>
  <writeable/>
  <platInit/>
  <mssAccessorName>omi_oc_minor_ver</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_OMI_CHANNEL_FAIL_ACTION</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      Selects the settings for DSTLFIR and USTLFIR channel fail FIRs
      Default: LOCAL_XSTOP (channel based FIRs will cause local checkstop)
      Note that this will get overridden by ATTR_CHIP_EC_FEATURE_OMI_CHANNEL_FIRS
      on DD1 unless set as CONST.
      Affects the following FIRs:
      DSTLFIR_SUBCHANNEL_A/B_COUNTER_ERROR
      DSTLFIR_SUBCHANNEL_A/B_BUFFER_OVERUSE_ERROR
      DSTLFIR_SUBCHANNEL_A/B_CHANNEL_TIMEOUT
      DSTLFIR_SUBCHANNEL_A/B_PARITY_ERROR
      DSTLFIR_SUBCHANNEL_A/B_TLX_CHECKSTOP
      USTLFIR_CHANA/B_UNEXP_DATA_ERR
      USTLFIR_CHANA/B_INVALID_TEMPLATE_ERROR
      USTLFIR_CHANA/B_FAIL_RESP_CHECKSTOP
      USTLFIR_CHANA/B_FLIT_PARITY_ERROR
      USTLFIR_CHANA/B_FATAL_PARITY_ERROR
      USTLFIR_CHANA/B_BAD_RESP_LOG_VAL
      USTLFIR_CHANA/B_EXCESS_BAD_DATA_BITS
      USTLFIR_CHANA/B_COMP_TMPL0_DATA_NOT_MMIO
      USTLFIR_CHANA/B_EXCESS_DATA_ERROR
      USTLFIR_CHANA/B_BADCRC_DATA_NOT_VALID_ERROR
      USTLFIR_CHANA/B_FIFO_OVERFLOW_ERROR
      USTLFIR_CHANA/B_INVALID_CMD_ERROR
      USTLFIR_CHANA/B_INVALID_DL_DP_COMBO
      MC_OMI_FIR_REG_DL0_FATAL_ERROR (LOCAL_XSTOP will set to recoverable)
      MC_OMI_FIR_REG_DL1_FATAL_ERROR (LOCAL_XSTOP will set to recoverable)
  </description>
  <valueType>uint8</valueType>
  <enum>
    MASKED = 0x00,
    XSTOP = 0x01,
    LOCAL_XSTOP = 0x02,
    RECOVERABLE = 0x03
  </enum>
  <default>LOCAL_XSTOP</default>
  <writeable/>
  <mssAccessorName>omi_channel_fail_action</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MFG_SCREEN_OMI_CRC_ALLOWED</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      (DEPRECATED) Threshold value of number of OMI CRC fails allowed in MFG screen per channel.
      Checked against PMU value when MFG policy 'CRC/EDPL screening' enabled.
  </description>
  <valueType>uint16</valueType>
  <platInit/>
  <overrideOnly/>
  <initToZero/>
  <mssAccessorName>mfg_screen_omi_crc_allowed</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MFG_SCREEN_OMI_EDPL_ALLOWED</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      (DEPRECATED) Threshold value of number of OMI EDPL fails allowed in MFG screen per channel.
      Checked against PMU value when MFG policy 'CRC/EDPL screening' enabled.
  </description>
  <valueType>uint16</valueType>
  <platInit/>
  <overrideOnly/>
  <initToZero/>
  <mssAccessorName>mfg_screen_omi_edpl_allowed</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MSS_MNFG_EDPL_TIME</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      Time window value for OMI EDPL fails during MFG screen per channel.
      This value will be set in DL0_CONFIG1[CFG_EDPL_TIME] when MFG_FLAG
      'Activate CRC and EDPL counters' is set.
  </description>
  <valueType>uint8</valueType>
  <platInit/>
  <overrideOnly/>
  <initToZero/>
  <enum>
    NONE = 0x00,
    4US = 0x01,
    32US = 0x02,
    256US = 0x03,
    2MS = 0x04,
    16MS = 0x05,
    128MS = 0x06,
    1S = 0x07,
    8S = 0x08,
    64S = 0x09,
    512S = 0x0A,
    4KS = 0x0B,
    32KS = 0x0C,
    256KS = 0x0D,
    2MGS = 0x0E,
    16MGS = 0x0F
  </enum>
  <mssAccessorName>mnfg_edpl_time</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
<attribute>
  <id>ATTR_MSS_MNFG_EDPL_THRESHOLD</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>
      Threshold value for OMI EDPL fails during MFG screen per channel.
      This value will be set in DL0_CONFIG1[CFG_EDPL_THRESHOLD] when MFG_FLAG
      'Activate CRC and EDPL counters' is set.
  </description>
  <valueType>uint8</valueType>
  <platInit/>
  <overrideOnly/>
  <initToZero/>
  <enum>
    NONE = 0x00,
    2_ERRORS = 0x01,
    4_ERRORS = 0x02,
    8_ERRORS = 0x03,
    16_ERRORS = 0x04,
    32_ERRORS = 0x05,
    64_ERRORS = 0x06,
    128_ERRORS = 0x07
  </enum>
  <mssAccessorName>mnfg_edpl_threshold</mssAccessorName>
</attribute>
<!-- ********************************************************************** -->
</attributes>
