<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ixp4xx › ixp4xx_qmgr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ixp4xx_qmgr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel IXP4xx Queue Manager driver for Linux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Krzysztof Halasa &lt;khc@pm.waw.pl&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;mach/qmgr.h&gt;</span>

<span class="k">struct</span> <span class="n">qmgr_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">qmgr_regs</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem_res</span><span class="p">;</span>
<span class="k">static</span> <span class="n">spinlock_t</span> <span class="n">qmgr_lock</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span> <span class="cm">/* 128 16-dword pages */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">irq_handlers</span><span class="p">[</span><span class="n">QUEUES</span><span class="p">])(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="o">*</span><span class="n">irq_pdevs</span><span class="p">[</span><span class="n">QUEUES</span><span class="p">];</span>

<span class="cp">#if DEBUG_QMGR</span>
<span class="kt">char</span> <span class="n">qmgr_queue_descs</span><span class="p">[</span><span class="n">QUEUES</span><span class="p">][</span><span class="mi">32</span><span class="p">];</span>
<span class="cp">#endif</span>

<span class="kt">void</span> <span class="nf">qmgr_set_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">,</span> <span class="kt">int</span> <span class="n">src</span><span class="p">,</span>
		  <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">handler</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue</span> <span class="o">&lt;</span> <span class="n">HALF_QUEUES</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">bit</span><span class="p">;</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">src</span> <span class="o">&gt;</span> <span class="n">QUEUE_IRQ_SRC_NOT_FULL</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqsrc</span><span class="p">[</span><span class="n">queue</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">];</span> <span class="cm">/* 8 queues per u32 */</span>
		<span class="n">bit</span> <span class="o">=</span> <span class="p">(</span><span class="n">queue</span> <span class="o">%</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span> <span class="cm">/* 3 bits + 1 reserved bit per queue */</span>
		<span class="n">__raw_writel</span><span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">src</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">),</span>
			     <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="cm">/* IRQ source for queues 32-63 is fixed */</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">src</span> <span class="o">!=</span> <span class="n">QUEUE_IRQ_SRC_NOT_NEARLY_EMPTY</span><span class="p">);</span>

	<span class="n">irq_handlers</span><span class="p">[</span><span class="n">queue</span><span class="p">]</span> <span class="o">=</span> <span class="n">handler</span><span class="p">;</span>
	<span class="n">irq_pdevs</span><span class="p">[</span><span class="n">queue</span><span class="p">]</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">qmgr_irq1_a0</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">en_bitmap</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">stat</span><span class="p">;</span>

	<span class="cm">/* ACK - it may clear any bits so don&#39;t rely on it */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqstat</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="n">en_bitmap</span> <span class="o">=</span> <span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">en_bitmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">__fls</span><span class="p">(</span><span class="n">en_bitmap</span><span class="p">);</span> <span class="cm">/* number of the last &quot;low&quot; queue */</span>
		<span class="n">en_bitmap</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">src</span> <span class="o">=</span> <span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqsrc</span><span class="p">[</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">];</span>
		<span class="n">stat</span> <span class="o">=</span> <span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">stat1</span><span class="p">[</span><span class="n">i</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">src</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span> <span class="cm">/* the IRQ condition is inverted */</span>
			<span class="n">stat</span> <span class="o">=</span> <span class="o">~</span><span class="n">stat</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="n">src</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">irq_handlers</span><span class="p">[</span><span class="n">i</span><span class="p">](</span><span class="n">irq_pdevs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">qmgr_irq2_a0</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">req_bitmap</span><span class="p">;</span>

	<span class="cm">/* ACK - it may clear any bits so don&#39;t rely on it */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqstat</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="n">req_bitmap</span> <span class="o">=</span> <span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">statne_h</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">req_bitmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">__fls</span><span class="p">(</span><span class="n">req_bitmap</span><span class="p">);</span> <span class="cm">/* number of the last &quot;high&quot; queue */</span>
		<span class="n">req_bitmap</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">irq_handlers</span><span class="p">[</span><span class="n">HALF_QUEUES</span> <span class="o">+</span> <span class="n">i</span><span class="p">](</span><span class="n">irq_pdevs</span><span class="p">[</span><span class="n">HALF_QUEUES</span> <span class="o">+</span> <span class="n">i</span><span class="p">]);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">qmgr_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">half</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="n">IRQ_IXP4XX_QM1</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">req_bitmap</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqstat</span><span class="p">[</span><span class="n">half</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_bitmap</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">req_bitmap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqstat</span><span class="p">[</span><span class="n">half</span><span class="p">]);</span> <span class="cm">/* ACK */</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">req_bitmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">__fls</span><span class="p">(</span><span class="n">req_bitmap</span><span class="p">);</span> <span class="cm">/* number of the last queue */</span>
		<span class="n">req_bitmap</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="n">half</span> <span class="o">*</span> <span class="n">HALF_QUEUES</span><span class="p">;</span>
		<span class="n">irq_handlers</span><span class="p">[</span><span class="n">i</span><span class="p">](</span><span class="n">irq_pdevs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">qmgr_enable_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">half</span> <span class="o">=</span> <span class="n">queue</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">queue</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">HALF_QUEUES</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="n">half</span><span class="p">])</span> <span class="o">|</span> <span class="n">mask</span><span class="p">,</span>
		     <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="n">half</span><span class="p">]);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">qmgr_disable_irq</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">half</span> <span class="o">=</span> <span class="n">queue</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">queue</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">HALF_QUEUES</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="n">half</span><span class="p">])</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">,</span>
		     <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="n">half</span><span class="p">]);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqstat</span><span class="p">[</span><span class="n">half</span><span class="p">]);</span> <span class="cm">/* clear */</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">shift_mask</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span> <span class="o">|</span> <span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">31</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span> <span class="o">|</span> <span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">31</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span> <span class="o">|</span> <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">31</span><span class="p">;</span>
	<span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if DEBUG_QMGR</span>
<span class="kt">int</span> <span class="n">qmgr_request_queue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span> <span class="cm">/* dwords */</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nearly_empty_watermark</span><span class="p">,</span>
		       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nearly_full_watermark</span><span class="p">,</span>
		       <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">desc_format</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span><span class="o">*</span> <span class="n">name</span><span class="p">)</span>
<span class="cp">#else</span>
<span class="kt">int</span> <span class="n">__qmgr_request_queue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span> <span class="cm">/* dwords */</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nearly_empty_watermark</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nearly_full_watermark</span><span class="p">)</span>
<span class="cp">#endif</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cfg</span><span class="p">,</span> <span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mask</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span> <span class="cm">/* in 16-dwords */</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">queue</span> <span class="o">&gt;=</span> <span class="n">QUEUES</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">nearly_empty_watermark</span> <span class="o">|</span> <span class="n">nearly_full_watermark</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">7</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span>  <span class="mi">16</span>:
		<span class="n">cfg</span> <span class="o">=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span>  <span class="mi">32</span>:
		<span class="n">cfg</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span>  <span class="mi">64</span>:
		<span class="n">cfg</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">128</span>:
		<span class="n">cfg</span> <span class="o">=</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cfg</span> <span class="o">|=</span> <span class="n">nearly_empty_watermark</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">;</span>
	<span class="n">cfg</span> <span class="o">|=</span> <span class="n">nearly_full_watermark</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">;</span>
	<span class="n">len</span> <span class="o">/=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* in 16-dwords: 1, 2, 4 or 8 */</span>
	<span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">try_module_get</span><span class="p">(</span><span class="n">THIS_MODULE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">sram</span><span class="p">[</span><span class="n">queue</span><span class="p">]))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="p">(</span><span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">]))</span>
			<span class="k">break</span><span class="p">;</span> <span class="cm">/* found free space */</span>

		<span class="n">addr</span><span class="o">++</span><span class="p">;</span>
		<span class="n">shift_mask</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">+</span> <span class="n">len</span> <span class="o">&gt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">sram</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;qmgr: no free SRAM space for&quot;</span>
			       <span class="s">&quot; queue %i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">cfg</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">sram</span><span class="p">[</span><span class="n">queue</span><span class="p">]);</span>
<span class="cp">#if DEBUG_QMGR</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">qmgr_queue_descs</span><span class="p">[</span><span class="n">queue</span><span class="p">],</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">qmgr_queue_descs</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		 <span class="n">desc_format</span><span class="p">,</span> <span class="n">name</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;qmgr: requested queue %s(%i) addr = 0x%02X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">qmgr_queue_descs</span><span class="p">[</span><span class="n">queue</span><span class="p">],</span> <span class="n">queue</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">);</span>
	<span class="n">module_put</span><span class="p">(</span><span class="n">THIS_MODULE</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">qmgr_release_queue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">queue</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cfg</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">mask</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">queue</span> <span class="o">&gt;=</span> <span class="n">QUEUES</span><span class="p">);</span> <span class="cm">/* not in valid range */</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">);</span>
	<span class="n">cfg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">sram</span><span class="p">[</span><span class="n">queue</span><span class="p">]);</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">cfg</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">addr</span><span class="p">);</span>		<span class="cm">/* not requested */</span>

	<span class="k">switch</span> <span class="p">((</span><span class="n">cfg</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>: <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>: <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>: <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>: <span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">addr</span><span class="o">--</span><span class="p">)</span>
		<span class="n">shift_mask</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>

<span class="cp">#if DEBUG_QMGR</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;qmgr: releasing queue %s(%i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">qmgr_queue_descs</span><span class="p">[</span><span class="n">queue</span><span class="p">],</span> <span class="n">queue</span><span class="p">);</span>
	<span class="n">qmgr_queue_descs</span><span class="p">[</span><span class="n">queue</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39;\x0&#39;</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">addr</span> <span class="o">=</span> <span class="n">qmgr_get_entry</span><span class="p">(</span><span class="n">queue</span><span class="p">)))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;qmgr: released queue %i not empty: 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">queue</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">sram</span><span class="p">[</span><span class="n">queue</span><span class="p">]);</span>

	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">irq_handlers</span><span class="p">[</span><span class="n">queue</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span> <span class="cm">/* catch IRQ bugs */</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">);</span>

	<span class="n">module_put</span><span class="p">(</span><span class="n">THIS_MODULE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">qmgr_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">irq_handler_t</span> <span class="n">handler1</span><span class="p">,</span> <span class="n">handler2</span><span class="p">;</span>

	<span class="n">mem_res</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">IXP4XX_QMGR_BASE_PHYS</span><span class="p">,</span>
				     <span class="n">IXP4XX_QMGR_REGION_SIZE</span><span class="p">,</span>
				     <span class="s">&quot;IXP4xx Queue Manager&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mem_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">qmgr_regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">IXP4XX_QMGR_BASE_PHYS</span><span class="p">,</span> <span class="n">IXP4XX_QMGR_REGION_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qmgr_regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error_map</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* reset qmgr registers */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x33333333</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">stat1</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqsrc</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">stat2</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqstat</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span> <span class="cm">/* clear */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">irqen</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">statne_h</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">statf_h</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">QUEUES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">qmgr_regs</span><span class="o">-&gt;</span><span class="n">sram</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_ixp42x_rev_a0</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">handler1</span> <span class="o">=</span> <span class="n">qmgr_irq1_a0</span><span class="p">;</span>
		<span class="n">handler2</span> <span class="o">=</span> <span class="n">qmgr_irq2_a0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">handler1</span> <span class="o">=</span> <span class="n">handler2</span> <span class="o">=</span> <span class="n">qmgr_irq</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM1</span><span class="p">,</span> <span class="n">handler1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;IXP4xx Queue Manager&quot;</span><span class="p">,</span>
			  <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;qmgr: failed to request IRQ%i (%i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">IRQ_IXP4XX_QM1</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM2</span><span class="p">,</span> <span class="n">handler2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;IXP4xx Queue Manager&quot;</span><span class="p">,</span>
			  <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;qmgr: failed to request IRQ%i (%i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">IRQ_IXP4XX_QM2</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_irq2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">used_sram_bitmap</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xF</span><span class="p">;</span> <span class="cm">/* 4 first pages reserved for config */</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qmgr_lock</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;IXP4xx Queue Manager initialized.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_irq2:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="nl">error_irq:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">qmgr_regs</span><span class="p">);</span>
<span class="nl">error_map:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">IXP4XX_QMGR_BASE_PHYS</span><span class="p">,</span> <span class="n">IXP4XX_QMGR_REGION_SIZE</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">qmgr_remove</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM2</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">synchronize_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM1</span><span class="p">);</span>
	<span class="n">synchronize_irq</span><span class="p">(</span><span class="n">IRQ_IXP4XX_QM2</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">qmgr_regs</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">IXP4XX_QMGR_BASE_PHYS</span><span class="p">,</span> <span class="n">IXP4XX_QMGR_REGION_SIZE</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">qmgr_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">qmgr_remove</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Krzysztof Halasa&quot;</span><span class="p">);</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_regs</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_set_irq</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_enable_irq</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_disable_irq</span><span class="p">);</span>
<span class="cp">#if DEBUG_QMGR</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_queue_descs</span><span class="p">);</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_request_queue</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">__qmgr_request_queue</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">qmgr_release_queue</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
