0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_1/imports/Downloads/PartA_tb.v,1702476685,verilog,,,,PartA_tb,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartA.v,1702476647,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_1/imports/Downloads/PartA_tb.v,,baud_controller,,,,,,,,
