{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 15:19:50 2017 " "Info: Processing started: Mon Dec 11 15:19:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab -c lab " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/91/quartus/nwa/lab4b_p2/lab4b_p2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /altera/91/quartus/nwa/lab4b_p2/lab4b_p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4B_p2_code " "Info: Found entity 1: lab4B_p2_code" {  } { { "../lab4B_p2/lab4B_p2.v" "" { Text "C:/altera/91/quartus/NWA/lab4B_p2/lab4B_p2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_hardware.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_hardware " "Info: Found entity 1: test_hardware" {  } { { "test_hardware.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/test_hardware.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_cu " "Info: Found entity 1: lab_cu" {  } { { "lab_cu.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_cu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_cu_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab_cu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_cu_tb " "Info: Found entity 1: lab_cu_tb" {  } { { "lab_cu_tb.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_cu_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Meminst meminst lab_dp_pro.v(5) " "Info (10281): Verilog HDL Declaration information at lab_dp_pro.v(5): object \"Meminst\" differs only in case from object \"meminst\" in the same scope" {  } { { "lab_dp_pro.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_pro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "q70 Q70 lab_dp_pro.v(13) " "Info (10281): Verilog HDL Declaration information at lab_dp_pro.v(13): object \"q70\" differs only in case from object \"Q70\" in the same scope" {  } { { "lab_dp_pro.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_pro.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "da70 DA70 lab_dp_pro.v(12) " "Info (10281): Verilog HDL Declaration information at lab_dp_pro.v(12): object \"da70\" differs only in case from object \"DA70\" in the same scope" {  } { { "lab_dp_pro.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_pro.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_dp_pro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab_dp_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_dp_pro " "Info: Found entity 1: lab_dp_pro" {  } { { "lab_dp_pro.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_pro.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulereg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modulereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuleReg " "Info: Found entity 1: ModuleReg" {  } { { "ModuleReg.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/ModuleReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Info: Found entity 1: addSub" {  } { { "addSub.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/addSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RamReg.v(15) " "Warning (10268): Verilog HDL information at RamReg.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "RamReg.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/RamReg.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ramreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamReg " "Info: Found entity 1: RamReg" {  } { { "RamReg.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/RamReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_dp_tb.v(165) " "Warning (10273): Verilog HDL warning at lab_dp_tb.v(165): extended using \"x\" or \"z\"" {  } { { "lab_dp_tb.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_tb.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_dp_tb.v(166) " "Warning (10273): Verilog HDL warning at lab_dp_tb.v(166): extended using \"x\" or \"z\"" {  } { { "lab_dp_tb.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_tb.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_dp_tb.v(167) " "Warning (10273): Verilog HDL warning at lab_dp_tb.v(167): extended using \"x\" or \"z\"" {  } { { "lab_dp_tb.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_tb.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Meminst meminst lab_dp_tb.v(5) " "Info (10281): Verilog HDL Declaration information at lab_dp_tb.v(5): object \"Meminst\" differs only in case from object \"meminst\" in the same scope" {  } { { "lab_dp_tb.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_tb.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_dp_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab_dp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_dp_tb " "Info: Found entity 1: lab_dp_tb" {  } { { "lab_dp_tb.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/lab_dp_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset test_hardware.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at test_hardware.v(9): created implicit net for \"reset\"" {  } { { "test_hardware.v" "" { Text "C:/altera/91/quartus/NWA/BAME2044/test_hardware.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "addSub " "Info: Elaborating entity \"addSub\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/quartus/NWA/BAME2044/lab.map.smsg " "Info: Generated suppressed messages file C:/altera/91/quartus/NWA/BAME2044/lab.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Info: Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 15:19:51 2017 " "Info: Processing ended: Mon Dec 11 15:19:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
