******************************************************************
//
//  Device    [devIOBUFLDSA]
//
//  project   [Pango]
//  
//  Author    [hzhang]
//
//  Abstract  [ ]
//
//  Revision History:
//                       
//********************************************************************************/

gate device devIOBUFLDSA : device IOB_LA
{
    parameter 
    (   
        config string IOB_MODE          := "IOBUFDS",
        config string TERMINATED         = "UNUSED",    /* "UNUSED" , "PULLUP" , "PULLDOWN" , "KEEPER" */
        config string HOT_SOCKET         = "ON",        // ON; OFF
        config string POWER_MODE         = "ON",        // ON; OFF
        config string VCCIO              = "3.3",       // "3.3" "2.5" "1.8" "1.5" "1.2"
        
        // ibuf
        config string HYS_DRIVE_MODE     = "NOHYS" ,    // "NOHYS","SMHYS_I","SMHYS_II","LGHYS","OD","UD" 
        config string VREF_MODE          = "IN"    ,    // "IN": VREF_IN; "OUT": VREF_OUT
        config string VREF_IN_MODE       = "OFF",    // "OFF" "0.45" "0.50" "0.55"
        config string DDR_TERM_MODE      = "ON",     // "TERM": "ON" "OFF"     
        config string VREF_OUT_MODE      = "VREF1",  // "VREF1" "VREF2" "VREF3" "EXT_DRV"         
        
        // obuf
        config string SLEW_MODE          = "F",  // "F" "S"
        config string DRV_CURR_EN        = "TRUE",  // "TRUE" "FALSE"  
        config string DRV_CURR_VAL       = "4",
        config string PMOS_FINGER        = "1",  // "1" "2" "3" "4" "5" "6"
        config string NMOS_FINGER        = "1",  // "1" "2" "3" "4" "5" "6"
        config string IOSTANDARD         = "DEFAULT" 
    );
   
    port
    (        
        input  DO, TO,
        input  DIFFI_IN,  
        output DIN, 
        inout  PAD,
        output DIFFI_OUT
    );
};  // end of device devIOBUFLDSA


/*******************************************************************************

  Device    [devIOBUFLDSA]

  Author    []

  Abstract  [gate grid devIOBUFLDSA. structure nestlist]

  Revision History:

********************************************************************************/
structure netlist of devIOBUFLDSA
{
    // Wires connecting to ports. 
    
    wire ntPAD;
    wire ntDO;
    wire ntTO;
    wire ntINBUF;
    wire ntDIFFI_IN;



    ntDO         <= DO;
    ntTO         <= TO;
    ntDIFFI_IN   <= DIFFI_IN;
    PAD         <= ntPAD;
    DIN         <= ntINBUF;


    device IOB_INBUFLA INBUFLA
        parameter map
        (
            IOB_MODE          => IOB_MODE,
            DDR_TERM_MODE     => DDR_TERM_MODE,
            //DIFF_IN_TERM_MODE => DIFF_IN_TERM_MODE,
            IOSTANDARD        => IOSTANDARD
        )
        port map
        (
            IN          => ntPAD,
            DIFFI_IN    => ntDIFFI_IN,
            O           => ntINBUF
        );

    device IOB_OBUFLA OBUFLA
        parameter map
        (
            IOB_MODE     => IOB_MODE,
            SLEW_MODE    => SLEW_MODE,
            DRV_CURR_VAL => DRV_CURR_VAL,
            IOSTANDARD   => IOSTANDARD
        )
        port map
        (
            TS           => ntTO,
            IN           => ntDO,
            OUT          => ntPAD
        );
            
};  // end of structure netlist of devIOBUFLDSA            
            
timing tnl of devIOBUFLDSA
{
    wire ntPAD;
    operator V_OBUFT obuft
    parameter map
    (
        IOSTANDARD => IOSTANDARD
    )
    port map
    (
        I => DO,
        T => TO,
        O => ntPAD
    );  
    DIFFI_OUT  <= ntPAD; 
    PAD        <= ntPAD;

    operator V_IBUFDS ibufds
        parameter map
        (
            IOSTANDARD => IOSTANDARD//,
            //TERM_DIFF => DIFF_IN_TERM_MODE
        )
        port map
        (
            I      => ntPAD,
            IB     => DIFFI_IN,
            O      => DIN
        );
}