# started on Sat Aug 26 16:54:18 2023


 Performance counter stats for process id '48472' (2 runs):

 3,269,838,927,604      instructions              #    0.67  insn per cycle           ( +- 51.57% )  (41.26%)
 4,873,115,418,058      cycles                                                        ( +- 51.97% )  (44.75%)
 3,734,494,025,510      cycles:u                                                      ( +- 51.92% )  (44.76%)
 1,138,305,516,203      cycles:k                                                      ( +- 52.16% )  (44.76%)
    34,829,292,448      BR_MIS_PRED_RETIRED                                                           ( +- 51.56% )  (44.80%)
   651,457,691,941      BR_RETIRED                                                           ( +- 51.57% )  (44.83%)
    42,685,904,058      branch-load-misses                                            ( +- 51.56% )  (44.86%)
   712,746,457,956      branch-loads                                                  ( +- 51.55% )  (44.88%)
    30,635,965,158      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  ( +- 50.90% )  (44.86%)
 1,313,069,922,602      L1-dcache-loads                                               ( +- 51.54% )  (44.94%)
   112,502,312,820      L1-icache-load-misses     #   11.11% of all L1-icache accesses  ( +- 51.50% )  (44.96%)
 1,012,201,398,664      L1-icache-loads                                               ( +- 51.54% )  (44.94%)
   107,018,066,807      L2D_CACHE_REFILL                                                           ( +- 51.57% )  (45.00%)
   233,350,729,153      L2D_CACHE                                                           ( +- 51.36% )  (44.97%)
                 0      L3D_CACHE_REFILL                                                           (44.91%)
                 0      L3D_CACHE                                                           (44.91%)
     3,559,555,313      LL_CACHE_MISS_RD                                                           ( +- 54.14% )  (41.41%)
    35,368,481,072      LL_CACHE_RD                                                           ( +- 51.70% )  (41.39%)
     8,299,240,374      dTLB-load-misses          #    0.56% of all dTLB cache accesses  ( +- 50.39% )  (41.37%)
 1,489,250,838,366      dTLB-loads                                                    ( +- 51.53% )  (41.38%)
     4,603,186,954      iTLB-load-misses          #    0.45% of all iTLB cache accesses  ( +- 51.46% )  (41.38%)
 1,013,017,673,854      iTLB-loads                                                    ( +- 51.55% )  (41.35%)
       591,811,324      L2TLB_REFILL                                                           ( +- 51.50% )  (41.33%)
    11,823,660,503      L2TLB_REQ                                                           ( +- 50.65% )  (41.31%)
 1,070,089,884,606      LD_SPEC                                                           ( +- 51.52% )  (41.28%)
   543,082,574,234      ST_SPEC                                                           ( +- 51.54% )  (41.25%)
 1,810,342,362,052      DP_SPEC                                                           ( +- 51.56% )  (41.26%)
     3,027,146,655      VFP_SPEC                                                           ( +- 51.46% )  (41.28%)
       235,223,380      ASE_SPEC                                                           ( +- 51.62% )  (41.27%)

           70.1673 +- 0.0102 seconds time elapsed  ( +-  0.01% )

