INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Final_hash
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-311] analyzing module my_bram_0
INFO: [VRFC 10-311] analyzing module my_bram_1
INFO: [VRFC 10-311] analyzing module my_bram_10
INFO: [VRFC 10-311] analyzing module my_bram_11
INFO: [VRFC 10-311] analyzing module my_bram_12
INFO: [VRFC 10-311] analyzing module my_bram_13
INFO: [VRFC 10-311] analyzing module my_bram_14
INFO: [VRFC 10-311] analyzing module my_bram_15
INFO: [VRFC 10-311] analyzing module my_bram_16
INFO: [VRFC 10-311] analyzing module my_bram_17
INFO: [VRFC 10-311] analyzing module my_bram_18
INFO: [VRFC 10-311] analyzing module my_bram_19
INFO: [VRFC 10-311] analyzing module my_bram_2
INFO: [VRFC 10-311] analyzing module my_bram_3
INFO: [VRFC 10-311] analyzing module my_bram_4
INFO: [VRFC 10-311] analyzing module my_bram_5
INFO: [VRFC 10-311] analyzing module my_bram_6
INFO: [VRFC 10-311] analyzing module my_bram_7
INFO: [VRFC 10-311] analyzing module my_bram_8
INFO: [VRFC 10-311] analyzing module my_bram_9
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
