--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16809 paths analyzed, 1169 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.243ns.
--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (SLICE_X56Y56.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y56.BMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X57Y56.A2      net (fanout=9)        0.792   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X57Y56.A       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X57Y56.C2      net (fanout=3)        0.543   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X57Y56.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X57Y55.C3      net (fanout=1)        0.780   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y55.D5      net (fanout=17)       0.296   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X56Y54.AX      net (fanout=1)        0.486   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X56Y54.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.COUT    Tbyp                  0.093   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.082   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CLK     Tcinck                0.303   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (2.209ns logic, 2.982ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y57.CMUX    Tshcko                0.576   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<9>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2
    SLICE_X59Y55.B6      net (fanout=8)        0.696   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<2>
    SLICE_X59Y55.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC71
                                                       eUART/eBAUD_FREQ_DIV/oTC1031_SW0
    SLICE_X57Y56.C4      net (fanout=1)        0.581   N19
    SLICE_X57Y56.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X57Y55.C3      net (fanout=1)        0.780   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y55.D5      net (fanout=17)       0.296   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X56Y54.AX      net (fanout=1)        0.486   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X56Y54.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.COUT    Tbyp                  0.093   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.082   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CLK     Tcinck                0.303   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (2.267ns logic, 2.924ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sCLK_CNT_7 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.100ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sCLK_CNT_7 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.DQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_7
    SLICE_X59Y55.D6      net (fanout=2)        0.564   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
    SLICE_X59Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC71
                                                       eUART/eBAUD_FREQ_DIV/oTC711
    SLICE_X56Y57.A6      net (fanout=3)        0.688   eUART/eBAUD_FREQ_DIV/oTC71
    SLICE_X56Y57.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<9>
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X57Y55.C2      net (fanout=1)        0.770   N17
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y55.D5      net (fanout=17)       0.296   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X56Y54.AX      net (fanout=1)        0.486   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X56Y54.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.COUT    Tbyp                  0.093   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.082   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CLK     Tcinck                0.303   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_9
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (2.211ns logic, 2.889ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eUART_TRANSMITTER/sTC_CNT_3 (SLICE_X57Y59.CE), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.292 - 0.302)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y56.BMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X57Y56.A2      net (fanout=9)        0.792   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X57Y56.A       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X57Y56.C2      net (fanout=3)        0.543   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X57Y56.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X57Y55.C3      net (fanout=1)        0.780   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y59.C5      net (fanout=17)       0.722   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y59.C       Tilo                  0.259   eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X57Y59.CE      net (fanout=2)        0.354   eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X57Y59.CLK     Tceck                 0.390   eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (1.944ns logic, 3.191ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 to eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y57.CMUX    Tshcko                0.576   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<9>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2
    SLICE_X59Y55.B6      net (fanout=8)        0.696   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<2>
    SLICE_X59Y55.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC71
                                                       eUART/eBAUD_FREQ_DIV/oTC1031_SW0
    SLICE_X57Y56.C4      net (fanout=1)        0.581   N19
    SLICE_X57Y56.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X57Y55.C3      net (fanout=1)        0.780   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y59.C5      net (fanout=17)       0.722   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y59.C       Tilo                  0.259   eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X57Y59.CE      net (fanout=2)        0.354   eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X57Y59.CLK     Tceck                 0.390   eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (2.002ns logic, 3.133ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sCLK_CNT_7 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.292 - 0.301)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sCLK_CNT_7 to eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.DQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_7
    SLICE_X59Y55.D6      net (fanout=2)        0.564   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
    SLICE_X59Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC71
                                                       eUART/eBAUD_FREQ_DIV/oTC711
    SLICE_X56Y57.A6      net (fanout=3)        0.688   eUART/eBAUD_FREQ_DIV/oTC71
    SLICE_X56Y57.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<9>
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X57Y55.C2      net (fanout=1)        0.770   N17
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y59.C5      net (fanout=17)       0.722   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y59.C       Tilo                  0.259   eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X57Y59.CE      net (fanout=2)        0.354   eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X57Y59.CLK     Tceck                 0.390   eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.946ns logic, 3.098ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (SLICE_X56Y56.CIN), 1070 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.285 - 0.302)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y56.BMUX    Tshcko                0.518   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X57Y56.A2      net (fanout=9)        0.792   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X57Y56.A       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10111
    SLICE_X57Y56.C2      net (fanout=3)        0.543   eUART/eBAUD_FREQ_DIV/oTC1011
    SLICE_X57Y56.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X57Y55.C3      net (fanout=1)        0.780   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y55.D5      net (fanout=17)       0.296   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X56Y54.AX      net (fanout=1)        0.486   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X56Y54.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.COUT    Tbyp                  0.093   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.082   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CLK     Tcinck                0.213   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (2.119ns logic, 2.982ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y57.CMUX    Tshcko                0.576   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<9>
                                                       eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_2
    SLICE_X59Y55.B6      net (fanout=8)        0.696   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<2>
    SLICE_X59Y55.B       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC71
                                                       eUART/eBAUD_FREQ_DIV/oTC1031_SW0
    SLICE_X57Y56.C4      net (fanout=1)        0.581   N19
    SLICE_X57Y56.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC1033
                                                       eUART/eBAUD_FREQ_DIV/oTC10131
    SLICE_X57Y55.C3      net (fanout=1)        0.780   eUART/eBAUD_FREQ_DIV/oTC1013
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y55.D5      net (fanout=17)       0.296   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X56Y54.AX      net (fanout=1)        0.486   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X56Y54.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.COUT    Tbyp                  0.093   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.082   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CLK     Tcinck                0.213   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (2.177ns logic, 2.924ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eBAUD_FREQ_DIV/sCLK_CNT_7 (FF)
  Destination:          eUART/eBAUD_FREQ_DIV/sCLK_CNT_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.010ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         iCLK_BUFGP rising at 0.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eBAUD_FREQ_DIV/sCLK_CNT_7 to eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y55.DQ      Tcko                  0.525   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_7
    SLICE_X59Y55.D6      net (fanout=2)        0.564   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
    SLICE_X59Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC71
                                                       eUART/eBAUD_FREQ_DIV/oTC711
    SLICE_X56Y57.A6      net (fanout=3)        0.688   eUART/eBAUD_FREQ_DIV/oTC71
    SLICE_X56Y57.A       Tilo                  0.254   eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<9>
                                                       eUART/eBAUD_FREQ_DIV/oTC105_SW1
    SLICE_X57Y55.C2      net (fanout=1)        0.770   N17
    SLICE_X57Y55.C       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC105
    SLICE_X57Y55.D5      net (fanout=17)       0.296   eUART/eBAUD_FREQ_DIV/oTC107
    SLICE_X57Y55.D       Tilo                  0.259   eUART/eBAUD_FREQ_DIV/oTC_inv
                                                       eUART/eBAUD_FREQ_DIV/oTC_inv1
    SLICE_X56Y54.AX      net (fanout=1)        0.486   eUART/eBAUD_FREQ_DIV/oTC_inv
    SLICE_X56Y54.COUT    Taxcy                 0.259   eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.CIN     net (fanout=1)        0.003   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<3>
    SLICE_X56Y55.COUT    Tbyp                  0.093   eUART/eBAUD_FREQ_DIV/sCLK_CNT<7>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CIN     net (fanout=1)        0.082   eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_cy<7>
    SLICE_X56Y56.CLK     Tcinck                0.213   eUART/eBAUD_FREQ_DIV/sCLK_CNT<9>
                                                       eUART/eBAUD_FREQ_DIV/Mcount_sCLK_CNT_xor<9>
                                                       eUART/eBAUD_FREQ_DIV/sCLK_CNT_8
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (2.121ns logic, 2.889ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_6_7 (SLICE_X42Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sFIFO_6_7 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_6_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sFIFO_6_7 to eUART/eRECV_FIFO/sFIFO_6_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.AQ      Tcko                  0.200   eUART/eRECV_FIFO/sFIFO_8<7>
                                                       eUART/eRECV_FIFO/sFIFO_6_7
    SLICE_X42Y43.A6      net (fanout=2)        0.024   eUART/eRECV_FIFO/sFIFO_6<7>
    SLICE_X42Y43.CLK     Tah         (-Th)    -0.190   eUART/eRECV_FIFO/sFIFO_8<7>
                                                       eUART/eRECV_FIFO/sFIFO_6_7_dpot
                                                       eUART/eRECV_FIFO/sFIFO_6_7
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_0_6 (SLICE_X46Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sFIFO_0_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_0_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sFIFO_0_6 to eUART/eRECV_FIFO/sFIFO_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y46.AQ      Tcko                  0.200   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eRECV_FIFO/sFIFO_0_6
    SLICE_X46Y46.A6      net (fanout=2)        0.028   eUART/eRECV_FIFO/sFIFO_0<6>
    SLICE_X46Y46.CLK     Tah         (-Th)    -0.190   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eRECV_FIFO/sFIFO_0_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_0_6
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (SLICE_X58Y60.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (FF)
  Destination:          eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         iCLK_BUFGP rising at 5.000ns
  Destination Clock:    iCLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3 to eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y60.CQ      Tcko                  0.200   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    SLICE_X58Y60.CX      net (fanout=27)       0.123   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    SLICE_X58Y60.CLK     Tckdi       (-Th)    -0.106   eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3-In3
                                                       eUART/eUART_TRANSMITTER/sCURRENT_STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.306ns logic, 0.123ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "iCLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: iCLK_BUFGP/BUFG/I0
  Logical resource: iCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: iCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>/CLK
  Logical resource: eUART/eBAUD_FREQ_DIV/sCLK_CNT_0/CK
  Location pin: SLICE_X56Y54.CLK
  Clock network: iCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART/eBAUD_FREQ_DIV/sCLK_CNT<3>/SR
  Logical resource: eUART/eBAUD_FREQ_DIV/sCLK_CNT_0/SR
  Location pin: SLICE_X56Y54.SR
  Clock network: eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    5.243|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 843  (Setup/Max: 843, Hold: 0)

Constraints cover 16809 paths, 0 nets, and 2019 connections

Design statistics:
   Minimum period:   5.243ns{1}   (Maximum frequency: 190.730MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 19 16:56:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



