architecture structural of adressvaljare is
   signal muxToPc : std_logic_vector(5 downto 0);
   signal pcPlusOne : std_logic_vector(7 downto 0);
   signal ToSToMuxi : std_logic_vector(5 downto 0);
   signal regToPlus : std_logic_vector(5 downto 0);
   signal regAndTwoZerosToPlus : std_logic_vector(7 downto 0);
   
begin
   
    MuxiBoi: entity MUX3x6 port map(
        IN0 => pcPlusOne,
        IN1 => ToSToMuxi,
        IN2 => DATA,
        SEL => AddrSrc,
        O => muxToPc
    );
   
    Stackina: entity stack port map(
        D => pcPlusOne(5 downto 0),
        ToS => ToSToMuxi,
        clk => clk,
        n_rst => n_rst,
        StackOp => StackOp
    );
   
    PcBoi: entity REG6 port map(
        CLK => clk,
        CLR => n_rst,
        ENA => '1',
        D => muxToPc,
        Q => regToPlus
    );
   
    Logic: entity ALU8 port map(
         A => regAndTwoZerosToPlus,
         B => "00000001",
         S => "010",
         Z => open,
         F => pcPlusOne
    );
   
    regToPlus <= regAndTwoZerosToPlus(5 downto 0);
    A <= regToPlus;
    pc_debug <= muxToPc;
   
end architecture;
