
*** Running vivado
    with args -log divider_4_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider_4_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source divider_4_top.tcl -notrace
Command: synth_design -top divider_4_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 787.387 ; gain = 235.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'divider_4_top' [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.v:34]
INFO: [Synth 8-6157] synthesizing module 'kcpsm6' [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:77]
	Parameter hwbuild bound to: 8'b01000001 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (1#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:82303]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13467]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (6#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13695]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (7#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13831]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (8#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'RAM64M' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64M' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39345]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (9#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39299]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (10#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70267]
INFO: [Synth 8-6155] done synthesizing module 'kcpsm6' (11#1) [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/kcpsm6.v:77]
INFO: [Synth 8-6157] synthesizing module 'prom_divider_4' [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v:104]
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 1 - type: integer 
	Parameter BRAM_ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:75062]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011000010000010100101110110000010101100001000010101010000000010 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1011000001000001001000000000111100100000000000000011010000000010100101000000000111010000000000000001001000000000010000000000111001000000000011100100000000001110010000000000111000110000111100000011000100001111000000010000000010010000000000001011000000100001 
	Parameter INIT_01 bound to: 256'b0010000000000000001000000001100000110100000000011001010000000001110110100000000001001010000000000000101000100000101100001001000100100000000011110001001000010000100000000001000010100000000110001100000000010000110110100000000001001010000000000000101000100000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (12#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:75062]
INFO: [Synth 8-6157] synthesizing module 'jtag_loader_6' [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v:2897]
	Parameter C_JTAG_LOADER_ENABLE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_NUM_PICOBLAZE bound to: 1 - type: integer 
	Parameter C_BRAM_MAX_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_PICOBLAZE_INSTRUCTION_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH_0 bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH_1 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_2 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_3 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_4 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_5 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_6 bound to: 5'b01010 
	Parameter C_ADDR_WIDTH_7 bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (13#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'jtag_loader_6' (15#1) [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v:2897]
INFO: [Synth 8-6155] done synthesizing module 'prom_divider_4' (16#1) [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/prom_divider_4.v:104]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.v:200]
INFO: [Synth 8-226] default block is never used [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.v:292]
WARNING: [Synth 8-3848] Net interrupt in module/entity divider_4_top does not have driver. [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.v:98]
INFO: [Synth 8-6155] done synthesizing module 'divider_4_top' (17#1) [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.v:34]
WARNING: [Synth 8-3917] design divider_4_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port QuadSpiFlashCS driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An7 driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An6 driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An5 driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An4 driven by constant 1
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[17]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[16]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[15]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[14]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[13]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[12]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[11]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[10]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[9]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[8]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[7]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[6]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[5]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[4]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[3]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[2]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[1]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_1[0]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[17]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[16]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[15]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[14]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[13]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[12]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[11]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[10]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[9]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[8]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[7]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[6]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[5]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[4]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[3]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[2]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[1]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_2[0]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[17]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[16]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[15]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[14]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[13]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[12]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[11]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[10]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[9]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[8]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[7]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[6]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[5]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[4]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[3]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[2]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[1]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_3[0]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[17]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[16]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[15]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[14]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[13]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[12]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[11]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[10]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[9]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[8]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[7]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[6]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[5]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[4]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[3]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[2]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[1]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_4[0]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[17]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[16]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[15]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[14]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[13]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[12]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[11]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[10]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[9]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[8]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[7]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[6]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[5]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[4]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[3]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[2]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[1]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_5[0]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[17]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[16]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[15]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[14]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[13]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[12]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[11]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[10]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[9]
WARNING: [Synth 8-3331] design jtag_loader_6 has unconnected port jtag_dout_6[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 861.398 ; gain = 309.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 861.398 ; gain = 309.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 861.398 ; gain = 309.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 861.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.xdc]
Finished Parsing XDC File [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx_projects/Divider_Pico_N4_4bit/sources/divider_4_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/divider_4_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/divider_4_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 944.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 18 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 944.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider_4_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module jtag_loader_6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design divider_4_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port QuadSpiFlashCS driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An7 driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An6 driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An5 driven by constant 1
WARNING: [Synth 8-3917] design divider_4_top has port An4 driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/sync_interrupt_flop )
INFO: [Synth 8-3886] merging instance 'program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[6]' (FDR) to 'program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[1]' (FDR) to 'program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[2]' (FDR) to 'program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int_reg[5] )
WARNING: [Synth 8-3332] Sequential element (processor/sync_sleep_flop) is unused and will be removed from module divider_4_top.
WARNING: [Synth 8-3332] Sequential element (processor/sync_interrupt_flop) is unused and will be removed from module divider_4_top.
WARNING: [Synth 8-3332] Sequential element (processor/interrupt_ack_flop) is unused and will be removed from module divider_4_top.
WARNING: [Synth 8-3332] Sequential element (processor/read_strobe_flop) is unused and will be removed from module divider_4_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 944.234 ; gain = 392.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 955.883 ; gain = 403.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |     5|
|4     |LUT1     |     1|
|5     |LUT2     |    14|
|6     |LUT3     |     4|
|7     |LUT4     |    11|
|8     |LUT5     |    15|
|9     |LUT6     |    38|
|10    |LUT6_2   |    50|
|11    |MUXCY    |    29|
|12    |RAM32M   |     4|
|13    |RAM64M   |     2|
|14    |RAMB18E1 |     1|
|15    |XORCY    |    27|
|16    |FD       |    45|
|17    |FDCE     |    20|
|18    |FDR      |    17|
|19    |FDRE     |    62|
|20    |FDS      |     2|
|21    |IBUF     |    14|
|22    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------+---------------+------+
|      |Instance                                    |Module         |Cells |
+------+--------------------------------------------+---------------+------+
|1     |top                                         |               |   392|
|2     |  processor                                 |kcpsm6         |   229|
|3     |  program_rom                               |prom_divider_4 |    67|
|4     |    \instantiate_loader.jtag_loader_6_inst  |jtag_loader_6  |    66|
+------+--------------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 960.691 ; gain = 325.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 960.691 ; gain = 408.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 960.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 980.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDRE: 45 instances
  FDR => FDRE: 17 instances
  FDS => FDSE: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 980.824 ; gain = 682.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 980.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_projects/Divider_Pico_N4_4bit/synthesis/synthesis.runs/synth_1/divider_4_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_4_top_utilization_synth.rpt -pb divider_4_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 14 23:27:20 2021...
