{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 07:53:35 2016 " "Info: Processing started: Tue Dec 20 07:53:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "predictor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file predictor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Predictor " "Info: Found entity 1: Predictor" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Predictor " "Info: Elaborating entity \"Predictor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "PHT10\[1..0\] PHT1 " "Warning: Bus \"PHT10\[1..0\]\" found using same base name as \"PHT1\", which might lead to a name conflict." {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 624 1160 1229 640 "PHT10\[1..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "PHT11\[1..0\] PHT1 " "Warning: Bus \"PHT11\[1..0\]\" found using same base name as \"PHT1\", which might lead to a name conflict." {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 720 1160 1229 736 "PHT11\[1..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "PHT10\[1..0\] PHT1 " "Warning: Bus \"PHT10\[1..0\]\" found using same base name as \"PHT1\", which might lead to a name conflict." {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 464 1256 1328 480 "PHT10\[1..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "PHT11\[1..0\] PHT1 " "Warning: Bus \"PHT11\[1..0\]\" found using same base name as \"PHT1\", which might lead to a name conflict." {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 480 1256 1328 496 "PHT11\[1..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PHT1 " "Warning: Converted elements in bus name \"PHT1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PHT1\[1..0\] PHT11..0 " "Warning: Converted element name(s) from \"PHT1\[1..0\]\" to \"PHT11..0\"" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 432 888 951 448 "PHT1\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PHT1\[1..0\] PHT11..0 " "Warning: Converted element name(s) from \"PHT1\[1..0\]\" to \"PHT11..0\"" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 320 1256 1328 336 "PHT1\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 432 888 951 448 "PHT1\[1..0\]" "" } { 320 1256 1328 336 "PHT1\[1..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PHT10 " "Warning: Converted elements in bus name \"PHT10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PHT10\[1..0\] PHT101..0 " "Warning: Converted element name(s) from \"PHT10\[1..0\]\" to \"PHT101..0\"" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 624 1160 1229 640 "PHT10\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PHT10\[1..0\] PHT101..0 " "Warning: Converted element name(s) from \"PHT10\[1..0\]\" to \"PHT101..0\"" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 464 1256 1328 480 "PHT10\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 624 1160 1229 640 "PHT10\[1..0\]" "" } { 464 1256 1328 480 "PHT10\[1..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PHT11 " "Warning: Converted elements in bus name \"PHT11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PHT11\[1..0\] PHT111..0 " "Warning: Converted element name(s) from \"PHT11\[1..0\]\" to \"PHT111..0\"" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 720 1160 1229 736 "PHT11\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PHT11\[1..0\] PHT111..0 " "Warning: Converted element name(s) from \"PHT11\[1..0\]\" to \"PHT111..0\"" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 480 1256 1328 496 "PHT11\[1..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 720 1160 1229 736 "PHT11\[1..0\]" "" } { 480 1256 1328 496 "PHT11\[1..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ST\[1..0\] " "Warning: Pin \"ST\[1..0\]\" is missing source" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 736 1432 1608 752 "ST\[1..0\]" "" } { 360 1464 1528 376 "ST\[1..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.vhd 2 1 " "Warning: Using design file lpm_and0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and0-SYN " "Info: Found design unit 1: lpm_and0-SYN" {  } { { "lpm_and0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_and0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_and0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 lpm_and0:inst17 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"lpm_and0:inst17\"" {  } { { "Predictor.bdf" "inst17" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 664 1352 1416 720 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND lpm_and0:inst17\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"lpm_and0:inst17\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "lpm_and_component" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_and0.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_and0:inst17\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"lpm_and0:inst17\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_and0.vhd" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_and0:inst17\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"lpm_and0:inst17\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_and0.vhd" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_xor0.vhd 2 1 " "Warning: Using design file lpm_xor0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_xor0-SYN " "Info: Found design unit 1: lpm_xor0-SYN" {  } { { "lpm_xor0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_xor0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor0 " "Info: Found entity 1: lpm_xor0" {  } { { "lpm_xor0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_xor0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor0 lpm_xor0:inst7 " "Info: Elaborating entity \"lpm_xor0\" for hierarchy \"lpm_xor0:inst7\"" {  } { { "Predictor.bdf" "inst7" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 200 1072 1136 264 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR lpm_xor0:inst7\|LPM_XOR:lpm_xor_component " "Info: Elaborating entity \"LPM_XOR\" for hierarchy \"lpm_xor0:inst7\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor0.vhd" "lpm_xor_component" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_xor0.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_xor0:inst7\|LPM_XOR:lpm_xor_component " "Info: Elaborated megafunction instantiation \"lpm_xor0:inst7\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_xor0.vhd" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_xor0:inst7\|LPM_XOR:lpm_xor_component " "Info: Instantiated megafunction \"lpm_xor0:inst7\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_xor0.vhd" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg0.vhd 2 1 " "Warning: Using design file lpm_shiftreg0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Info: Found design unit 1: lpm_shiftreg0-SYN" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Info: Found entity 1: lpm_shiftreg0" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst " "Info: Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst\"" {  } { { "Predictor.bdf" "inst" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 216 744 888 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg0.vhd" "lpm_shiftreg_component" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_shiftreg1.vhd 2 1 " "Warning: Using design file lpm_shiftreg1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg1-SYN " "Info: Found design unit 1: lpm_shiftreg1-SYN" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg1 " "Info: Found entity 1: lpm_shiftreg1" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg1 lpm_shiftreg1:inst10 " "Info: Elaborating entity \"lpm_shiftreg1\" for hierarchy \"lpm_shiftreg1:inst10\"" {  } { { "Predictor.bdf" "inst10" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 488 744 888 584 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg1:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg1:inst10\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.vhd" "lpm_shiftreg_component" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg1.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg1:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"lpm_shiftreg1:inst10\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "lpm_shiftreg1.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg1.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg1:inst10\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"lpm_shiftreg1:inst10\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Info: Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_shiftreg1.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_shiftreg1.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Warning: Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info: Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_decode0.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_decode0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst19 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst19\"" {  } { { "Predictor.bdf" "inst19" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 352 464 592 528 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst19\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst19\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_decode0.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst19\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode0:inst19\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_decode0.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst19\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode0:inst19\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_decode0.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_tff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tff " "Info: Found entity 1: decode_tff" {  } { { "db/decode_tff.tdf" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/db/decode_tff.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tff lpm_decode0:inst19\|lpm_decode:lpm_decode_component\|decode_tff:auto_generated " "Info: Elaborating entity \"decode_tff\" for hierarchy \"lpm_decode0:inst19\|lpm_decode:lpm_decode_component\|decode_tff:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_mux0.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst16 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst16\"" {  } { { "Predictor.bdf" "inst16" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 296 1328 1472 568 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux0:inst16\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux0:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_mux0.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst16\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_mux0.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst16\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst16\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 14 " "Info: Parameter \"LPM_SIZE\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/lpm_mux0.vhd" 131 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_ode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ode " "Info: Found entity 1: mux_ode" {  } { { "db/mux_ode.tdf" "" { Text "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/db/mux_ode.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ode lpm_mux0:inst16\|LPM_MUX:lpm_mux_component\|mux_ode:auto_generated " "Info: Elaborating entity \"mux_ode\" for hierarchy \"lpm_mux0:inst16\|LPM_MUX:lpm_mux_component\|mux_ode:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "prediction GND " "Warning (13410): Pin \"prediction\" is stuck at GND" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 688 1432 1608 704 "prediction" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ST\[1\] GND " "Warning (13410): Pin \"ST\[1\]\" is stuck at GND" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 736 1432 1608 752 "ST\[1..0\]" "" } { 360 1464 1528 376 "ST\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ST\[0\] GND " "Warning (13410): Pin \"ST\[0\]\" is stuck at GND" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 736 1432 1608 752 "ST\[1..0\]" "" } { 360 1464 1528 376 "ST\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 07:53:37 2016 " "Info: Processing ended: Tue Dec 20 07:53:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 07:53:38 2016 " "Info: Processing started: Tue Dec 20 07:53:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Predictor EP2SGX30DF780C3 " "Info: Automatically selected device EP2SGX30DF780C3 for design Predictor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2SGX30CF780C3 " "Info: Device EP2SGX30CF780C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ F17 " "Info: Pin ~DATA0~ is reserved at location F17" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Critical Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prediction " "Info: Pin prediction not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { prediction } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 688 1432 1608 704 "prediction" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { prediction } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 68 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ST\[1\] " "Info: Pin ST\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ST[1] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 736 1432 1608 752 "ST\[1..0\]" "" } { 360 1464 1528 376 "ST\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 60 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ST\[0\] " "Info: Pin ST\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ST[0] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 736 1432 1608 752 "ST\[1..0\]" "" } { 360 1464 1528 376 "ST\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_ADR\[2\] " "Info: Pin PHT_ADR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PHT_ADR[2] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 62 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_ADR\[1\] " "Info: Pin PHT_ADR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PHT_ADR[1] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 63 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PHT_ADR\[0\] " "Info: Pin PHT_ADR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PHT_ADR[0] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 64 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[2] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 216 424 592 232 "PC\[2..0\]" "" } { 208 1008 1072 224 "PC\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 65 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[1] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 216 424 592 232 "PC\[2..0\]" "" } { 208 1008 1072 224 "PC\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 66 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[0] } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 216 424 592 232 "PC\[2..0\]" "" } { 208 1008 1072 224 "PC\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 67 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result " "Info: Pin result not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { result } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 248 424 592 264 "result" "" } { 344 680 744 360 "result" "" } { 440 680 744 456 "result" "" } { 536 680 744 552 "result" "" } { 632 680 744 648 "result" "" } { 248 680 744 264 "result" "" } { 728 680 744 744 "result" "" } { 824 680 744 840 "result" "" } { 920 680 744 936 "result" "" } { 344 952 1016 360 "result" "" } { 440 952 1016 456 "result" "" } { 536 952 1016 552 "result" "" } { 632 952 1016 648 "result" "" } { 728 952 1016 744 "result" "" } { 824 952 1016 840 "result" "" } { 920 952 1016 936 "result" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 70 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN U26 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN U26 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/" 0 { } { { 0 { 0 ""} 0 69 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 4 6 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 4 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 55 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 62 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 54 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "13 does not use undetermined 0 0 " "Info: I/O bank number 13 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.513 ns register register " "Info: Estimated most critical path is register to register delay of 0.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG LAB_X15_Y29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y29; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.155 ns) 0.513 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LAB_X15_Y29 1 " "Info: 2: + IC(0.358 ns) + CELL(0.155 ns) = 0.513 ns; Loc. = LAB_X15_Y29; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 30.21 % ) " "Info: Total cell delay = 0.155 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.358 ns ( 69.79 % ) " "Info: Total interconnect delay = 0.358 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.513 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y25 X24_Y37 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y25 to location X24_Y37" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "prediction 0 " "Info: Pin \"prediction\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ST\[1\] 0 " "Info: Pin \"ST\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ST\[0\] 0 " "Info: Pin \"ST\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_ADR\[2\] 0 " "Info: Pin \"PHT_ADR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_ADR\[1\] 0 " "Info: Pin \"PHT_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PHT_ADR\[0\] 0 " "Info: Pin \"PHT_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Info: Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 07:53:44 2016 " "Info: Processing ended: Tue Dec 20 07:53:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 07:53:45 2016 " "Info: Processing started: Tue Dec 20 07:53:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 07:53:47 2016 " "Info: Processing ended: Tue Dec 20 07:53:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 07:53:48 2016 " "Info: Processing started: Tue Dec 20 07:53:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Branch_prediction_A2_3_PC_GHR_mod2 -c Predictor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.510 ns + Longest register register " "Info: + Longest register to register delay is 0.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG LCFF_X15_Y29_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y29_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.309 ns) 0.510 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 2 REG LCFF_X15_Y29_N19 1 " "Info: 2: + IC(0.201 ns) + CELL(0.309 ns) = 0.510 ns; Loc. = LCFF_X15_Y29_N19; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 60.59 % ) " "Info: Total cell delay = 0.309 ns ( 60.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.201 ns ( 39.41 % ) " "Info: Total interconnect delay = 0.201 ns ( 39.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.201ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.631 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG LCFF_X15_Y29_N19 1 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N19; Fanout = 1; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.631 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG LCFF_X15_Y29_N17 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N17; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.510 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.201ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] result clk 3.379 ns register " "Info: tsu for register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clk\") is 3.379 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.920 ns + Longest pin register " "Info: + Longest pin to register delay is 5.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns result 1 PIN PIN_AC19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AC19; Fanout = 1; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 248 424 592 264 "result" "" } { 344 680 744 360 "result" "" } { 440 680 744 456 "result" "" } { 536 680 744 552 "result" "" } { 632 680 744 648 "result" "" } { 248 680 744 264 "result" "" } { 728 680 744 744 "result" "" } { 824 680 744 840 "result" "" } { 920 680 744 936 "result" "" } { 344 952 1016 360 "result" "" } { 440 952 1016 456 "result" "" } { 536 952 1016 552 "result" "" } { 632 952 1016 648 "result" "" } { 728 952 1016 744 "result" "" } { 824 952 1016 840 "result" "" } { 920 952 1016 936 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.754 ns) + CELL(0.309 ns) 5.920 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LCFF_X15_Y29_N21 2 " "Info: 2: + IC(4.754 ns) + CELL(0.309 ns) = 5.920 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 19.70 % ) " "Info: Total cell delay = 1.166 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.754 ns ( 80.30 % ) " "Info: Total interconnect delay = 4.754 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X15_Y29_N21 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PHT_ADR\[0\] lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 7.454 ns register " "Info: tco from clock \"clk\" to destination pin \"PHT_ADR\[0\]\" through register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" is 7.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.631 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X15_Y29_N21 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.729 ns + Longest register pin " "Info: + Longest register to pin delay is 4.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 1 REG LCFF_X15_Y29_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\] 2 COMB LCCOMB_X15_Y29_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X15_Y29_N20; Fanout = 1; COMB Node = 'lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(1.972 ns) 4.729 ns PHT_ADR\[0\] 3 PIN PIN_AC18 0 " "Info: 3: + IC(2.516 ns) + CELL(1.972 ns) = 4.729 ns; Loc. = PIN_AC18; Fanout = 0; PIN Node = 'PHT_ADR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.488 ns" { lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 46.80 % ) " "Info: Total cell delay = 2.213 ns ( 46.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.516 ns ( 53.20 % ) " "Info: Total interconnect delay = 2.516 ns ( 53.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] {} PHT_ADR[0] {} } { 0.000ns 0.000ns 2.516ns } { 0.000ns 0.241ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.729 ns" { lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] {} PHT_ADR[0] {} } { 0.000ns 0.000ns 2.516ns } { 0.000ns 0.241ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PC\[0\] PHT_ADR\[0\] 9.372 ns Longest " "Info: Longest tpd from source pin \"PC\[0\]\" to destination pin \"PHT_ADR\[0\]\" is 9.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.887 ns) 0.887 ns PC\[0\] 1 PIN PIN_A21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.887 ns) = 0.887 ns; Loc. = PIN_A21; Fanout = 1; PIN Node = 'PC\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 216 424 592 232 "PC\[2..0\]" "" } { 208 1008 1072 224 "PC\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.944 ns) + CELL(0.053 ns) 4.884 ns lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\] 2 COMB LCCOMB_X15_Y29_N20 1 " "Info: 2: + IC(3.944 ns) + CELL(0.053 ns) = 4.884 ns; Loc. = LCCOMB_X15_Y29_N20; Fanout = 1; COMB Node = 'lpm_xor0:inst7\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.997 ns" { PC[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.516 ns) + CELL(1.972 ns) 9.372 ns PHT_ADR\[0\] 3 PIN PIN_AC18 0 " "Info: 3: + IC(2.516 ns) + CELL(1.972 ns) = 9.372 ns; Loc. = PIN_AC18; Fanout = 0; PIN Node = 'PHT_ADR\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.488 ns" { lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 768 1432 1608 784 "PHT_ADR\[2..0\]" "" } { 256 1336 1412 272 "PHT_ADR\[2..0\]" "" } { 216 1136 1222 232 "PHT_ADR\[2..0\]" "" } { 424 368 464 440 "PHT_ADR\[2..0\]" "" } { 600 368 464 616 "PHT_ADR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.912 ns ( 31.07 % ) " "Info: Total cell delay = 2.912 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.460 ns ( 68.93 % ) " "Info: Total interconnect delay = 6.460 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.372 ns" { PC[0] lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] PHT_ADR[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.372 ns" { PC[0] {} PC[0]~combout {} lpm_xor0:inst7|lpm_xor:lpm_xor_component|xor_cascade[0][1] {} PHT_ADR[0] {} } { 0.000ns 0.000ns 3.944ns 2.516ns } { 0.000ns 0.887ns 0.053ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] result clk -3.140 ns register " "Info: th for register \"lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"result\", clock pin = \"clk\") is -3.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.631 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns clk 1 CLK PIN_U26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_U26; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.217 ns clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.217 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 232 424 592 248 "clk" "" } { 312 680 744 328 "clk" "" } { 408 680 744 424 "clk" "" } { 504 680 744 520 "clk" "" } { 600 680 744 616 "clk" "" } { 232 680 744 248 "clk" "" } { 696 680 744 712 "clk" "" } { 792 680 744 808 "clk" "" } { 888 680 744 904 "clk" "" } { 312 952 1016 328 "clk" "" } { 408 952 1016 424 "clk" "" } { 504 952 1016 520 "clk" "" } { 600 952 1016 616 "clk" "" } { 696 952 1016 712 "clk" "" } { 792 952 1016 808 "clk" "" } { 888 952 1016 904 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.618 ns) 2.631 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X15_Y29_N21 2 " "Info: 3: + IC(0.796 ns) + CELL(0.618 ns) = 2.631 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.492 ns ( 56.71 % ) " "Info: Total cell delay = 1.492 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.29 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.920 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns result 1 PIN PIN_AC19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AC19; Fanout = 1; PIN Node = 'result'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { result } "NODE_NAME" } } { "Predictor.bdf" "" { Schematic "C:/work/university/sifo/Curse/Ворошкевич/Курсовой СИФО В26 - Final/Branch_prediction_A2_3bit_PC_GHR_mod2/Predictor.bdf" { { 248 424 592 264 "result" "" } { 344 680 744 360 "result" "" } { 440 680 744 456 "result" "" } { 536 680 744 552 "result" "" } { 632 680 744 648 "result" "" } { 248 680 744 264 "result" "" } { 728 680 744 744 "result" "" } { 824 680 744 840 "result" "" } { 920 680 744 936 "result" "" } { 344 952 1016 360 "result" "" } { 440 952 1016 456 "result" "" } { 536 952 1016 552 "result" "" } { 632 952 1016 648 "result" "" } { 728 952 1016 744 "result" "" } { 824 952 1016 840 "result" "" } { 920 952 1016 936 "result" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.754 ns) + CELL(0.309 ns) 5.920 ns lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 2 REG LCFF_X15_Y29_N21 2 " "Info: 2: + IC(4.754 ns) + CELL(0.309 ns) = 5.920 ns; Loc. = LCFF_X15_Y29_N21; Fanout = 2; REG Node = 'lpm_shiftreg0:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 19.70 % ) " "Info: Total cell delay = 1.166 ns ( 19.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.754 ns ( 80.30 % ) " "Info: Total interconnect delay = 4.754 ns ( 80.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk clk~clkctrl lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.796ns } { 0.000ns 0.874ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.920 ns" { result lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.920 ns" { result {} result~combout {} lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.754ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 07:53:48 2016 " "Info: Processing ended: Tue Dec 20 07:53:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Info: Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
